



# **AMD64 Technology**

## **AMD64 Architecture**

### **Programmer's Manual**

#### **Volume 5:**

# **64-Bit Media and x87 Floating-Point Instructions**

| Publication No. | Revision    | Date                |
|-----------------|-------------|---------------------|
| <b>26569</b>    | <b>3.05</b> | <b>January 2005</b> |

© 2002, 2003, 2004, 2005 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

**Trademarks**

AMD, the AMD arrow logo, and combinations thereof, and 3DNow! are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.

MMX is a trademark of Intel Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

---

# Contents

---

|                                                   |             |
|---------------------------------------------------|-------------|
| <b>Figures</b> .....                              | <b>ix</b>   |
| <b>Tables</b> .....                               | <b>xi</b>   |
| <b>Revision History</b> .....                     | <b>xiii</b> |
| <b>Preface</b> .....                              | <b>xv</b>   |
| About This Book .....                             | xv          |
| Audience .....                                    | xv          |
| Contact Information .....                         | xv          |
| Organization .....                                | xv          |
| Definitions .....                                 | xvi         |
| Related Documents .....                           | xxvii       |
| <b>1 64-Bit Media Instruction Reference</b> ..... | <b>1</b>    |
| CVTPD2PI .....                                    | 4           |
| CVTPI2PD .....                                    | 7           |
| CVTPI2PS .....                                    | 9           |
| CVTPS2PI .....                                    | 11          |
| CVTTPD2PI .....                                   | 14          |
| CVTTPS2PI .....                                   | 17          |
| EMMS .....                                        | 20          |
| FEMMS .....                                       | 22          |
| FNSAVE                                            |             |
| (FSAVE) .....                                     | 24          |
| FRSTOR .....                                      | 26          |
| FXRSTOR .....                                     | 28          |
| FXSAVE .....                                      | 31          |
| MASKMOVQ .....                                    | 33          |
| MOVD .....                                        | 35          |
| MOVDQ2Q .....                                     | 38          |
| MOVNTQ .....                                      | 40          |
| MOVQ .....                                        | 42          |
| MOVQ2DQ .....                                     | 44          |
| PACKSSDW .....                                    | 46          |
| PACKSSWB .....                                    | 48          |
| PACKUSWB .....                                    | 50          |
| PADDB .....                                       | 52          |
| PADDD .....                                       | 54          |
| PADDQ .....                                       | 56          |
| PADDSB .....                                      | 58          |
| PADDSW .....                                      | 60          |
| PADDUSB .....                                     | 62          |
| PADDUSW .....                                     | 64          |

|          |     |
|----------|-----|
| PADDW    | 66  |
| PAND     | 68  |
| PANDN    | 70  |
| PAVGB    | 72  |
| PAVGUSB  | 74  |
| PAVGW    | 76  |
| PCMPEQB  | 78  |
| PCMPEQD  | 80  |
| PCMPEQW  | 82  |
| PCMPGTB  | 84  |
| PCMPGTD  | 86  |
| PCMPGTW  | 88  |
| PEXTRW   | 90  |
| PF2ID    | 92  |
| PF2IW    | 94  |
| PFACC    | 97  |
| PFADD    | 100 |
| PFCMPEQ  | 103 |
| PFCMPGE  | 106 |
| PFCMPGT  | 109 |
| PFMAX    | 112 |
| PFMIN    | 115 |
| PFMUL    | 118 |
| PFNACC   | 121 |
| PFPNACC  | 124 |
| PFRCP    | 127 |
| PFRCPIT1 | 130 |
| PFRCPIT2 | 133 |
| PFRSQIT1 | 136 |
| PFRSQRT  | 139 |
| PFSUB    | 142 |
| PFSUBR   | 145 |
| PI2FD    | 148 |
| PI2FW    | 150 |
| PINSRW   | 152 |
| PMADDWD  | 154 |
| PMAXSW   | 156 |
| PMAXUB   | 158 |
| PMINSW   | 160 |
| PMINUB   | 162 |
| PMOVMSKB | 164 |
| PMULHRW  | 166 |
| PMULHUW  | 168 |
| PMULHW   | 170 |
| PMULLW   | 172 |
| PMULUDQ  | 174 |
| POR      | 176 |

|                                                   |            |
|---------------------------------------------------|------------|
| PSADBW                                            | 178        |
| PSHUFW                                            | 180        |
| PSLLD                                             | 183        |
| PSLLQ                                             | 186        |
| PSLLW                                             | 188        |
| PSRAD                                             | 191        |
| PSRAW                                             | 194        |
| PSRLD                                             | 197        |
| PSRLQ                                             | 200        |
| PSRLW                                             | 202        |
| PSUBB                                             | 205        |
| PSUBD                                             | 207        |
| PSUBQ                                             | 209        |
| PSUBSB                                            | 211        |
| PSUBSW                                            | 213        |
| PSUBUSB                                           | 215        |
| PSUBUSW                                           | 217        |
| PSUBW                                             | 219        |
| PSWAPD                                            | 221        |
| PUNPCKHBW                                         | 223        |
| PUNPCKHDQ                                         | 225        |
| PUNPCKHWD                                         | 227        |
| PUNPCKLBW                                         | 229        |
| PUNPCKLDQ                                         | 231        |
| PUNPCKLWD                                         | 233        |
| PXOR                                              | 235        |
| <b>2 x87 Floating-Point Instruction Reference</b> | <b>237</b> |
| F2XM1                                             | 238        |
| FABS                                              | 240        |
| FADD <sub>x</sub>                                 | 242        |
| FBLD                                              | 245        |
| FBSTP                                             | 247        |
| FCFS                                              | 249        |
| FCLEX                                             |            |
| (FNCLEX)                                          | 251        |
| FCMOV <sub>cc</sub>                               | 253        |
| FCOM <sub>x</sub>                                 | 255        |
| FCOMI <sub>x</sub>                                | 258        |
| FCOS                                              | 260        |
| FDECSTP                                           | 262        |
| FDIV <sub>x</sub>                                 | 264        |
| FDIVR <sub>x</sub>                                | 267        |
| FFREE                                             | 270        |
| FICOM <sub>x</sub>                                | 271        |
| FILD                                              | 273        |
| FINCSTP                                           | 275        |
| FINIT                                             |            |

|                     |     |
|---------------------|-----|
| (FNINIT)            | 277 |
| FIST <sub>x</sub>   | 279 |
| FISTTP              | 282 |
| FLD                 | 285 |
| FLD1                | 287 |
| FLDCW               | 288 |
| FLDENV              | 290 |
| FLDL2E              | 292 |
| FLDL2T              | 294 |
| FLDLG2              | 296 |
| FLDLN2              | 298 |
| FLDPI               | 300 |
| FLDZ                | 302 |
| FMUL <sub>x</sub>   | 303 |
| FNOP                | 306 |
| FPATAN              | 307 |
| FPREM               | 309 |
| FPREM1              | 312 |
| FPTAN               | 315 |
| FRNDINT             | 317 |
| FRSTOR              | 319 |
| FSAVE               |     |
| (FNSAVE)            | 321 |
| FSCALE              | 323 |
| FSIN                | 325 |
| FSINCOS             | 327 |
| FSQRT               | 329 |
| FST                 |     |
| FSTP                | 331 |
| FSTCW               |     |
| (FNSTCW)            | 334 |
| FSTENV              |     |
| (FNSTENV)           | 336 |
| FSTSW               |     |
| (FNSTSW)            | 338 |
| FSUB <sub>x</sub>   | 340 |
| FSUBR <sub>x</sub>  | 343 |
| FTST                | 346 |
| FUCOM <sub>x</sub>  | 348 |
| FUCOMI <sub>x</sub> | 350 |
| FWAIT               |     |
| (WAIT)              | 352 |
| FXAM                | 354 |
| FXCH                | 356 |
| FXRSTOR             | 358 |
| FSAVE               | 361 |
| FXTRACT             | 363 |

|                     |            |
|---------------------|------------|
| FYL2X .....         | 365        |
| FYL2XP1 .....       | 367        |
| <b>Index.</b> ..... | <b>369</b> |





---

## Figures

---

|                                                                         |   |
|-------------------------------------------------------------------------|---|
| Figure 1-1. Diagram Conventions for 64-Bit Media Instructions . . . . . | 2 |
|-------------------------------------------------------------------------|---|



## Tables

---

|             |                                                             |     |
|-------------|-------------------------------------------------------------|-----|
| Table 1-1.  | Immediate-Byte Operand Encoding for 64-Bit PEXTRW . . . . . | 90  |
| Table 1-2.  | Numeric Range for PF2ID Results . . . . .                   | 92  |
| Table 1-3.  | Numeric Range for PF2IW Results . . . . .                   | 95  |
| Table 1-4.  | Numeric Range for PFACC Results . . . . .                   | 98  |
| Table 1-5.  | Numeric Range for the PFADD Results . . . . .               | 101 |
| Table 1-6.  | Numeric Range for the PFCMPEQ Instruction . . . . .         | 104 |
| Table 1-7.  | Numeric Range for the PFCMPGE Instruction . . . . .         | 107 |
| Table 1-8.  | Numeric Range for the PFCMPGT Instruction . . . . .         | 110 |
| Table 1-9.  | Numeric Range for the PFMAX Instruction . . . . .           | 113 |
| Table 1-10. | Numeric Range for the PFMIN Instruction . . . . .           | 116 |
| Table 1-11. | Numeric Range for the PFMUL Instruction . . . . .           | 119 |
| Table 1-12. | Numeric Range of PFNACC Results . . . . .                   | 122 |
| Table 1-13. | Numeric Range of PFPNACC Result (Low Result) . . . . .      | 125 |
| Table 1-14. | Numeric Range of PFPNACC Result (High Result) . . . . .     | 125 |
| Table 1-15. | Numeric Range for the PFRCP Result . . . . .                | 128 |
| Table 1-16. | Numeric Range for the PFRCP Result . . . . .                | 140 |
| Table 1-17. | Numeric Range for the PFSUB Results . . . . .               | 143 |
| Table 1-18. | Numeric Range for the PFSUBR Results . . . . .              | 146 |
| Table 1-19. | Immediate-Byte Operand Encoding for 64-Bit PINSRW . . . . . | 152 |
| Table 1-20. | Immediate-Byte Operand Encoding for PSHUFW . . . . .        | 181 |
| Table 2-1.  | Storing Numbers as Integers . . . . .                       | 280 |
| Table 2-2.  | Storing Numbers as Integers . . . . .                       | 283 |
| Table 2-3.  | Computing Arctangent of Numbers . . . . .                   | 307 |



## Revision History

---

| <b>Date</b>    | <b>Revision</b> | <b>Description</b>                                                                                                                                 |
|----------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| December 2004  | 3.05            | Added FISTTP instruction (SSE3). Updated CPUID information in exception tables. Corrected several typographical and formatting errors.             |
| September 2003 | 3.04            | Clarified x87 condition codes for FPREM and FPREM1 instructions. Corrected tables of numeric ranges for results of PF2ID and PF2IW instructions.   |
| April 2003     | 3.03            | Corrected numerous typos and stylistic errors. Corrected description of FYL2XP1 instruction. Clarified the description of the FXRSTOR instruction. |



# Preface

---

## About This Book

This book is part of a multivolume work entitled the *AMD64 Architecture Programmer's Manual*. This table lists each volume and its order number.

| Title                                                             | Order No. |
|-------------------------------------------------------------------|-----------|
| Volume 1, <i>Application Programming</i>                          | 24592     |
| Volume 2, <i>System Programming</i>                               | 24593     |
| Volume 3, <i>General-Purpose and System Instructions</i>          | 24594     |
| Volume 4, <i>128-Bit Media Instructions</i>                       | 26568     |
| Volume 5, <i>64-Bit Media and x87 Floating-Point Instructions</i> | 26569     |

## Audience

This volume (Volume 5) is intended for all programmers writing application or system software for a processor that implements the x86-64 architecture.

## Contact Information

To submit questions or comments concerning this document, contact our technical documentation staff at [AMD64.Feedback@amd.com](mailto:AMD64.Feedback@amd.com).

## Organization

Volumes 3, 4, and 5 describe the AMD64 architecture's instruction set in detail. Together, they cover each instruction's mnemonic syntax, opcodes, functions, affected flags, and possible exceptions.

The AMD64 instruction set is divided into five subsets:

- General-purpose instructions
- System instructions
- 128-bit media instructions

- 64-bit media instructions
- x87 floating-point instructions

Several instructions belong to—and are described identically in—multiple instruction subsets.

This volume describes the 64-bit media and x87 floating-point instructions. The index at the end cross-references topics within this volume. For other topics relating to the AMD64 architecture, and for information on instructions in other subsets, see the tables of contents and indexes of the other volumes.

## Definitions

Many of the following definitions assume an in-depth knowledge of the legacy x86 architecture. See “Related Documents” on page xxvii for descriptions of the legacy x86 architecture.

## Terms and Notation

In addition to the notation described below, “Opcode-Syntax Notation” in volume 3 describes notation relating specifically to opcodes.

*1011b*

A binary value—in this example, a 4-bit value.

*F0EAh*

A hexadecimal value—in this example a 2-byte value.

*[1,2)*

A range that includes the left-most value (in this case, 1) but excludes the right-most value (in this case, 2).

*7–4*

A bit range, from bit 7 to 4, inclusive. The high-order bit is shown first.

*128-bit media instructions*

Instructions that use the 128-bit XMM registers. These are a combination of the SSE and SSE2 instruction sets.

*64-bit media instructions*

Instructions that use the 64-bit MMX registers. These are primarily a combination of MMX™ and 3DNow!™



instruction sets, with some additional instructions from the SSE and SSE2 instruction sets.

*16-bit mode*

Legacy mode or compatibility mode in which a 16-bit address size is active. See *legacy mode* and *compatibility mode*.

*32-bit mode*

Legacy mode or compatibility mode in which a 32-bit address size is active. See *legacy mode* and *compatibility mode*.

*64-bit mode*

A submode of *long mode*. In 64-bit mode, the default address size is 64 bits and new features, such as register extensions, are supported for system and application software.

*#GP(0)*

Notation indicating a general-protection exception (#GP) with error code of 0.

*absolute*

Said of a displacement that references the base of a code segment rather than an instruction pointer. Contrast with *relative*.

*biased exponent*

The sum of a floating-point value's exponent and a constant bias for a particular floating-point data type. The bias makes the range of the biased exponent always positive, which allows reciprocation without overflow.

*byte*

Eight bits.

*clear*

To write a bit value of 0. Compare *set*.

*compatibility mode*

A submode of *long mode*. In compatibility mode, the default address size is 32 bits, and legacy 16-bit and 32-bit applications run without modification.

*commit*

To irreversibly write, in program order, an instruction's result to software-visible storage, such as a register (including flags), the data cache, an internal write buffer, or memory.

*CPL*

Current privilege level.

*CR0–CR4*

A register range, from register CR0 through CR4, inclusive, with the low-order register first.

*CR0.PE = 1*

Notation indicating that the PE bit of the CR0 register has a value of 1.

*direct*

Referencing a memory location whose address is included in the instruction's syntax as an immediate operand. The address may be an absolute or relative address. Compare *indirect*.

*dirty data*

Data held in the processor's caches or internal buffers that is more recent than the copy held in main memory.

*displacement*

A signed value that is added to the base of a segment (absolute addressing) or an instruction pointer (relative addressing). Same as *offset*.

*doubleword*

Two words, or four bytes, or 32 bits.

*double quadword*

Eight words, or 16 bytes, or 128 bits. Also called *octword*.

*DS:rSI*

The contents of a memory location whose segment address is in the DS register and whose offset relative to that segment is in the rSI register.

*EFER.LME = 0*

Notation indicating that the LME bit of the EFER register has a value of 0.

*effective address size*

The address size for the current instruction after accounting for the default address size and any address-size override prefix.

*effective operand size*

The operand size for the current instruction after accounting for the default operand size and any operand-size override prefix.

*element*

See *vector*.

*exception*

An abnormal condition that occurs as the result of executing an instruction. The processor's response to an exception depends on the type of the exception. For all exceptions except 128-bit media SIMD floating-point exceptions and x87 floating-point exceptions, control is transferred to the handler (or service routine) for that exception, as defined by the exception's vector. For floating-point exceptions defined by the IEEE 754 standard, there are both masked and unmasked responses. When unmasked, the exception handler is called, and when masked, a default response is provided instead of calling the handler.

*FF /0*

Notation indicating that FF is the first byte of an opcode, and a subfield in the second byte has a value of 0.

*flush*

An often ambiguous term meaning (1) writeback, if modified, and invalidate, as in “flush the cache line,” or (2) invalidate, as in “flush the pipeline,” or (3) change a value, as in “flush to zero.”

*GDT*

Global descriptor table.

*IDT*

Interrupt descriptor table.

**IGN**

Ignore. Field is ignored.

**indirect**

Referencing a memory location whose address is in a register or other memory location. The address may be an absolute or relative address. Compare *direct*.

**IRB**

The virtual-8086 mode interrupt-redirection bitmap.

**IST**

The long-mode interrupt-stack table.

**IVT**

The real-address mode interrupt-vector table.

**LDT**

Local descriptor table.

**legacy x86**

The legacy x86 architecture. See “Related Documents” on page xxvii for descriptions of the legacy x86 architecture.

**legacy mode**

An operating mode of the AMD64 architecture in which existing 16-bit and 32-bit applications and operating systems run without modification. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Legacy mode has three submodes, *real mode*, *protected mode*, and *virtual-8086 mode*.

**long mode**

An operating mode unique to the AMD64 architecture. A processor implementation of the AMD64 architecture can run in either *long mode* or *legacy mode*. Long mode has two submodes, *64-bit mode* and *compatibility mode*.

**lsb**

Least-significant bit.

**LSB**

Least-significant byte.

*main memory*

Physical memory, such as RAM and ROM (but not cache memory) that is installed in a particular computer system.

*mask*

(1) A control bit that prevents the occurrence of a floating-point exception from invoking an exception-handling routine. (2) A field of bits used for a control purpose.

*MBZ*

Must be zero. If software attempts to set an MBZ bit to 1, a general-protection exception (#GP) occurs.

*memory*

Unless otherwise specified, *main memory*.

*ModRM*

A byte following an instruction opcode that specifies address calculation based on mode (Mod), register (R), and memory (M) variables.

*moffset*

A 16, 32, or 64-bit offset that specifies a memory operand directly, without using a ModRM or SIB byte.

*msb*

Most-significant bit.

*MSB*

Most-significant byte.

*multimedia instructions*

A combination of *128-bit media instructions* and *64-bit media instructions*.

*octword*

Same as *double quadword*.

*offset*

Same as *displacement*.

*overflow*

The condition in which a floating-point number is larger in magnitude than the largest, finite, positive or negative

number that can be represented in the data-type format being used.

*packed*

See *vector*.

*PAE*

Physical-address extensions.

*physical memory*

Actual memory, consisting of *main memory* and cache.

*probe*

A check for an address in a processor's caches or internal buffers. *External probes* originate outside the processor, and *internal probes* originate within the processor.

*protected mode*

A submode of *legacy mode*.

*quadword*

Four words, or eight bytes, or 64 bits.

*reserved*

Fields marked as reserved may be used at some future time. To preserve compatibility with future processors, reserved fields require special handling when read or written by software.

Reserved fields may be further qualified as MBZ, RAZ, SBZ or IGN (see definitions).

Software must not depend on the state of a reserved field, nor upon the ability of such fields to return to a previously written state.

If a reserved field is not marked with one of the above qualifiers, software must not change the state of that field; it must reload that field with the same values returned from a prior read.

*RAZ*

Read as zero (0), regardless of what is written.

*real-address mode*

See *real mode*.

*real mode*

A short name for *real-address mode*, a submode of *legacy mode*.

*relative*

Referencing with a displacement (also called offset) from an instruction pointer rather than the base of a code segment. Contrast with *absolute*.

**REX**

An instruction prefix that specifies a 64-bit operand size and provides access to additional registers.

*RIP-relative addressing*

Addressing relative to the 64-bit RIP instruction pointer.

*set*

To write a bit value of 1. Compare *clear*.

**SIB**

A byte following an instruction opcode that specifies address calculation based on scale (S), index (I), and base (B).

**SIMD**

Single instruction, multiple data. See *vector*.

**SSE**

Streaming SIMD extensions instruction set. See *128-bit media instructions* and *64-bit media instructions*.

**SSE2**

Extensions to the SSE instruction set. See *128-bit media instructions* and *64-bit media instructions*.

**SSE3**

Further extensions to the SSE instruction set. See *128-bit media instructions*.

*sticky bit*

A bit that is set or cleared by hardware and that remains in that state until explicitly changed by software.

**TOP**

The x87 top-of-stack pointer.

***TPR***

Task-priority register (CR8).

***TSS***

Task-state segment.

***underflow***

The condition in which a floating-point number is smaller in magnitude than the smallest nonzero, positive or negative number that can be represented in the data-type format being used.

***vector***

(1) A set of integer or floating-point values, called *elements*, that are packed into a single operand. Most of the 128-bit and 64-bit media instructions use vectors as operands. Vectors are also called *packed* or *SIMD* (single-instruction multiple-data) operands.

(2) An index into an interrupt descriptor table (IDT), used to access exception handlers. Compare *exception*.

***virtual-8086 mode***

A submode of *legacy mode*.

***word***

Two bytes, or 16 bits.

***x86***

See *legacy x86*.

**Registers**

In the following list of registers, the names are used to refer either to a given register or to the contents of that register:

***AH–DH***

The high 8-bit AH, BH, CH, and DH registers. Compare *AL–DL*.

***AL–DL***

The low 8-bit AL, BL, CL, and DL registers. Compare *AH–DH*.

***AL–r15B***

The low 8-bit AL, BL, CL, DL, SIL, DIL, BPL, SPL, and R8B–R15B registers, available in 64-bit mode.



***BP***

Base pointer register.

***CR<sub>n</sub>***

Control register number *n*.

***CS***

Code segment register.

***eAX–eSP***

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers. Compare *rAX–rSP*.

***EBP***

Extended base pointer register.

***EFER***

Extended features enable register.

***eFLAGS***

16-bit or 32-bit flags register. Compare *rFLAGS*.

***EFLAGS***

32-bit (extended) flags register.

***eIP***

16-bit or 32-bit instruction-pointer register. Compare *rIP*.

***EIP***

32-bit (extended) instruction-pointer register.

***FLAGS***

16-bit flags register.

***GDTR***

Global descriptor table register.

***GPRs***

General-purpose registers. For the 16-bit data size, these are AX, BX, CX, DX, DI, SI, BP, and SP. For the 32-bit data size, these are EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP. For the 64-bit data size, these include RAX, RBX, RCX, RDX, RDI, RSI, RBP, RSP, and R8–R15.

*IDTR*

Interrupt descriptor table register.

*IP*

16-bit instruction-pointer register.

*LDTR*

Local descriptor table register.

*MSR*

Model-specific register.

*r8–r15*

The 8-bit R8B–R15B registers, or the 16-bit R8W–R15W registers, or the 32-bit R8D–R15D registers, or the 64-bit R8–R15 registers.

*rAX–rSP*

The 16-bit AX, BX, CX, DX, DI, SI, BP, and SP registers, or the 32-bit EAX, EBX, ECX, EDX, EDI, ESI, EBP, and ESP registers, or the 64-bit RAX, RBX, RCX, RDX, RDI, RSI, RBP, and RSP registers. Replace the placeholder *r* with nothing for 16-bit size, “E” for 32-bit size, or “R” for 64-bit size.

*RAX*

64-bit version of the EAX register.

*RBP*

64-bit version of the EBP register.

*RBX*

64-bit version of the EBX register.

*RCX*

64-bit version of the ECX register.

*RDI*

64-bit version of the EDI register.

*RDX*

64-bit version of the EDX register.

*rFLAGS*

16-bit, 32-bit, or 64-bit flags register. Compare *RFLAGS*.

**RFLAGS**

64-bit flags register. Compare *rFLAGS*.

**rIP**

16-bit, 32-bit, or 64-bit instruction-pointer register. Compare *RIP*.

**RIP**

64-bit instruction-pointer register.

**RSI**

64-bit version of the ESI register.

**RSP**

64-bit version of the ESP register.

**SP**

Stack pointer register.

**SS**

Stack segment register.

**TPR**

Task priority register, a new register introduced in the AMD64 architecture to speed interrupt management.

**TR**

Task register.

**Endian Order**

The x86 and AMD64 architectures address memory using little-endian byte-ordering. Multibyte values are stored with their least-significant byte at the lowest byte address, and they are illustrated with their least significant byte at the right side. Strings are illustrated in reverse order, because the addresses of their bytes increase from right to left.

**Related Documents**

- Peter Abel, *IBM PC Assembly Language and Programming*, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Rakesh Agarwal, *80x86 Architecture & Programming: Volume II*, Prentice-Hall, Englewood Cliffs, NJ, 1991.
- AMD, *AMD-K6™ MMX™ Enhanced Processor Multimedia Technology*, Sunnyvale, CA, 2000.

- AMD, *3DNow!™ Technology Manual*, Sunnyvale, CA, 2000.
- AMD, *AMD Extensions to the 3DNow!™ and MMX™ Instruction Sets*, Sunnyvale, CA, 2000.
- Don Anderson and Tom Shanley, *Pentium Processor System Architecture*, Addison-Wesley, New York, 1995.
- Nabajyoti Barkakati and Randall Hyde, *Microsoft Macro Assembler Bible*, Sams, Carmel, Indiana, 1992.
- Barry B. Brey, *8086/8088, 80286, 80386, and 80486 Assembly Language Programming*, Macmillan Publishing Co., New York, 1994.
- Barry B. Brey, *Programming the 80286, 80386, 80486, and Pentium Based Personal Computer*, Prentice-Hall, Englewood Cliffs, NJ, 1995.
- Ralf Brown and Jim Kyle, *PC Interrupts*, Addison-Wesley, New York, 1994.
- Penn Brumm and Don Brumm, *80386/80486 Assembly Language Programming*, Windcrest McGraw-Hill, 1993.
- Geoff Chappell, *DOS Internals*, Addison-Wesley, New York, 1994.
- Chips and Technologies, Inc. *Super386 DX Programmer's Reference Manual*, Chips and Technologies, Inc., San Jose, 1992.
- John Crawford and Patrick Gelsinger, *Programming the 80386*, Sybex, San Francisco, 1987.
- Cyrix Corporation, *5x86 Processor BIOS Writer's Guide*, Cyrix Corporation, Richardson, TX, 1995.
- Cyrix Corporation, *M1 Processor Data Book*, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, *MX Processor MMX Extension Opcode Table*, Cyrix Corporation, Richardson, TX, 1996.
- Cyrix Corporation, *MX Processor Data Book*, Cyrix Corporation, Richardson, TX, 1997.
- Ray Duncan, *Extending DOS: A Programmer's Guide to Protected-Mode DOS*, Addison Wesley, NY, 1991.
- William B. Giles, *Assembly Language Programming for the Intel 80xxx Family*, Macmillan, New York, 1991.
- Frank van Gilluwe, *The Undocumented PC*, Addison-Wesley, New York, 1994.

- John L. Hennessy and David A. Patterson, *Computer Architecture*, Morgan Kaufmann Publishers, San Mateo, CA, 1996.
- Thom Hogan, *The Programmer's PC Sourcebook*, Microsoft Press, Redmond, WA, 1991.
- Hal Katircioglu, *Inside the 486, Pentium, and Pentium Pro*, Peer-to-Peer Communications, Menlo Park, CA, 1997.
- IBM Corporation, *486SLC Microprocessor Data Sheet*, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, *486SLC2 Microprocessor Data Sheet*, IBM Corporation, Essex Junction, VT, 1993.
- IBM Corporation, *80486DX2 Processor Floating Point Instructions*, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, *80486DX2 Processor BIOS Writer's Guide*, IBM Corporation, Essex Junction, VT, 1995.
- IBM Corporation, *Blue Lightning 486DX2 Data Book*, IBM Corporation, Essex Junction, VT, 1994.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Binary Floating-Point Arithmetic*, ANSI/IEEE Std 754-1985.
- Institute of Electrical and Electronics Engineers, *IEEE Standard for Radix-Independent Floating-Point Arithmetic*, ANSI/IEEE Std 854-1987.
- Muhammad Ali Mazidi and Janice Gillispie Mazidi, *80X86 IBM PC and Compatible Computers*, Prentice-Hall, Englewood Cliffs, NJ, 1997.
- Hans-Peter Messmer, *The Indispensable Pentium Book*, Addison-Wesley, New York, 1995.
- Karen Miller, *An Assembly Language Introduction to Computer Architecture: Using the Intel Pentium*, Oxford University Press, New York, 1999.
- Stephen Morse, Eric Isaacson, and Douglas Albert, *The 80386/387 Architecture*, John Wiley & Sons, New York, 1987.
- NexGen Inc., *Nx586 Processor Data Book*, NexGen Inc., Milpitas, CA, 1993.
- NexGen Inc., *Nx686 Processor Data Book*, NexGen Inc., Milpitas, CA, 1994.

- Bipin Patwardhan, *Introduction to the Streaming SIMD Extensions in the Pentium III*, [www.x86.org/articles/sse\\_pt1/simd1.htm](http://www.x86.org/articles/sse_pt1/simd1.htm), June, 2000.
- Peter Norton, Peter Aitken, and Richard Wilton, *PC Programmer's Bible*, Microsoft Press, Redmond, WA, 1993.
- *PharLap 386/ASM Reference Manual*, Pharlap, Cambridge MA, 1993.
- *PharLap TNT DOS-Extender Reference Manual*, Pharlap, Cambridge MA, 1995.
- Sen-Cuo Ro and Sheau-Chuen Her, *i386/i486 Advanced Programming*, Van Nostrand Reinhold, New York, 1993.
- Jeffrey P. Royer, *Introduction to Protected Mode Programming*, course materials for an onsite class, 1992.
- Tom Shanley, *Protected Mode System Architecture*, Addison Wesley, NY, 1996.
- SGS-Thomson Corporation, *80486DX Processor SMM Programming Manual*, SGS-Thomson Corporation, 1995.
- Walter A. Triebel, *The 80386DX Microprocessor*, Prentice-Hall, Englewood Cliffs, NJ, 1992.
- John Wharton, *The Complete x86*, MicroDesign Resources, Sebastopol, California, 1994.
- Web sites and newsgroups:
  - [www.amd.com](http://www.amd.com)
  - [news.comp.arch](mailto:news.comp.arch)
  - [news.comp.lang.asm.x86](mailto:news.comp.lang.asm.x86)
  - [news.intel.microprocessors](mailto:news.intel.microprocessors)
  - [news.microsoft](mailto:news.microsoft)


---

# 1 64-Bit Media Instruction Reference

---

This chapter describes the function, mnemonic syntax, opcodes, affected flags, and possible exceptions generated by the 64-bit media instructions. These instructions operate on data located in the 64-bit MMX registers. Most of the instructions operate in parallel on sets of packed elements called *vectors*, although some operate on scalars. The instructions define both integer and floating-point operations, and include the legacy MMX™ instructions, the 3DNow!™ instructions, and the AMD extensions to the MMX and 3DNow! instruction sets.

Each instruction that performs a vector (packed) operation is illustrated with a diagram. Figure 1-1 on page 2 shows the conventions used in these diagrams. The particular diagram shows the PSSLW (packed shift left logical words) instruction.



**Figure 1-1. Diagram Conventions for 64-Bit Media Instructions**

Gray areas in diagrams indicate unmodified operand bits.

Like the 128-bit media instructions, many of the 64-bit instructions independently and simultaneously perform a single operation on multiple elements of a vector and are thus classified as *single-instruction, multiple-data* (SIMD) instructions. A few 64-bit media instructions convert operands in MMX registers to operands in GPR, XMM, or x87 registers (or vice versa), or save or restore MMX state, or reset x87state.

Hardware support for a specific 64-bit media instruction depends on the presence of at least one of the following CPUID functions:

- MMX Instructions, indicated by bit 23 of CPUID standard function 1 and extended function 8000\_0001h.



- AMD Extensions to MMX Instructions, indicated by bit 22 of CPUID extended function 8000\_0001h.
- SSE, indicated by bit 25 of CPUID standard function 1.
- SSE2, indicated by bit 26 of CPUID standard function 1.
- AMD 3DNow! Instructions, indicated by bit 31 of CPUID extended function 8000\_0001h.
- AMD Extensions to 3DNow! Instructions, indicated by bit 30 of CPUID extended function 8000\_0001h.
- FXSAVE and FXRSTOR, indicated by bit 24 of CPUID standard function 1 and extended function 8000\_0001h.

The 64-bit media instructions can be used in legacy mode or long mode. Their use in long mode is available if the following CPUID function is set:

- Long Mode, indicated by bit 29 of CPUID extended function 8000\_0001h.

Compilation of 64-bit media programs for execution in 64-bit mode offers four primary advantages: access to the eight extended, 64-bit general-purpose registers (for a register set consisting of GPR0–GPR15), access to the eight extended XMM registers (for a register set consisting of XMM0–XMM15), access to the 64-bit virtual address space, and access to the RIP-relative addressing mode.

For further information, see:

- “64-Bit Media Programming” in volume 1.
- “Summary of Registers and Data Types” in volume 3.
- “Notation” in volume 3.
- “Instruction Prefixes” in volume 3.


**CVTPD2PI****Convert Packed Double-Precision Floating-Point to Packed Doubleword Integers**

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed 32-bit signed integer values and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword ( $-2^{31}$  to  $+2^{31} - 1$ ), the instruction returns the 32-bit indefinite integer value (8000\_0000h) when the invalid-operation exception (IE) is masked.

The CVTPD2PI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                         | Opcode      | Description                                                                                                                                                                |
|----------------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CVTPD2PI <i>mmx, xmm2/mem128</i> | 66 0F 2D /r | Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integers values in the destination MMX register. |

**Related Instructions**

CVTDQ2PD, CVTPD2DQ, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

**rFLAGS Affected**

None

**MXCSR Flags Affected**

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |     | M  |    |    |    |    | M  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

**Note:**  
A flag that can be set to one or zero is M (modified). Unaffected flags are blank.

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                               |
|-------------------------------------------|------|--------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X            | X         | The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.                                                |
|                                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                        |
|                                           | X    | X            | X         | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                                                                |
|                                           | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |
| Device not available, #NM                 | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                    |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                          |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                             |
|                                           |      |              | X         | A null data segment was used to reference memory.                                                                                                |
|                                           | X    | X            | X         | The memory operand was not aligned on a 16-byte boundary.                                                                                        |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                                                                     |
| x87 floating-point exception pending, #MF | X    | X            | X         | An exception is pending due to an x87 floating-point instruction.                                                                                |
| SIMD Floating-Point Exception, #XF        | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |


| Exception                             | Real | Virtual 8086 | Protected | Cause of Exception                                                   |
|---------------------------------------|------|--------------|-----------|----------------------------------------------------------------------|
| <b>SIMD Floating-Point Exceptions</b> |      |              |           |                                                                      |
| Invalid-operation exception (IE)      | X    | X            | X         | A source operand was an SNaN value, a QNaN value, or $\pm$ infinity. |
|                                       | X    | X            | X         | A source operand was too large to fit in the destination format.     |
| Precision exception (PE)              | X    | X            | X         | A result could not be represented exactly in the destination format. |

**CVTPI2PD****Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point**

Converts two packed 32-bit signed integer values in an MMX register or a 64-bit memory location to two double-precision floating-point values and writes the converted values in an XMM register.

The CVTPI2PD instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode     | Description                                                                                                                                                                      |
|--------------------------------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CVTPI2PD <i>xmm, mmx/mem64</i> | 66 0F 2A/r | Converts two packed doubleword integer values in an MMX register or 64-bit memory location to two packed double-precision floating-point values in the destination XMM register. |

**Related Instructions**

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTPD2PI, CVTTSD2SI

**rFLAGS Affected**

None

**MXCSR Flags Affected**

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1. |
|                                           | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                         |
|                                           | X           | X                       | X                | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                 |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An exception was pending due to an x87 floating-point instruction.                                |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                 |

**CVTPI2PS****Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point**

Converts two packed 32-bit signed integer values in an MMX register or a 64-bit memory location to two single-precision floating-point values and writes the converted values in the low-order 64 bits of an XMM register. The high-order 64 bits of the XMM register are not modified.

The CVTPI2PS instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                       |
|--------------------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CVTPI2PS <i>xmm, mmx/mem64</i> | 0F 2A/r | Converts packed doubleword integer values in an MMX register or 64-bit memory location to single-precision floating-point values in the destination XMM register. |

**Related Instructions**

CVTDQ2PS, CVTPS2DQ, CVTPS2PI, CVTSI2SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

**rFLAGS Affected**

None

**MXCSR Flags Affected**

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |     | M  |    |    |    |    |    |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

*Note:*  
A flag that can be set to one or zero is M (modified). Unaffected flags are blank.

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                               |
|-------------------------------------------|------|--------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X            | X         | The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.                                                 |
|                                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                        |
|                                           | X    | X            | X         | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                                                                |
|                                           | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |
| Device not available, #NM                 | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                    |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                          |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                             |
|                                           |      |              | X         | A null data segment was used to reference memory..                                                                                               |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                                                                     |
| x87 floating-point exception pending, #MF | X    | X            | X         | An exception was pending due to an x87 floating-point instruction.                                                                               |
| Alignment check, #AC                      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                                |
| SIMD Floating-Point Exception, #XF        | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |
| <b>SIMD Floating-Point Exceptions</b>     |      |              |           |                                                                                                                                                  |
| Precision exception (PE)                  | X    | X            | X         | A result could not be represented exactly in the destination format.                                                                             |




**CVTSP2PI****Convert Packed Single-Precision Floating-Point to Packed Doubleword Integers**

Converts two packed single-precision floating-point values in the low-order 64 bits of an XMM register or a 64-bit memory location to two packed 32-bit signed integers and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is rounded as specified by the rounding control bits (RC) in the MXCSR register. If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword ( $-2^{31}$  to  $+2^{31} - 1$ ), the instruction returns the 32-bit indefinite integer value (8000\_0000h) when the invalid-operation exception (IE) is masked.

The CVTSP2PI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode   | Description                                                                                                                                                        |
|--------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CVTSP2PI <i>mmx, xmm/mem64</i> | 0F 2D /r | Converts packed single-precision floating-point values in an XMM register or 64-bit memory location to packed doubleword integers in the destination MMX register. |

**Related Instructions**

CVTDQ2PS, CVTPI2PS, CVTSP2DQ, CVTSI2SS, CVTSS2SI, CVTTPS2DQ, CVTTPS2PI, CVTTSS2SI

**rFLAGS Affected**

None

**MXCSR Flags Affected**

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |     | M  |    |    |    |    | M  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

**Note:**  
A flag that can be set to one or zero is M (modified). Unaffected flags are blank.

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                               |
|-------------------------------------------|------|--------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X            | X         | The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.                                                 |
|                                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                        |
|                                           | X    | X            | X         | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                                                                |
|                                           | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |
| Device not available, #NM                 | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                    |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                          |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                             |
|                                           |      |              | X         | A null data segment was used to reference memory.                                                                                                |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                                                                     |
| x87 floating-point exception pending, #MF | X    | X            | X         | An exception was pending due to an x87 floating-point instruction.                                                                               |
| Alignment check, #AC                      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                                |
| SIMD Floating-Point Exception, #XF        | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |

| Exception                             | Real | Virtual<br>8086 | Protected | Cause of Exception                                                   |
|---------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------|
| <b>SIMD Floating-Point Exceptions</b> |      |                 |           |                                                                      |
| Invalid-operation<br>exception (IE)   | X    | X               | X         | A source operand was an SNaN value, a QNaN value, or $\pm$ infinity. |
|                                       | X    | X               | X         | A source operand was too large to fit in the destination format.     |
| Precision exception (PE)              | X    | X               | X         | A result could not be represented exactly in the destination format. |


**CVTTPD2PI****Convert Packed Double-Precision Floating-Point to Packed Doubleword Integers, Truncated**

Converts two packed double-precision floating-point values in an XMM register or a 128-bit memory location to two packed 32-bit signed integer values and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword ( $-2^{31}$  to  $+2^{31} - 1$ ), the instruction returns the 32-bit indefinite integer value (8000\_0000h) when the invalid-operation exception (IE) is masked.

The CVTTPD2PI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode     | Description                                                                                                                                                                                              |
|---------------------------------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CVTPD2PI <i>mmx, xmm/mem128</i> | 66 0F 2C/r | Converts packed double-precision floating-point values in an XMM register or 128-bit memory location to packed doubleword integer values in the destination MMX register. Inexact results are truncated. |

**Related Instructions**

CVTDQ2PD, CVTPD2DQ, CVTPD2PI, CVTPI2PD, CVTSD2SI, CVTSI2SD, CVTTPD2DQ, CVTTSD2SI

**rFLAGS Affected**

None

**MXCSR Flags Affected**

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |     | M  |    |    |    |    | M  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

**Note:**  
A flag that can be set to one or zero is M (modified). Unaffected flags are blank.

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                               |
|-------------------------------------------|------|--------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X            | X         | The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1.                                                |
|                                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                        |
|                                           | X    | X            | X         | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                                                                |
|                                           | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |
| Device not available, #NM                 | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                    |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                          |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                             |
|                                           |      |              | X         | A null data segment was used to reference memory.                                                                                                |
|                                           | X    | X            | X         | The memory operand was not aligned on a 16-byte boundary.                                                                                        |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                                                                     |
| x87 floating-point exception pending, #MF | X    | X            | X         | An exception is pending due to an x87 floating-point instruction.                                                                                |
| SIMD Floating-Point Exception, #XF        | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |

| Exception                             | Real | Virtual 8086 | Protected | Cause of Exception                                                   |
|---------------------------------------|------|--------------|-----------|----------------------------------------------------------------------|
| <b>SIMD Floating-Point Exceptions</b> |      |              |           |                                                                      |
| Invalid-operation exception (IE)      | X    | X            | X         | A source operand was an SNaN value, a QNaN value, or $\pm$ infinity. |
|                                       | X    | X            | X         | A source operand was too large to fit in the destination format.     |
| Precision exception (PE)              | X    | X            | X         | A result could not be represented exactly in the destination format. |


**CVTTPS2PI****Convert Packed Single-Precision Floating-Point to Packed Doubleword Integers, Truncated**

Converts two packed single-precision floating-point values in the low-order 64 bits of an XMM register or a 64-bit memory location to two packed 32-bit signed integer values and writes the converted values in an MMX register.

If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). If the floating-point value is a NaN, infinity, or if the result of the conversion is larger than the maximum signed doubleword ( $-2^{31}$  to  $+2^{31} - 1$ ), the instruction returns the 32-bit indefinite integer value (8000\_0000h) when the invalid-operation exception (IE) is masked.

The CVTTPS2PI instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                      |
|--------------------------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CVTTPS2PI <i>mmx xmm/mem64</i> | 0F 2C/r | Converts packed single-precision floating-point values in an XMM register or 64-bit memory location to doubleword integer values in the destination MMX register. Inexact results are truncated. |

**Related Instructions**

CVTDQ2PS, CVTPI2PS, CVTSP2DQ, CVTSP2PI, CVTSI2SS, CVTSS2SI, CVTTSP2DQ, CVTTSS2SI

**rFLAGS Affected**

None

**MXCSR Flags Affected**

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |    |     | M  |    |    |    |    | M  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

**Note:**  
A flag that can be set to one or zero is M (modified). Unaffected flags are blank.

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                               |
|-------------------------------------------|------|--------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X            | X         | The SSE instructions are not supported, as indicated by EDX bit 25 of CPUID standard function 1.                                                 |
|                                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                        |
|                                           | X    | X            | X         | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                                                                |
|                                           | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 0.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |
| Device not available, #NM                 | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                    |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                          |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                             |
|                                           |      |              | X         | A null data segment was used to reference memory.                                                                                                |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                                                                     |
| x87 floating-point exception pending, #MF | X    | X            | X         | An exception was pending due to an x87 floating-point instruction.                                                                               |
| Alignment check, #AC                      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                                |
| SIMD Floating-Point Exception, #XF        | X    | X            | X         | There was an unmasked SIMD floating-point exception while CR4.OSXMMEXCPT = 1.<br>See <i>SIMD Floating-Point Exceptions</i> , below, for details. |



| Exception                             | Real | Virtual<br>8086 | Protected | Cause of Exception                                                   |
|---------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------|
| <b>SIMD Floating-Point Exceptions</b> |      |                 |           |                                                                      |
| Invalid-operation<br>exception (IE)   | X    | X               | X         | A source operand was an SNaN value, a QNaN value, or $\pm$ infinity. |
|                                       | X    | X               | X         | A source operand was too large to fit in the destination format.     |
| Precision exception (PE)              | X    | X               | X         | A result could not be represented exactly in the destination format. |

**EMMS****Exit Multimedia State**

Clears the MMX state by setting the state of the x87 stack registers to *empty* (tag-bit encoding of all 1s for all MMX registers) indicating that the contents of the registers are available for a new procedure, such as an x87 floating-point procedure. This setting of the tag bits is referred to as “clearing the MMX state”.

Because the MMX registers and tag word are shared with the x87 floating-point instructions, software should execute an EMMS instruction to clear the MMX state before executing code that includes x87 floating-point instructions.

The functions of the EMMS and FEMMS instructions are identical.

For details about the setting of x87 tag bits, see “Media and x87 Processor State” in volume 2.

The EMMS instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic | Opcode | Description           |
|----------|--------|-----------------------|
| EMMS     | 0F 77  | Clears the MMX state. |

**Related Instructions**

FEMMS (a 3DNow! instruction)

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| x87 floating-point exception pending, #MF | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                                                             |

## FEMMS Fast Exit Multimedia State

Clears the MMX state by setting the state of the x87 stack registers to *empty* (tag-bit encoding of all 1s for all MMX registers) indicating that the contents of the registers are available for a new procedure, such as an x87 floating-point procedure. This setting of the tag bits is referred to as “clearing the MMX state”.

Because the MMX registers and tag word are shared with the x87 floating-point instructions, software should execute an EMMS or FEMMS instruction to clear the MMX state before executing code that includes x87 floating-point instructions.

FEMMS is a 3DNow! instruction. The functions of the FEMMS and EMMS instructions are identical. The FEMMS instruction is supported for backward-compatibility with certain AMD processors. Software that must be both compatible with both AMD and non-AMD processors should use the EMMS instruction. Check the status of EDX bit 31 returned by CPUID extended function 8000\_0001h to verify that the processor supports this function. (See “CPUID” in Volume 3.)

For details about the setting of x87 tag bits, see “Media and x87 Processor State” in volume 2.

| Mnemonic | Opcode | Description       |
|----------|--------|-------------------|
| FEMMS    | 0F 0E  | Clears MMX state. |

### Related Instructions

EMMS

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X           | X                       | X                | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                             |

## **FNSAVE (FSAVE) Floating-Point Save No-Wait x87 and MMX State**

Stores the complete x87 state to memory starting at the specified address and reinitializes the x87 state. The x87 state requires 94 or 108 bytes of memory, depending upon whether the processor is operating in real or protected mode and whether the operand-size attribute is 16-bit or 32-bit. Because the MMX registers are mapped onto the low 64 bits of the x87 floating-point registers, this operation also saves the MMX state. For details about the memory image saved by FNSAVE, see “Media and x87 Processor State” in volume 2.

The FNSAVE instruction does not wait for pending unmasked x87 floating-point exceptions to be processed. Processor interrupts should be disabled before using this instruction.

Assemblers usually provide an FSAVE macro that expands into the instruction sequence

```
WAIT                ; Opcode 9B
FNSAVE destination ; Opcode DD /6
```

The WAIT (9Bh) instruction checks for pending x87 exceptions and calls an exception handler, if necessary. The FNSAVE instruction then stores the x87 state to the specified destination.

| <b>Mnemonic</b>            | <b>Opcode</b> | <b>Description</b>                                                                                                                 |
|----------------------------|---------------|------------------------------------------------------------------------------------------------------------------------------------|
| FNSAVE <i>mem94/108env</i> | DD /6         | Copy the x87 state to <i>mem94/108env</i> without checking for pending floating-point exceptions, then reinitialize the x87 state. |
| FSAVE <i>mem94/108env</i>  | 9B DD /6      | Copy the x87 state to <i>mem94/108env</i> after checking for pending floating-point exceptions, then reinitialize the x87 state.   |

### **Related Instructions**

FRSTOR, FXSAVE, FXRSTOR

### **rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | 0     |             |
| C1                 | 0     |             |
| C2                 | 0     |             |
| C3                 | 0     |             |

**Exceptions**

| Exception                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                   | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                              |      |                 | X         | The destination operand was in a nonwritable segment.                                        |
|                              |      |                 | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF              |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC         |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |

## FRSTOR Floating-Point Restore x87 and MMX™ State

Restores the complete x87 state from memory starting at the specified address, as stored by a previous call to FNSAVE. The x87 state occupies 94 or 108 bytes of memory depending on whether the processor is operating in real or protected mode and whether the operand-size attribute is 16-bit or 32-bit. Because the MMX registers are mapped onto the low 64 bits of the x87 floating-point registers, this operation also restores the MMX state.

If FRSTOR results in set exception flags in the loaded x87 status word register, and these exceptions are unmasked in the x87 control word register, a floating-point exception occurs when the next floating-point instruction is executed (except for the no-wait floating-point instructions).

To avoid generating exceptions when loading a new environment, use the FCLEX or FNCLEX instruction to clear the exception flags in the x87 status word before storing that environment.

For details about the memory image restored by FRSTOR, see “Media and x87 Processor State” in volume 2.

| Mnemonic                   | Opcode | Description                                   |
|----------------------------|--------|-----------------------------------------------|
| FRSTOR <i>mem94/108env</i> | DD /4  | Load the x87 state from <i>mem94/108env</i> . |

### Related Instructions

FSAVE, FNSAVE, FXSAVE, FXRSTOR

### rFLAGS Affected

None

**x87 Condition Code**

| <b>x87 Condition Code</b> | <b>Value</b> | <b>Description</b>  |
|---------------------------|--------------|---------------------|
| C0                        | M            | Loaded from memory. |
| C1                        | M            | Loaded from memory. |
| C2                        | M            | Loaded from memory. |
| C3                        | M            | Loaded from memory. |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|-------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                      | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                      | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                 |             |                         |                  | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                 |             | X                       | X                | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                            |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |



## **FXRSTOR**

## **Restore XMM, MMX™, and x87 State**

Restores the XMM, MMX, and x87 state. The data loaded from memory is the state information previously saved using the FXSAVE instruction. Restoring data with FXRSTOR that had been previously saved with an FSAVE (rather than FXSAVE) instruction results in an incorrect restoration.

If FXRSTOR results in set exception flags in the loaded x87 status word register, and these exceptions are unmasked in the x87 control word register, a floating-point exception occurs when the next floating-point instruction is executed (except for the no-wait floating-point instructions).

If the restored MXCSR register contains a set bit in an exception status flag, and the corresponding exception mask bit is cleared (indicating an unmasked exception), loading the MXCSR register does not cause a SIMD floating-point exception (#XF).

FXRSTOR does not restore the x87 error pointers (last instruction pointer, last data pointer, and last opcode), except in the relatively rare cases in which the exception-summary (ES) bit in the x87 status word is set to 1, indicating that an unmasked x87 exception has occurred.

The architecture supports two memory formats for FXRSTOR, a 512-byte 32-bit legacy format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is accomplished by using the corresponding effective operand size in the FXRSTOR instruction. If software running in 64-bit mode executes an FXRSTOR with a 32-bit operand size (no REX-prefix operand-size override), the 32-bit legacy format is used. If software running in 64-bit mode executes an FXRSTOR with a 64-bit operand size (requires REX-prefix operand-size override), the 64-bit format is used. For details about the memory image restored by FXRSTOR, see “Saving Media and x87 Processor State” in volume 2.

If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXRSTOR does not restore the XMM registers (XMM0–XMM15) when executed in 64-bit mode at CPL 0. MXCSR is restored whether fast-FXSAVE/FXRSTOR is enabled or not. Software can check EDX bit 24 returned by CPUID standard function 1 or extended function 8000\_0001h to determine whether the fast-FXSAVE/FXRSTOR feature is available. (See “CPUID” in Volume 3.)

If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, the saved image of XMM0–XMM15 and MXCSR is not loaded into the processor. A general-protection exception occurs if there is an attempt to load a non-zero value to the bits in MXCSR that are defined as reserved (bits 31–16).

| Mnemonic                 | Opcode   | Description                                                      |
|--------------------------|----------|------------------------------------------------------------------|
| FXRSTOR <i>mem512env</i> | OF AE /1 | Restores XMM, MMX™, and x87 state from 512-byte memory location. |

### Related Instructions

FWAIT, FXSAVE

### rFLAGS Affected

None

### MXCSR Flags Affected

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
| M  | M  | M  | M  | M  | M  | M  | M  | M  | M   | M  | M  | M  | M  | M  | M  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

**Note:**

*A flag that can be set to one or zero is M (modified). Unaffected flags are blank. Shaded fields are reserved.*

### Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                          |
|---------------------------|------|--------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The FXSAVE/FXRSTOR instructions are not supported, as indicated by EDX bit 24 of CPUID standard function 1 or extended function 8000_0001h. |
|                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                   |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                               |

| <b>Exception</b>        | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                |
|-------------------------|-------------|-------------------------|------------------|--------------------------------------------------------------------------|
| Stack, #SS              | X           | X                       | X                | A memory address exceeded the stack segment limit, or was non-canonical. |
| General protection, #GP | X           | X                       | X                | A memory address exceeded the data segment limit or was non-canonical.   |
|                         |             |                         | X                | A null data segment was used to reference memory.                        |
|                         | X           | X                       | X                | The memory operand was not aligned on a 16-byte boundary.                |
|                         | X           | X                       | X                | Ones were written to the reserved bits in MXCSR.                         |
| Page fault, #PF         |             | X                       | X                | A page fault resulted from the execution of the instruction.             |

**FXSAVE****Save XMM, MMX, and x87 State**

Saves the XMM, MMX, and x87 state. A memory location that is not aligned on a 16-byte boundary causes a general-protection exception.

Unlike FSAVE and FNSAVE, FXSAVE does not alter the x87 tag bits. The contents of the saved MMX/x87 data registers are retained, thus indicating that the registers may be valid (or whatever other value the x87 tag bits indicated prior to the save). To invalidate the contents of the MMX/x87 data registers after FXSAVE, software must execute an FINIT instruction. Also, FXSAVE (like FNSAVE) does not check for pending unmasked x87 floating-point exceptions. An FWAIT instruction can be used for this purpose.

FXSAVE does not save the x87 pointer registers (last instruction pointer, last data pointer, and last opcode), except in the relatively rare cases in which the exception-summary (ES) bit in the x87 status word is set to 1, indicating that an unmasked x87 exception has occurred.

The architecture supports two memory formats for FXSAVE, a 512-byte 32-bit legacy format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is accomplished by using the corresponding effective operand size in the FXSAVE instruction. If software running in 64-bit mode executes an FXSAVE with a 32-bit operand size (no REX-prefix operand-size override), the 32-bit legacy format is used. If software running in 64-bit mode executes an FXSAVE with a 64-bit operand size (requires REX-prefix operand-size override), the 64-bit format is used. For details about the memory image restored by FXRSTOR, see “Saving Media and x87 Processor State” in volume 2.

If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXSAVE does not save the XMM registers (XMM0–XMM15) when executed in 64-bit mode at CPL 0. MXCSR is saved whether fast-FXSAVE/FXRSTOR is enabled or not. Software can check EDX bit 24 returned by CPUID standard function 1 or extended function 8000\_0001h to determine whether the fast-FXSAVE/FXRSTOR feature is available. (See “CPUID” in Volume 3.)

If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, FXSAVE does not save the image of XMM0–XMM15 or MXCSR. For details about the CR4.OSFXSR bit, see “FXSAVE/FXRSTOR Support (OSFXSR) Bit” in volume 2.

| Mnemonic                | Opcode   | Description                                                |
|-------------------------|----------|------------------------------------------------------------|
| FXSAVE <i>mem512env</i> | 0F AE /0 | Saves XMM, MMX, and x87 state to 512-byte memory location. |

**Related Instructions**

FINIT, FNSAVE, FRSTOR, FSAVE, FXRSTOR, LDMXCSR, STMXCSR

**rFLAGS Affected**

None

**MXCSR Flags Affected**

None

**Exceptions**

| Exception                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                      |
|---------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X               | X         | The FXSAVE/FXRSTOR instructions are not supported, as indicated by bit 24 of CPUID standard function 1 or extended function 8000_0001h. |
|                           | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                               |
| Device not available, #NM | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                           |
| Stack, #SS                | X    | X               | X         | A memory address exceeded the stack segment limit, or was non-canonical.                                                                |
| General protection, #GP   | X    | X               | X         | A memory address exceeded the data segment limit or was non-canonical.                                                                  |
|                           |      |                 | X         | A null data segment was used to reference memory.                                                                                       |
|                           |      |                 | X         | The destination operand was in a non-writable segment.                                                                                  |
|                           | X    | X               | X         | The memory operand was not aligned on a 16-byte boundary.                                                                               |
| Page fault, #PF           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                            |

## **MASKMOVQ**                      **Masked Move Quadword**

Stores bytes from the first source operand, as selected by the second source operand, to a memory location specified in the DS:rDI registers (except that DS is ignored in 64-bit mode). The first source operand is an MMX register, and the second source operand is another MMX register. The most-significant bit (msb) of each byte in the second source operand specifies the store (1 = store, 0 = no store) of the corresponding byte of the first source operand.


A mask value of all 0s results in the following behavior:

- No data is written to memory.
- Page faults and exceptions associated with memory addressing are not guaranteed to be generated in all implementations.
- Data breakpoints are not guaranteed to be generated in all implementations (although code breakpoints are guaranteed).

MASKMOVQ implicitly uses weakly-ordered, write-combining buffering for the data, as described in “Buffering and Combining Memory Writes” in volume 2. If the stored data is shared by multiple processors, this instruction should be used together with a fence instruction in order to ensure data coherency (refer to “Cache and TLB Management” in volume 2).

The MASKMOVQ instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>            | <b>Opcode</b> | <b>Description</b>                                                                                                                   |
|----------------------------|---------------|--------------------------------------------------------------------------------------------------------------------------------------|
| MASKMOVQ <i>mmx1, mmx2</i> | 0F F7 /r      | Store bytes from an MMX register, selected by the most-significant bit of the corresponding byte in another MMX register, to DS:rDI. |



**Related Instructions**

MASKMOVDQU

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                                                                                                                       |
|---------------------------|------|--------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                                                |
|                           | X    | X            | X         | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.                                                                                                                                                        |
|                           | X    | X            | X         | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to the MMX™ instruction set are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                                            |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                                                  |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                                     |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                                                                                                                                        |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |



## MOVD Move Doubleword or Quadword


Moves a 32-bit or 64-bit value in one of the following ways:

- from a 32-bit or 64-bit general-purpose register or memory location to the low-order 32 or 64 bits of an XMM register, with zero-extension to 128 bits
- from the low-order 32 or 64 bits of an XMM to a 32-bit or 64-bit general-purpose register or memory location
- from a 32-bit or 64-bit general-purpose register or memory location to the low-order 32 bits (with zero-extension to 64 bits) or the full 64 bits of an MMX register
- from the low-order 32 or the full 64 bits of an MMX register to a 32-bit or 64-bit general-purpose register or memory location.





The MOVD instruction is a member of both the MMX and the SSE2 instruction sets; . The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                   | Opcode  | Description                                                                                     |
|----------------------------|---------|-------------------------------------------------------------------------------------------------|
| MOVD <i>mmx, reg/mem32</i> | 0F 6E/r | Move 32-bit value from a general-purpose register or 32-bit memory location to an MMX register. |
| MOVD <i>mmx, reg/mem64</i> | 0F 6E/r | Move 64-bit value from a general-purpose register or 64-bit memory location to an MMX register. |
| MOVD <i>reg/mem32, mmx</i> | 0F 7E/r | Move 32-bit value from an MMX register to a 32-bit general-purpose register or memory location. |
| MOVD <i>reg/mem64, mmx</i> | 0F 7E/r | Move 64-bit value from an MMX register to a 64-bit general-purpose register or memory location. |

The following diagrams illustrate the operation of the MOVD instruction.



All operations are "copy"



movd.eps

**Related Instructions**

MOVDQA, MOVDQU, MOVDQ2Q, MOVQ, MOVQ2DQ

**rFLAGS Affected**

None

**MXCSR Flags Affected**

None

**Exceptions (All Modes)**


| Exception                                 | Real | Virtual<br>8086 | Protected | Description                                                                                       |
|-------------------------------------------|------|-----------------|-----------|---------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 of CPUID standard function 1. |
|                                           | X    | X               | X         | The SSE2 instructions are not supported, as indicated by EDX bit 26 of CPUID standard function 1. |
|                                           | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                         |
|                                           | X    | X               | X         | The instruction used XMM registers while CR4.OSFXSR=0.                                            |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                              |
|                                           |      |                 | X         | The destination operand was in a non-writable segment.                                            |
|                                           |      |                 | X         | A null data segment was used to reference memory..                                                |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                 |

## MOVDQ2Q Move Quadword to Quadword

Moves the low-order 64-bit value in an XMM register to a 64-bit MMX register.

The MOVDQ2Q instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                | Opcode      | Description                                                                        |
|-------------------------|-------------|------------------------------------------------------------------------------------|
| MOVDQ2Q <i>mmx, xmm</i> | F2 0F D6 /r | Moves low-order 64-bit value from an XMM register to the destination MMX register. |



movdq2q.eps

### Related Instructions

MOVD, MOVDQA, MOVDQU, MOVQ, MOVQ2DQ

### rFLAGS Affected

None

### MXCSR Flags Affected

None

**Exceptions**

| <b>Exception</b>                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                         |
|----------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                          | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                         |
|                                              | X           | X                       | X                | The SSE2 instructions are not supported, as indicated by EDX bit 26 in CPUID standard function 1. |
| Device not available,<br>#NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                     |
| General protection, #GP                      | X           | X                       | X                | The destination operand was in non-writable segment.                                              |
| x87 floating-point<br>exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                             |

## MOVNTQ Move Non-Temporal Quadword

Stores a 64-bit MMX register value into a 64-bit memory location. This instruction indicates to the processor that the data is non-temporal, and is unlikely to be used again soon. The processor treats the store as a write-combining (WC) memory write, which minimizes cache pollution. The exact method by which cache pollution is minimized depends on the hardware implementation of the instruction. For further information, see “Memory Optimization” in volume 1.

MOVNTQ is weakly-ordered with respect to other instructions that operate on memory. Software should use an SFENCE instruction to force strong memory ordering of MOVNTQ with respect to other stores.

MOVNTQ implicitly uses weakly-ordered, write-combining buffering for the data, as described in “Buffering and Combining Memory Writes” in volume 2. For data that is shared by multiple processors, this instruction should be used together with a fence instruction in order to ensure data coherency (refer to “Cache and TLB Management” in volume 2).

The MOVD instruction is a member of both the AMD MMX extensions and the SSE instruction sets. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                         | Opcode   | Description                                                                                   |
|----------------------------------|----------|-----------------------------------------------------------------------------------------------|
| MOVNTQ <i>mem64</i> , <i>mmx</i> | 0F E7 /r | Stores a 64-bit MMX register value into a 64-bit memory location, minimizing cache pollution. |



### Related Instructions

MOVNTDQ, MOVNTI, MOVNTPD, MOVNTPS

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                                                |
|-------------------------------------------|-------------|-------------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                                                |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to the MMX™ instruction set are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                                            |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                                                  |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                                     |
|                                           |             |                         | X                | The destination operand was in a non-writable segment.                                                                                                                                                                                   |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                                        |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                                             |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                                                    |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                                        |


## MOVQ Move Quadword

Moves a 64-bit value:

- from an MMX register or 64-bit memory location to another MMX register, or
- from an MMX register to another MMX register or 64-bit memory location.

The MOVQ instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                     | Opcode   | Description                                                                    |
|------------------------------|----------|--------------------------------------------------------------------------------|
| MOVQ <i>mmx1, mmx2/mem64</i> | 0F 6F /r | Moves 64-bit value from an MMX register or memory location to an MMX register. |
| MOVQ <i>mmx1/mem64, mmx2</i> | 0F 7F /r | Moves 64-bit value from an MMX register to an MMX register or memory location. |



### Related Instructions

MOVD, MOVDQA, MOVDQU, MOVDQ2Q, MOVQ2DQ

### rFLAGS Affected

None



**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                     |
|-------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                     |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                 |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeds the stack segment limit or is non-canonical.                                                         |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                       |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                             |
|                                           |             |                         | X                | The destination operand was in a non-writable segment.                                                                        |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                  |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                         |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                             |

## MOVQ2DQ Move Quadword to Quadword

Moves a 64-bit value from an MMX register to the low-order 64 bits of an XMM register, with zero-extension to 128 bits.

The MOVQ2DQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                | Opcode      | Description                                                 |
|-------------------------|-------------|-------------------------------------------------------------|
| MOVQ2DQ <i>xmm, mmx</i> | F3 0F D6 /r | Moves 64-bit value from an MMX register to an XMM register. |



### Related Instructions

MOVD, MOVDQA, MOVDQU, MOVDQ2Q, MOVQ

### rFLAGS Affected

None

### MXCSR Flags Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                     |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                     |
|                                           | X           | X                       | X                | The operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 was cleared to 0.             |
|                                           | X           | X                       | X                | The SSE2 instructions are not supported, as indicated by bit 26 in CPUID standard function 1. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                 |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                         |

## PACKSSDW Pack with Saturation Signed Doubleword to Word


Converts each 32-bit signed integer in the first and second source operands to a 16-bit signed integer and packs the converted values into words in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

Converted values from the first source operand are packed into the low-order words of the destination, and the converted values from the second source operand are packed into the high-order words of the destination.

For each packed value in the destination, if the value is larger than the largest signed 16-bit integer, it is saturated to 7FFFh, and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.

The PACKSSDW instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                         | Opcode   | Description                                                                                                                                        |
|----------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| PACKSSDW <i>mmx1, mmx2/mem64</i> | 0F 6B /r | Packs 32-bit signed integers in an MMX register and another MMX register or 64-bit memory location into 16-bit signed integers in an MMX register. |



**Related Instructions**

PACKSSWB, PACKUSWB

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PACKSSWB Pack with Saturation Signed Word to Byte


Converts each 16-bit signed integer in the first and second source operands to an 8-bit signed integer and packs the converted values into bytes in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

Converted values from the first source operand are packed into the low-order bytes of the destination, and the converted values from the second source operand are packed into the high-order bytes of the destination.

For each packed value in the destination, if the value is larger than the largest signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h.

The PACKSSWB instruction is an MMX instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                         | Opcode  | Description                                                                                                                                       |
|----------------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| PACKSSWB <i>mmx1, mmx2/mem64</i> | 0F 63/r | Packs 16-bit signed integers in an MMX register and another MMX register or 64-bit memory location into 8-bit signed integers in an MMX register. |



### Related Instructions

PACKSSDW, PACKUSWB

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PACKUSWB Pack with Saturation Signed Word to Unsigned Byte


Converts each 16-bit signed integer in the first and second source operands to an 8-bit unsigned integer and packs the converted values into bytes in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

Converted values from the first source operand are packed into the low-order bytes of the destination, and the converted values from the second source operand are packed into the high-order bytes of the destination.

For each packed value in the destination, if the value is larger than the largest unsigned 8-bit integer, it is saturated to FFh, and if the value is smaller than the smallest unsigned 8-bit integer, it is saturated to 00h.

The PACKUSWB instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                         | Opcode   | Description                                                                                                                                         |
|----------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| PACKUSWB <i>mmx1, mmx2/mem64</i> | 0F 67 /r | Packs 16-bit signed integers in an MMX register and another MMX register or 64-bit memory location into 8-bit unsigned integers in an MMX register. |





**Related Instructions**

PACKSSDW, PACKSSWB

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADDB Packed Add Bytes

Adds each packed 8-bit integer value in the first source operand to the corresponding packed 8-bit integer in the second source operand and writes the integer result of each addition in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PADDB instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written in the destination.

The PADDB instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                                  |
|-------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDB <i>mmx1, mmx2/mem64</i> | 0F FC /r | Adds packed byte integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDD, PADDQ, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADD Packed Add Doublewords

Adds each packed 32-bit integer value in the first source operand to the corresponding packed 32-bit integer in the second source operand and writes the integer result of each addition in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PADD instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 32 bits of each result are written in the destination.

The PADD instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                     | Opcode  | Description                                                                                                                                                    |
|------------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADD <i>mmx1, mmx2/mem64</i> | 0F FE/r | Adds packed 32-bit integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDB, PADDQ, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PADDQ Packed Add Quadwords

Adds each packed 64-bit integer value in the first source operand to the corresponding packed 64-bit integer in the second source operand and writes the integer result of each addition in the corresponding quadword of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PADDQ instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 64 bits of each result are written in the destination.

The PADDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                            |
|-------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDQ <i>mmx1, mmx2/mem64</i> | 0F D4 /r | Adds 64-bit integer value in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDB, PADDD, PADDSB, PADDSW, PADDUSB, PADDUSW, PADDW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The SSE2 instructions are not supported, as indicated by EDX bit 26 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADDSB Packed Add Signed with Saturation Bytes

Adds each packed 8-bit signed integer value in the first source operand to the corresponding packed 8-bit signed integer in the second source operand and writes the signed integer result of each addition in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest representable signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h.

The PADDSB instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                         |
|--------------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDSB <i>mmx1, mmx2/mem64</i> | 0F EC/r | Adds packed byte signed integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDB, PADDD, PADDQ, PADDSW, PADDUSB, PADDUSW, PADDW

### rFLAGS Affected

None



**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADDSW Packed Add Signed with Saturation Words

Adds each packed 16-bit signed integer value in the first source operand to the corresponding packed 16-bit signed integer in the second source operand and writes the signed integer result of each addition in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest representable signed 16-bit integer, it is saturated to 7FFFh, and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.

The PADDSW instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode   | Description                                                                                                                                                           |
|--------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDSW <i>mmx1, mmx2/mem64</i> | 0F ED /r | Adds packed 16-bit signed integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDUSB, PADDUSW, PADDW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADDUSB Packed Add Unsigned with Saturation Bytes

Adds each packed 8-bit unsigned integer value in the first source operand to the corresponding packed 8-bit unsigned integer in the second source operand and writes the unsigned integer result of each addition in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 8-bit integer, it is saturated to FFh, and if the value is smaller than the smallest unsigned 8-bit integer, it is saturated to 00h.

The PADDUSB instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                           |
|---------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDUSB <i>mmx1, mmx2/mem64</i> | 0F DC /r | Adds packed byte unsigned integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDSW, PADDUSW, PADDW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADDUSW Packed Add Unsigned with Saturation Words

Adds each packed 16-bit unsigned integer value in the first source operand to the corresponding packed 16-bit unsigned integer in the second source operand and writes the unsigned integer result of each addition in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 16-bit integer, it is saturated to FFFFh, and if the value is smaller than the smallest unsigned 16-bit integer, it is saturated to 0000h.

The PADDUSW instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                         |
|---------------------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDUSW <i>mmx1, mmx2/mem64</i> | 0F DD /r | Adds packed 16-bit unsigned integer values in an MMX register and another MMX register or 64-bit memory location and writes result in the destination MMX register. |



### Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDSW, PADDUSB, PADDW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PADDW Packed Add Words

Adds each packed 16-bit integer value in the first source operand to the corresponding packed 16-bit integer in the second source operand and writes the integer result of each addition in the corresponding word of the destination (second source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 16 bits of the result are written in the destination.

The PADDW instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                                    |
|-------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PADDW <i>mmx1, mmx2/mem64</i> | 0F FD /r | Adds packed 16-bit integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PADDB, PADDD, PADDQ, PADDSB, PADDSW, PADDUSB, PADDUSW

### rFLAGS Affected

None



**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

**PAND****Packed Logical Bitwise AND**

Performs a bitwise logical AND of the values in the first and second source operands and writes the result in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PAND instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                     | Opcode  | Description                                                                                                                                                            |
|------------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PAND <i>mmx1, mmx2/mem64</i> | 0F DB/r | Performs bitwise logical AND of values in an MMX register and in another MMX register or 64-bit memory location and writes the result in the destination MMX register. |

**Related Instructions**

PANDN, POR, PXOR

**rFLAGS Affected**

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

**PANDN****Packed Logical Bitwise AND NOT**

Performs a bitwise logical AND of the value in the second source operand and the one's complement of the value in the first source operand and writes the result in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PANDN instruction is an MMX™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                                                |
|-------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PANDN <i>mmx1, mmx2/mem64</i> | 0F DF /r | Performs bitwise logical AND NOT of values in an MMX register and in another MMX register or 64-bit memory location and writes the result in the destination MMX register. |

**Related Instructions**

PAND, POR, PXOR

**rFLAGS Affected**

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PAVGB Packed Average Unsigned Bytes

Computes the rounded average of each packed unsigned 8-bit integer value in the first source operand and the corresponding packed 8-bit unsigned integer in the second source operand and writes each average in the corresponding byte of the destination (first source). The average is computed by adding each pair of operands, adding 1 to the 9-bit temporary sum, and then right-shifting the temporary sum by one bit position. The destination and source operands are an MMX register and another MMX register or 64-bit memory location.

The PAVGB instruction is a member of both the AMD MMX™ extensions and the SSE instruction sets. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                                                |
|-------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PAVGB <i>mmx1, mmx2/mem64</i> | 0F E0 /r | Averages packed 8-bit unsigned integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PAVGW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                                        |
|-------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                                        |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by bit 25 in CPUID standard function 1; and the AMD extensions to the MMX™ instruction set are not supported, as indicated by bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                                    |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                                          |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                             |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                                |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                                     |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                                            |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                                |


## PAVGUSB Packed Average Unsigned Bytes

Computes the rounded-up average of each packed unsigned 8-bit integer value in the first source operand and the corresponding packed 8-bit unsigned integer in the second source operand and writes each average in the corresponding byte of the destination (first source). The average is computed by adding each pair of operands, adding 1 to the 9-bit temporary sum, and then right-shifting the temporary sum by one bit position. The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

The PAVGUSB instruction performs a function identical to the 64-bit version of the PAVGB instruction, although the two instructions have different opcodes. PAVGUSB is a 3DNow! instruction. It is useful for pixel averaging in MPEG-2 motion compensation and video scaling operations.

The PAVGUSB instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode      | Description                                                                                                                                                                |
|---------------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PAVGUSB <i>mmx1, mmx2/mem64</i> | OF OF /r BF | Averages packed 8-bit unsigned integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

None



**rFLAGS Affected**

None

**Exceptions**


| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                            |
|-------------------------------------------|------|-----------------|-----------|---------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                     |
|                                           | X    | X               | X         | The AMD 3DNow!™ instructions are not supported, as indicated by bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                 |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                       |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                          |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                             |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                  |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                         |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                             |

## PAVGW Packed Average Unsigned Words

Computes the rounded average of each packed unsigned 16-bit integer value in the first source operand and the corresponding packed 16-bit unsigned integer in the second source operand and writes each average in the corresponding word of the destination (first source). The average is computed by adding each pair of operands, adding 1 to the 17-bit temporary sum, and then right-shifting the temporary sum by one bit position. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PAVGW instruction is a member of both the AMD MMX™ extensions and the SSE instruction sets. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                                                 |
|-------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PAVGW <i>mmx1, mmx2/mem64</i> | 0F E3 /r | Averages packed 16-bit unsigned integer values in an MMX register and another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PAVGB

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                                                |
|-------------------------------------------|-------------|-------------------------|------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                                                |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to the MMX™ instruction set are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                                            |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                                                  |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                                     |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                                        |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                                             |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                                                    |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                                        |

## PCMPEQB Packed Compare Equal Bytes

Compares corresponding packed bytes in the first and second source operands and writes the result of each compare in the corresponding byte of the destination (first source). For each pair of bytes, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PCMPEQB instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                             |
|---------------------------------|----------|-----------------------------------------------------------------------------------------|
| PCMPEQB <i>mmx1, mmx2/mem64</i> | OF 74 /r | Compares packed bytes in an MMX register and an MMX register or 64-bit memory location. |



### Related Instructions

PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTD, PCMPGTW

### rFLAGS Affected

None

**Exceptions**


| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                            |
|-------------------------------------------|------|-----------------|-----------|-------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                     |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                 |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                       |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                          |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                             |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                  |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                         |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                             |

## PCMPEQD Packed Compare Equal Doublewords

Compares corresponding packed 32-bit values in the first and second source operands and writes the result of each compare in the corresponding 32 bits of the destination (first source). For each pair of doublewords, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PCMPEQD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                   |
|---------------------------------|----------|-----------------------------------------------------------------------------------------------|
| PCMPEQD <i>mmx1, mmx2/mem64</i> | OF 76 /r | Compares packed doublewords in an MMX register and an MMX register or 64-bit memory location. |



### Related Instructions

PCMPEQB, PCMPEQW, PCMPGTB, PCMPGTD, PCMPGTW

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PCMPEQW Packed Compare Equal Words

Compares corresponding packed 16-bit values in the first and second source operands and writes the result of each compare in the corresponding 16 bits of the destination (first source). For each pair of words, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PCMPEQW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                     |
|---------------------------------|----------|-------------------------------------------------------------------------------------------------|
| PCMPEQW <i>mmx1, mmx2/mem64</i> | OF 75 /r | Compares packed 16-bit values in an MMX register and an MMX register or 64-bit memory location. |



### Related Instructions

PCMPEQB, PCMPEQD, PCMPGTB, PCMPGTD, PCMPGTW

### rFLAGS Affected

None



**Exceptions**


| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PCMPGTB Packed Compare Greater Than Signed Bytes

Compares corresponding packed signed bytes in the first and second source operands and writes the result of each compare in the corresponding byte of the destination (first source). For each pair of bytes, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PCMPGTB instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode  | Description                                                                                    |
|---------------------------------|---------|------------------------------------------------------------------------------------------------|
| PCMPGTB <i>mmx1, mmx2/mem64</i> | OF 64/r | Compares packed signed bytes in an MMX register and an MMX register or 64-bit memory location. |



### Related Instructions

PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTD, PCMPGTW

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

**PCMPGTD****Packed Compare Greater Than Signed Doublewords**

Compares corresponding packed signed 32-bit values in the first and second source operands and writes the result of each compare in the corresponding 32 bits of the destination (first source). For each pair of doublewords, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PCMPGTD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode  | Description                                                                                            |
|---------------------------------|---------|--------------------------------------------------------------------------------------------------------|
| PCMPGTD <i>mmx1, mmx2/mem64</i> | 0F 66/r | Compares packed signed 32-bit values in an MMX register and an MMX register or 64-bit memory location. |

**Related Instructions**

PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTW

**rFLAGS Affected**

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PCMPGTW Packed Compare Greater Than Signed Words

Compares corresponding packed signed 16-bit values in the first and second source operands and writes the result of each compare in the corresponding 16 bits of the destination (first source). For each pair of words, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PCMPGTW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                            |
|---------------------------------|----------|--------------------------------------------------------------------------------------------------------|
| PCMPGTW <i>mmx1, mmx2/mem64</i> | 0F 65 /r | Compares packed signed 16-bit values in an MMX register and an MMX register or 64-bit memory location. |



### Related Instructions

PCMPEQB, PCMPEQD, PCMPEQW, PCMPGTB, PCMPGTD

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PEXTRW Extract Packed Word

Extracts a 16-bit value from an MMX register, as selected by the immediate byte operand (as shown in Table 1-1) and writes it to the low-order word of a 32-bit general-purpose register, with zero-extension to 32 bits.

The PEXTRW instruction is a member of both the AMD MMX™ extensions and the SSE instruction set. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode             | Description                                                                                                    |
|--------------------------------|--------------------|----------------------------------------------------------------------------------------------------------------|
| PEXTRW <i>reg32, mmx, imm8</i> | 0F C5 /r <i>ib</i> | Extracts a 16-bit value from an MMX register and writes it to low-order 16 bits of a general-purpose register. |




Table 1-1. Immediate-Byte Operand Encoding for 64-Bit PEXTRW

| Immediate-Byte Bit Field | Value of Bit Field | Source Bits Extracted |
|--------------------------|--------------------|-----------------------|
| 1-0                      | 0                  | 15-0                  |
|                          | 1                  | 31-16                 |
|                          | 2                  | 47-32                 |
|                          | 3                  | 63-48                 |



**Related Instructions**

PINSRW

**rFLAGS Affected**

None

**Exceptions**


| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                                                                                                                       |
|-------------------------------------------|------|-----------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                                                |
|                                           | X    | X               | X         | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to the MMX™ instruction set are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                                            |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                                                                                                                                    |

## PF2ID Packed Floating-Point to Integer Doubleword Conversion

Converts two packed single-precision floating-point values in an MMX register or a 64-bit memory location to two packed 32-bit signed integer values and writes the converted values in another MMX register. If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). The numeric range for source and destination operands is shown in Table 1-2.

The PF2ID instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                 |
|-------------------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PF2ID <i>mmx1, mmx2/mem64</i> | 0F 0F /r 1D | Converts packed single-precision floating-point values in an MMX register or memory location to a doubleword integer value in the destination MMX register. |



**Table 1-2. Numeric Range for PF2ID Results**

| Source 2                                     | Source 1 and Destination |
|----------------------------------------------|--------------------------|
| 0                                            | 0                        |
| Normal, $abs(\text{Source } 2) < 1$          | 0                        |
| Normal, $-2^{31} < \text{Source } 2 \leq -1$ | Round to zero (Source 2) |
| Normal, $1 \leq \text{Source } 2 < 2^{31}$   | Round to zero (Source 2) |

**Table 1-2. Numeric Range for PF2ID Results**

| Source 2                        | Source 1 and Destination |
|---------------------------------|--------------------------|
| Normal, Source 2 $\geq 2^{31}$  | 7FFF_FFFFh               |
| Normal, Source 2 $\leq -2^{31}$ | 8000_0000h               |
| Unsupported                     | Undefined                |

**Related Instructions**

PF2IW, PI2FD, PI2FW

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X    | X               | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                 |


**PF2IW**

**Packed Floating-Point to Integer Word Conversion**

Converts two packed single-precision floating-point values in an MMX register or a 64-bit memory location to two packed 16-bit signed integer values, sign-extended to 32 bits, and writes the converted values in another MMX register. If the result of the conversion is an inexact value, the value is truncated (rounded toward zero). The numeric range for source and destination operands is shown in Table 1-3 on page 95. Arguments outside the range representable by signed 16-bit integers are saturated to the largest and smallest 16-bit integer, depending on their sign.

The PF2IW instruction is an extension to the AMD 3DNow!™ instruction set. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                          |
|-------------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------|
| PF2IW <i>mmx1, mmx2/mem64</i> | 0F 0F /r 1C | Converts packed single-precision floating-point values in an MMX register or memory location to word integer values in the destination MMX register. |



**Table 1-3. Numeric Range for PF2IW Results**

| Source 2                                     | Source 1 and Destination |
|----------------------------------------------|--------------------------|
| 0                                            | 0                        |
| Normal, $\text{abs}(\text{Source } 2) < 1$   | 0                        |
| Normal, $-2^{15} < \text{Source } 2 \leq -1$ | Round to zero (Source 2) |
| Normal, $1 \leq \text{Source } 2 < 2^{15}$   | Round to zero (Source 2) |
| Normal, $\text{Source } 2 \geq 2^{15}$       | 0000_7FFFh               |
| Normal, $\text{Source } 2 \leq -2^{15}$      | FFFF_8000h               |
| Unsupported                                  | Undefined                |

**Related Instructions**

PF2ID, PI2FD, PI2FW

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                 |
|---------------------------|------|-----------------|-----------|--------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                          |
|                           | X    | X               | X         | The AMD extensions to 3DNow!™ are not supported, as indicated by EDX bit 30 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                      |
| Stack, #SS                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                            |
| General protection, #GP   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                               |
|                           |      |                 | X         | A null data segment was used to reference memory.                                                                  |


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PFACC****Packed Floating-Point Accumulate**

Adds the two single-precision floating-point values in the first source operand and adds the two single-precision values in the second source operand and writes the two results to the low-order and high-order doubleword, respectively, of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

The PFACC instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                             |
|-------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFACC <i>mmx1, mmx2/mem64</i> | 0F 0F /r AE | Accumulates packed single-precision floating-point values in an MMX register or 64-bit memory location and another MMX register and writes each result in the destination MMX register. |



The numeric range for operands is shown in Table 1-4 on page 98.

**Table 1-4. Numeric Range for PFACC Results**

| Source Operand           |                          | High Operand <sup>2</sup> |                            |              |
|--------------------------|--------------------------|---------------------------|----------------------------|--------------|
|                          |                          | 0                         | Normal                     | Unsupported  |
| Low Operand <sup>1</sup> | 0                        | +/- 0 <sup>3</sup>        | High Operand               | High Operand |
|                          | Normal                   | Low Operand               | Normal, +/- 0 <sup>4</sup> | Undefined    |
|                          | Unsupported <sup>5</sup> | Low Operand               | Undefined                  | Undefined    |

**Note:**

1. Least-significant floating-point value in first or second source operand.
2. Most-significant floating-point value in first or second source operand.
3. The sign of the result is the logical AND of the signs of the low and high operands
4. If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is a zero with the sign of the operand (low or high) that is larger in magnitude. If the infinitely precise result is exactly zero, the result is zero with the sign of the low operand. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of the low operand.
5. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFADD, PFNACC, PFPNACC

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                             |
|---------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                      |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                  |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                        |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                           |
|                           |      |              | X         | A null data segment was used to reference memory.                                                              |




| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

## PFADD Packed Floating-Point Add

Adds each packed single-precision floating-point value in the first source operand to the corresponding packed single-precision floating-point value in the second operand and writes the result of each addition in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location. The numeric range for operands is shown in Table 1-5 on page 101.

The PFADD instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                          |
|-------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFADD <i>mmx1, mmx2/mem64</i> | OF OF /r 9E | Adds two packed single-precision floating-point values in an MMX register or 64-bit memory location and another MMX register and writes each result in the destination MMX register. |



**Table 1-5. Numeric Range for the PFADD Results**

| Source Operand           |                          | Most-Significant Doubleword |                            |             |
|--------------------------|--------------------------|-----------------------------|----------------------------|-------------|
|                          |                          | 0                           | Normal                     | Unsupported |
| Source 1 and Destination | 0                        | +/- 0 <sup>1</sup>          | Source 2                   | Source 2    |
|                          | Normal                   | Source 1                    | Normal, +/- 0 <sup>2</sup> | Undefined   |
|                          | Unsupported <sup>3</sup> | Source 1                    | Undefined                  | Undefined   |

**Note:**

1. The sign of the result is the logical AND of the signs of the source operands
2. If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is a zero with the sign of the source operand that is larger in magnitude. If the infinitely precise result is exactly zero, the result is zero with the sign of source 1. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of source 1.
3. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFACC, PFNACC, PFPNACC

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PFCMPEQ****Packed Floating-Point Compare Equal**

Compares each of the two packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the result of each comparison in the corresponding doubleword of the destination (first source). For each pair of floating-point values, if the values are equal, the result is all 1s. If the values are not equal, the result is all 0s. The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location. The numeric range for operands is shown in Table 1-6 on page 104.

The PFCMPEQ instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode      | Description                                                                                                                           |
|---------------------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------|
| PFCMPEQ <i>mmx1, mmx2/mem64</i> | 0F 0F /r B0 | Compares two pairs of packed single-precision floating-point values in an MMX register and an MMX register or 64-bit memory location. |



**Table 1-6. Numeric Range for the PFCMPEQ Instruction**

| Operand                  | Value                    | Source 2                |                                       |             |
|--------------------------|--------------------------|-------------------------|---------------------------------------|-------------|
|                          |                          | 0                       | Normal                                | Unsupported |
| Source 1 and Destination | 0                        | FFFF_FFFFh <sup>1</sup> | 0000_0000h                            | 0000_0000h  |
|                          | Normal                   | 0000_0000h              | 0000_0000h or FFFF_FFFFh <sup>2</sup> | 0000_0000h  |
|                          | Unsupported <sup>3</sup> | 0000_0000h              | 0000_0000h                            | Undefined   |

**Note:**

1. Positive zero is equal to negative zero.
2. The result is FFFF\_FFFFh if source 1 and source 2 have identical signs, exponents, and mantissas. Otherwise, the result is 0000\_0000h.
3. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFCMPGE, PFCMPGT

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |


**PFCMPGE**

**Packed Floating-Point Compare Greater or Equal**

Compares each of the two packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the result of each comparison in the corresponding doubleword of the destination (first source). For each pair of floating-point values, if the value in the first source operand is greater than or equal to the value in the second source operand, the result is all 1s. If the value in the first source operand is less than the value in the second source operand, the result is all 0s. The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location. The numeric range for operands is shown in Table 1-7 on page 107.

The PFCMPGE instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode      | Description                                                                                                                           |
|---------------------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------|
| PFCMPGE <i>mmx1, mmx2/mem64</i> | 0F 0F /r 90 | Compares two pairs of packed single-precision floating-point values in an MMX register and an MMX register or 64-bit memory location. |





**Table 1-7. Numeric Range for the PFCMPGE Instruction**

| Operand                  | Value                    | Source 2                               |                                        |             |
|--------------------------|--------------------------|----------------------------------------|----------------------------------------|-------------|
|                          |                          | 0                                      | Normal                                 | Unsupported |
| Source 1 and Destination | 0                        | FFFF_FFFFh <sup>1</sup>                | 0000_0000h,<br>FFFF_FFFFh <sup>2</sup> | Undefined   |
|                          | Normal                   | 0000_0000h,<br>FFFF_FFFFh <sup>3</sup> | 0000_0000h,<br>FFFF_FFFFh <sup>4</sup> | Undefined   |
|                          | Unsupported <sup>5</sup> | Undefined                              | Undefined                              | Undefined   |

**Note:**

1. Positive zero is equal to negative zero.
2. The result is FFFF\_FFFFh, if source 2 is negative. Otherwise, the result is 0000\_0000h.
3. The result is FFFF\_FFFFh, if source 1 is positive. Otherwise, the result is 0000\_0000h.
4. The result is FFFF\_FFFFh, if source 1 is positive and source 2 is negative, or if they are both negative and source 1 is smaller than or equal in magnitude to source 2, or if source 1 and source 2 are both positive and source 1 is greater than or equal in magnitude to source 2. The result is 0000\_0000h in all other cases.
5. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFCMPEQ, PFCMPGT

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PFCMPGT****Packed Floating-Point Compare Greater Than**

Compares each of the two packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the result of each comparison in the corresponding doubleword of the destination (first source). For each pair of floating-point values, if the value in the first source operand is greater than the value in the second source operand, the result is all 1s. If the value in the first source operand is less than or equal to the value in the second source operand, the result is all 0s. The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location. The numeric range for operands is shown in Table 1-8 on page 110.

The PFCMPGT instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode      | Description                                                                                                                           |
|---------------------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------|
| PFCMPGT <i>mmx1, mmx2/mem64</i> | 0F 0F /r A0 | Compares two pairs of packed single-precision floating-point values in an MMX register and an MMX register or 64-bit memory location. |



**Table 1-8. Numeric Range for the PFCMPGT Instruction**

| Operand                  | Value                    | Source 2                               |                                        |             |
|--------------------------|--------------------------|----------------------------------------|----------------------------------------|-------------|
|                          |                          | 0                                      | Normal                                 | Unsupported |
| Source 1 and Destination | 0                        | 0000_0000h                             | 0000_0000h,<br>FFFF_FFFFh <sup>1</sup> | Undefined   |
|                          | Normal                   | 0000_0000h,<br>FFFF_FFFFh <sup>2</sup> | 0000_0000h,<br>FFFF_FFFFh <sup>3</sup> | Undefined   |
|                          | Unsupported <sup>4</sup> | Undefined                              | Undefined                              | Undefined   |

**Note:**

1. The result is FFFF\_FFFFh, if source 2 is negative. Otherwise, the result is 0000\_0000h.
2. The result is FFFF\_FFFFh, if source 1 is positive. Otherwise, the result is 0000\_0000h.
3. The result is FFFF\_FFFFh, if source 1 is positive and source 2 is negative, or if they are both negative and source 1 is smaller in magnitude than source 2, or if source 1 and source 2 are positive and source 1 is greater in magnitude than source 2. The result is 0000\_0000h in all other cases.
4. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFCMPEQ, PFCMPGE

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                            |
|---------------------------|------|-----------------|-----------|---------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                     |
|                           | X    | X               | X         | The AMD 3DNow!™ instructions are not supported, as indicated by bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                 |
| Stack, #SS                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                       |
| General protection, #GP   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                          |
|                           |      |                 | X         | A null data segment was used to reference memory.                                                             |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |


**PFMAX****Packed Single-Precision Floating-Point Maximum**

Compares each of the two packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the maximum of the two values for each comparison in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

Any operation with a zero and a negative number returns positive zero. An operation consisting of two zeros returns positive zero. If either source operand is an undefined value, the result is undefined. The numeric range for source and destination operands is shown in Table 1-9 on page 113.

The PFMAX instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                                                 |
|-------------------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFMAX <i>mmx1, mmx2/mem64</i> | 0F 0F /r A4 | Compares two pairs of packed single-precision values in an MMX register and another MMX register or 64-bit memory location and writes the maximum value of each comparison in the destination MMX register. |



**Table 1-9. Numeric Range for the PFMAX Instruction**

| Operand                  | Value                    | Source 2                  |                                |             |
|--------------------------|--------------------------|---------------------------|--------------------------------|-------------|
|                          |                          | 0                         | Normal                         | Unsupported |
| Source 1 and Destination | 0                        | +0                        | Source 2, +0 <sup>1</sup>      | Undefined   |
|                          | Normal                   | Source 1, +0 <sup>2</sup> | Source 1/Source 2 <sup>3</sup> | Undefined   |
|                          | Unsupported <sup>4</sup> | Undefined                 | Undefined                      | Undefined   |

**Note:**

- The result is source 2, if source 2 is positive. Otherwise, the result is positive zero.
- The result is source 1, if source 1 is positive. Otherwise, the result is positive zero.
- The result is source 1, if source 1 is positive and source 2 is negative. The result is source 1, if both are positive and source 1 is greater in magnitude than source 2. The result is source 1, if both are negative and source 1 is lesser in magnitude than source 2. The result is source 2 in all other cases.
- “Unsupported” means that the exponent is all ones (1s).

**Related Instructions**

PFMIN

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |




**PFMIN****Packed Single-Precision Floating-Point Minimum**

Compares each of the two packed single-precision floating-point values in the first source operand with the corresponding packed single-precision floating-point value in the second source operand and writes the minimum of the two values for each comparison in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

Any operation with a zero and a positive number returns positive zero. An operation consisting of two zeros returns positive zero. If either source operand is an undefined value, the result is undefined. The numeric range for source and destination operands is shown in Table 1-10 on page 116.

The PFMIN instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                                                 |
|-------------------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFMIN <i>mmx1, mmx2/mem64</i> | OF OF /r 94 | Compares two pairs of packed single-precision values in an MMX register and another MMX register or 64-bit memory location and writes the minimum value of each comparison in the destination MMX register. |



**Table 1-10. Numeric Range for the PFMIN Instruction**

| Operand                  | Value                    | Source 2                  |                                |             |
|--------------------------|--------------------------|---------------------------|--------------------------------|-------------|
|                          |                          | 0                         | Normal                         | Unsupported |
| Source 1 and Destination | 0                        | +0                        | Source 2, +0 <sup>1</sup>      | Undefined   |
|                          | Normal                   | Source 1, +0 <sup>2</sup> | Source 1/Source 2 <sup>3</sup> | Undefined   |
|                          | Unsupported <sup>4</sup> | Undefined                 | Undefined                      | Undefined   |

**Note:**

- The result is source 2, if source 2 is negative. Otherwise, the result is positive zero.
- The result is source 1, if source 1 is negative. Otherwise, the result is positive zero.
- The result is source 1, if source 1 is negative and source 2 is positive. The result is source 1, if both are negative and source 1 is greater in magnitude than source 2. The result is source 1, if both are positive and source 1 is lesser in magnitude than source 2. The result is source 2 in all other cases.
- “Unsupported” means that the exponent is all ones (1s).

**Related Instructions**

PFMAX

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

## PFMUL Packed Floating-Point Multiply

Multiplies each of the two packed single-precision floating-point values in the first source operand by the corresponding packed single-precision floating-point value in the second source operand and writes the result of each multiplication in the corresponding doubleword of the destination (first source). The numeric range for source and destination operands is shown in Table 1-11 on page 119. The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

The PFMUL instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                           |
|-------------------------------|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFMUL <i>mmx1, mmx2/mem64</i> | 0F 0F /r B4 | Multiplies packed single-precision floating-point values in an MMX register and another XMM register or 64-bit memory location and writes the result in the destination MMX register. |



**Table 1-11. Numeric Range for the PFMUL Instruction**

| Operand                  | Value                    | Source 2           |                            |                    |
|--------------------------|--------------------------|--------------------|----------------------------|--------------------|
|                          |                          | 0                  | Normal                     | Unsupported        |
| Source 1 and Destination | 0                        | +/- 0 <sup>1</sup> | +/- 0 <sup>1</sup>         | +/- 0 <sup>1</sup> |
|                          | Normal                   | +/- 0 <sup>1</sup> | Normal, +/- 0 <sup>2</sup> | Undefined          |
|                          | Unsupported <sup>3</sup> | +/- 0 <sup>1</sup> | Undefined                  | Undefined          |

**Note:**

1. The sign of the result is the exclusive-OR of the signs of the source operands.
2. If the absolute value of the result is less than  $2^{-126}$ , the result is zero with the sign being the exclusive-OR of the signs of the source operands. If the absolute value of the product is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign being the exclusive-OR of the signs of the source operands.
3. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

None

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |


## PFNACC Packed Floating-Point Negative Accumulate

Subtracts the first source operand's high-order single-precision floating-point value from its low-order single-precision floating-point value, subtracts the second source operand's high-order single-precision floating-point value from its low-order single-precision floating-point value, and writes each result to the low-order or high-order doubleword, respectively, of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

The numeric range for operands is shown in Table 1-12 on page 122.

The PFNACC instruction is an extension to the AMD 3DNow!™ instruction set. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode      | Description                                                                                                                                                                              |
|--------------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFNACC <i>mmx1, mmx2/mem64</i> | 0F 0F /r 8A | Subtracts the packed single-precision floating-point values in an MMX register or 64-bit memory location and another MMX register and writes each value in the destination MMX register. |



**Table 1-12. Numeric Range of PFNACC Results**

| Source Operand           |                          | High Operand <sup>2</sup> |                            |                |
|--------------------------|--------------------------|---------------------------|----------------------------|----------------|
|                          |                          | 0                         | Normal                     | Unsupported    |
| Low Operand <sup>1</sup> | 0                        | +/- 0 <sup>3</sup>        | - High Operand             | - High Operand |
|                          | Normal                   | Low Operand               | Normal, +/- 0 <sup>4</sup> | Undefined      |
|                          | Unsupported <sup>5</sup> | Low Operand               | Undefined                  | Undefined      |

**Note:**

1. Least-significant floating-point value in first or second source operand.
2. Most-significant floating-point value in first or second source operand.
3. The sign is the logical AND of the sign of the low operand and the inverse of the sign of the high operand.
4. If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is a zero. If the low operand is larger in magnitude than the high operand, the sign of this zero is the same as the sign of the low operand, else it is the inverse of the sign of the high operand. If the infinitely precise result is exactly zero, the result is zero with the sign of the low operand. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of the low operand.
5. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFSUB, PFACC, PFPNACC

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                 |
|---------------------------|------|--------------|-----------|--------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                          |
|                           | X    | X            | X         | The AMD extensions to 3DNow!™ are not supported, as indicated by EDX bit 30 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                      |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                            |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                               |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                  |



| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PFPNACC**


**Packed Floating-Point Positive-Negative Accumulate**

Subtracts the first source operand’s high-order single-precision floating-point value from its low-order single-precision floating-point value, adds the two single-precision values in the second source operand, and writes each result to the low-order or high-order doubleword, respectively, of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

The numeric range for operands is shown in Table 1-13 (for the low result) and Table 1-14 (for the high result), both on page 125.

The PFPNACC instruction is an extension to the AMD 3DNow!™ instruction set. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode      | Description                                                                                                                                                                                                                                      |
|---------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFPNACC <i>mmx1, mmx2/mem64</i> | OF OF /r 8E | Subtracts the packed single-precision floating-point values in an MMX register, adds the packed single-precision floating-point values in another MMX register or 64-bit memory location, and writes each value in the destination MMX register. |



**Table 1-13. Numeric Range of PFPNACC Result (Low Result)**

| Source Operand           |                          | High Operand <sup>2</sup> |                            |                |
|--------------------------|--------------------------|---------------------------|----------------------------|----------------|
|                          |                          | 0                         | Normal                     | Unsupported    |
| Low Operand <sup>1</sup> | 0                        | +/- 0 <sup>3</sup>        | - High Operand             | - High Operand |
|                          | Normal                   | Low Operand               | Normal, +/- 0 <sup>4</sup> | Undefined      |
|                          | Unsupported <sup>5</sup> | Low Operand               | Undefined                  | Undefined      |

**Note:**

1. Least-significant floating-point value in first or second source operand.
2. Most-significant floating-point value in first or second source operand.
3. The sign is the logical AND of the sign of the low operand and the inverse of the sign of the high operand.
4. If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is a zero. If the low operand is larger in magnitude than the high operand, the sign of this zero is the same as the sign of the low operand, else it is the inverse of the sign of the high operand. If the infinitely precise result is exactly zero, the result is zero with the sign of the low operand. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of the low operand.
5. "Unsupported" means that the exponent is all ones (1s).

**Table 1-14. Numeric Range of PFPNACC Result (High Result)**

| Source Operand           |                          | High Operand <sup>2</sup> |                            |              |
|--------------------------|--------------------------|---------------------------|----------------------------|--------------|
|                          |                          | 0                         | Normal                     | Unsupported  |
| Low Operand <sup>1</sup> | 0                        | +/- 0 <sup>3</sup>        | High Operand               | High Operand |
|                          | Normal                   | Low Operand               | Normal, +/- 0 <sup>4</sup> | Undefined    |
|                          | Unsupported <sup>5</sup> | Low Operand               | Undefined                  | Undefined    |

**Note:**

1. Least-significant floating-point value in first or second source operand.
2. Most-significant floating-point value in first or second source operand.
3. The sign is the logical AND of the signs of the low and high operands.
4. If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is zero with the sign of the operand (low or high) that is larger in magnitude. If the infinitely precise result is exactly zero, the result is zero with the sign of the low operand. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of the low operand.
5. "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFADD, PFSUB, PFACC, PFNACC

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                 |
|-------------------------------------------|------|-----------------|-----------|--------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                          |
|                                           | X    | X               | X         | The AMD extensions to 3DNow!™ are not supported, as indicated by EDX bit 30 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                      |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                            |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                               |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                  |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                       |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                              |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                  |

**PFRCP****Floating-Point Reciprocal Approximation**

Computes the approximate reciprocal of the single-precision floating-point value in the low-order 32 bits of an MMX register or 64-bit memory location and writes the result in both doublewords of another MMX register. The result is accurate to 14 bits.

The PFRCP result can be forwarded to the Newton-Raphson iteration step 1 (PFRCPIT1) and Newton-Raphson iteration step 2 (PFRCPIT2) instructions to increase the accuracy of the reciprocal. The first stage of this refinement in accuracy (PFRCPIT1) requires that the input and output of the previously executed PFRCP instruction be used as input to the PFRCPIT1 instruction.

The estimate contains the correct round-to-nearest value for approximately 99% of all arguments. The remaining arguments differ from the correct round-to-nearest value for the reciprocal by 1 unit-in-the-last-place (ulp). For details, see the data sheet or other software-optimization documentation relating to particular hardware implementations.

PFRCP( $x$ ) returns 0 for  $x \geq 2^{-126}$ . The numeric range for operands is shown in Table 1-15.

The PFRCP instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                                      |
|-------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFRCP <i>mmx1, mmx2/mem64</i> | 0F 0F /r 96 | Computes approximate reciprocal of single-precision floating-point value in an MMX register or 64-bit memory location and writes the result in both doublewords of the destination MMX register. |



**Table 1-15. Numeric Range for the PFRCP Result**

| Operand  |                          | Source 1 and Destination        |
|----------|--------------------------|---------------------------------|
| Source 2 | 0                        | +/- Maximum Normal <sup>1</sup> |
|          | Normal                   | Normal, +/- 0 <sup>2</sup>      |
|          | Unsupported <sup>3</sup> | Undefined                       |

**Note:**

1. The result has the same sign as the source operand.
2. If the absolute value of the result is less than  $2^{-126}$ , the result is zero with the sign being the sign of the source operand. Otherwise, the result is a normal with the sign being the same sign as the source operand.
3. "Unsupported" means that the exponent is all ones (1s).

**Examples**

The general Newton-Raphson recurrence for the reciprocal  $1/b$  is:

$$Z_{i+1} \leftarrow Z_i \cdot (2 - b \cdot Z_i)$$

The following code sequence shows the computation of  $a/b$ :

```

X0 = PFRCP(b)
X1 = PFRCPIT1(b, X0)
X2 = PFRCPIT2(X1, X0)
q = PFMUL(a, X2)

```

The 24-bit final reciprocal value is  $X_2$ . The quotient is formed in the last step by multiplying the reciprocal by the dividend  $a$ .

**Related Instructions**

PFRCPIT1, PFRCPIT2

**rFLAGS Affected**

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X           | X                       | X                | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                 |

**PFRCPIT1****Packed Floating-Point Reciprocal Iteration 1**

Performs the first step in the Newton-Raphson iteration to refine the reciprocal approximation produced by the PFRCP instruction. The first source/destination operand is an MMX register containing the results of two previous PFRCP instructions, and the second source operand is another MMX register or 64-bit memory location containing the source operands from the same PFRCP instructions.


This instruction is only defined for those combinations of operands such that the first source operand (*mmx1*) is the approximate reciprocal of the second source operand (*mmx2/mem64*), and thus the range of the product,  $\text{mmx1} * \text{mmx2/mem64}$ , is (0.5, 2). The initial approximation of an operand is accurate to about 12 bits, and the length of the operand itself is 24 bits, so the product of these two operands is greater than 24 bits. PFRCPIT1 applies the one's complement of the product and rounds the result to 32 bits. It then compresses the result to fit into 24 bits by removing the 8 redundant most-significant bits after the hidden integer bit.

The estimate contains the correct round-to-nearest value for approximately 99% of all arguments. The remaining arguments differ from the correct round-to-nearest value for the reciprocal by 1 unit-in-the-last-place (ulp). For details, see the data sheet or other software-optimization documentation relating to particular hardware implementations.

The PFRCPIT1 instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>                  | <b>Opcode</b> | <b>Description</b>                                                       |
|----------------------------------|---------------|--------------------------------------------------------------------------|
| PFRCPIT1 <i>mmx1, mmx2/mem64</i> | 0F 0F /r A6   | Refine approximate reciprocal of result from previous PFRCP instruction. |





## Operation

```
mmx1[31:0] = Compress (2 - mmx1[31:0] * (mmx2/mem64[31:0]) - 231);
mmx1[63:32] = Compress (2 - mmx1[63:32] * (mmx2/mem64[63:32]) - 231);
```

where:

“Compress” means discard the 8 redundant most-significant bits after the hidden integer bit.

## Examples

The general Newton-Raphson recurrence for the reciprocal  $1/b$  is:

$$Z_{i+1} \leftarrow Z_i \cdot (2 - b \cdot Z_i)$$

The following code sequence computes a 24-bit approximation to  $a/b$  with one Newton-Raphson iteration:

```
X0 = PFRCP(b)
X1 = PFRCPIT1(b, X0)
X2 = PFRCPIT2(X1, X0)
q = PFMUL(a, X2)
```

$a/b$  is formed in the last step by multiplying the reciprocal approximation by  $a$ .

## Related Instructions

PFRCP, PFRCPIT2

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X    | X               | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                 |

**PFRCPIT2****Packed Floating-Point Reciprocal or Reciprocal Square Root Iteration 2**


Performs the second and final step in the Newton-Raphson iteration to refine the reciprocal approximation produced by the PFRCP instruction or the reciprocal square-root approximation produced by the PFSQRT instruction. PFRCPIT2 takes two paired elements in each source operand. These paired elements are the results of a PFRCP and PFRCPIT1 instruction sequence or of a PFRSQRT and PFRSQIT1 instruction sequence. The first source/destination operand is an MMX register that contains the PFRCPIT1 or PFRSQIT1 results and the second source operand is another MMX register or 64-bit memory location that contains the PFRCP or PFRSQRT results.

The PFRCPIT2 instruction expands the compressed PFRCPIT1 or PFRSQIT1 results from 24 to 32 bits and multiplies them by their respective source operands. An optimal correction factor is added to the product, which is then rounded to 24 bits.

The estimate contains the correct round-to-nearest value for approximately 99% of all arguments. The remaining arguments differ from the correct round-to-nearest value for the reciprocal by 1 unit-in-the-last-place (ulp). For details, see the data sheet or other software-optimization documentation relating to particular hardware implementations.

The PFRCPIT2 instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>                  | <b>Opcode</b> | <b>Description</b>                                                                                                                      |
|----------------------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| PFRCPIT2 <i>mmx1, mmx2/mem64</i> | 0F 0F /r B6   | Refines approximate reciprocal result from previous PFRCP and PFRCPIT1 instructions or from previous PFRSQRT and PFRSQIT1 instructions. |



**Operation**

```
mmx1[31:0] = Expand(mmx1[31:0]) * mmx2/mem64[31:0];
mmx1[63:32] = Expand(mmx1[63:32]) * mmx2/mem64[63:32];
```

where:

“Expand” means convert a 24-bit significand to a 32-bit significand according to the following rule:

```
temp[31:0] = {1'b1, 8{mmx1[22]}, mmx1[22:0]};
```

**Examples**

The general Newton-Raphson recurrence for the reciprocal 1/b is:

$$Z_{i+1} \leftarrow Z_i \cdot (2 - b \cdot Z_i)$$

The following code sequence computes a 24-bit approximation to a/b with one Newton-Raphson iteration:

```
X0 = PFRCP(b)
X1 = PFRCPIT1(b, X0)
X2 = PFRCPIT2(X1, X0)
q = PFMUL(a, X2)
```

a/b is formed in the last step by multiplying the reciprocal approximation by a.

**Related Instructions**

PFRCP, PFRCPIT1, PFRSQRT, PFRSQIT1

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X    | X               | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                 |


**PFRSQIT1****Packed Floating-Point Reciprocal Square Root Iteration 1**

Performs the first step in the Newton-Raphson iteration to refine the reciprocal square-root approximation produced by the PFSQRT instruction. The first source/destination operand is an MMX register containing the result from a previous PFRSQRT instruction, and the second source operand is another MMX register or 64-bit memory location containing the source operand from the same PFRSQRT instruction.

This instruction is only defined for those combinations of operands such that the first source operand (mmx1) is the approximate reciprocal of the second source operand (mmx2/mem64), and thus the range of the product,  $\text{mmx1} * \text{mmx2/mem64}$ , is (0.5, 2). The length of both operands is 24 bits, so the product of these two operands is greater than 24 bits. The product is normalized and then rounded to 32 bits. The one's complement of the result is applied, a 1 is added as the most-significant bit, and the result re-normalized. The result is then compressed to fit into 24 bits by removing 8 redundant most-significant bits after the hidden integer bit, and the exponent is reduced by 1 to account for the division by 2.

The PFRSQIT1 instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>                  | <b>Opcode</b> | <b>Description</b>                                                            |
|----------------------------------|---------------|-------------------------------------------------------------------------------|
| PFRSQIT1 <i>mmx1, mmx2/mem64</i> | 0F 0F /r A7   | Refines reciprocal square root approximation of previous PFRSQRT instruction. |



## Operation

$$\begin{aligned} \text{mmx1}[31:0] &= \text{Compress} \left( (3 - \text{mmx1}[31:0] * (\text{mmx2}/\text{mem64}[31:0]) - 2^{31})/2 \right); \\ \text{mmx1}[63:32] &= \text{Compress} \left( (3 - \text{mmx1}[63:32] * (\text{mmx2}/\text{mem64}[63:32]) - 2^{31})/2 \right); \end{aligned}$$

where:

“Compress” means discard the 8 redundant most-significant bits after the hidden integer bit.

## Examples

The following code sequence shows how the PFRSQRT and PFMUL instructions can be used to compute  $a = 1/\sqrt{b}$ :

```

X0 = PFRSQRT(b)
X1 = PFMUL(X0, X0)
X2 = PFRSQRT1(b, X1)
a = PFRCPIT2(X2, X0)

```

## Related Instructions

PFRCPIT2, PFRSQRT

## rFLAGS Affected

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X    | X               | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                 |



**PFRSQRT****Packed Floating-Point Reciprocal Square Root Approximation**

Computes the approximate reciprocal square root of the single-precision floating-point value in the low-order 32 bits of an MMX register or 64-bit memory location and writes the result in each doubleword of another MMX register. The source operand is single-precision with a 24-bit significand, and the result is accurate to 15 bits. Negative operands are treated as positive operands for purposes of reciprocal square-root computation, with the sign of the result the same as the sign of the source operand.

This instruction can be used together with the PFRSQIT1 and PFRCPIT2 instructions to increase accuracy. The first stage of this refinement in accuracy (PFRSQIT1) requires that the input and output of the previously executed PFRSQRT instruction be used as input to the PFRSQIT1 instruction.

The estimate contains the correct round-to-nearest value for approximately 99% of all arguments. The remaining arguments differ from the correct round-to-nearest value for the reciprocal by 1 unit-in-the-last-place (ulp). For details, see the data sheet or other software-optimization documentation relating to particular hardware implementations.

The PFRSQRT instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

The numeric range for operands is shown in Table 1-16 on page 140.

| <b>Mnemonic</b>                 | <b>Opcode</b> | <b>Description</b>                                                                             |
|---------------------------------|---------------|------------------------------------------------------------------------------------------------|
| PFRSQRT <i>mmx1, mmx2/mem64</i> | 0F 0F /r 97   | Computes approximate reciprocal square root of a packed single-precision floating-point value. |



**Table 1-16. Numeric Range for the PFRCP Result**

| Operand  |                          | Source 1 and Destination        |
|----------|--------------------------|---------------------------------|
| Source 2 | 0                        | +/- Maximum Normal <sup>1</sup> |
|          | Normal                   | Normal <sup>1</sup>             |
|          | Unsupported <sup>2</sup> | Undefined <sup>1</sup>          |

**Note:**

- The result has the same sign as the source operand.
- “Unsupported” means that the exponent is all ones (1s).

**Examples**

The following code sequence shows how the PFRSQRT and PFMUL instructions can be used to compute  $a = 1/\text{sqrt}(b)$ :

```

X0 = PFRSQRT(b)
X1 = PFMUL(X0, X0)
X2 = PFRSQIT1(b, X1)
a = PFRCPIT2(X2, X0)
    
```

**Related Instructions**

PFRCPIT2, PFRSQIT1

**rFLAGS Affected**

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X           | X                       | X                | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                 |

**PFSUB****Packed Floating-Point Subtract**

Subtracts each packed single-precision floating-point value in the second source operand from the corresponding packed single-precision floating-point value in the first source operand and writes the result of each subtraction in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location. The numeric range for operands is shown in Table 1-17 on page 143.

The PFSUB instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                                                                            |
|-------------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFSUB <i>mmx1, mmx2/mem64</i> | 0F 0F /r 9A | Subtracts packed single-precision floating-point values in an MMX register or 64-bit memory location from packed single-precision floating-point values in another MMX register and writes the result in the destination MMX register. |



**Table 1-17. Numeric Range for the PFSUB Results**

| Source Operand           |                          | Source 2           |                            |             |
|--------------------------|--------------------------|--------------------|----------------------------|-------------|
|                          |                          | 0                  | Normal                     | Unsupported |
| Source 1 and Destination | 0                        | +/- 0 <sup>1</sup> | - Source 2                 | - Source 2  |
|                          | Normal                   | Source 1           | Normal, +/- 0 <sup>2</sup> | Undefined   |
|                          | Unsupported <sup>3</sup> | Source 1           | Undefined                  | Undefined   |

**Note:**

- The sign of the result is the logical AND of the sign of source 1 and the inverse of the sign of source 2
- If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is a zero. If the source operand that is larger in magnitude is source 1, the sign of this zero is the same as the sign of source 1, else it is the inverse of the sign of source 2. If the infinitely precise result is exactly zero, the result is zero with the sign of source 1. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of source 1.
- "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFSUBR

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

## PFSUBR Packed Floating-Point Subtract Reverse

Subtracts each packed single-precision floating-point value in the first source operand from the corresponding packed single-precision floating-point value in the second source operand and writes the result of each subtraction in the corresponding dword of the destination (first source). The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location. The numeric range for operands is shown in Table 1-18 on page 146.

The PFSUBR instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode      | Description                                                                                                                                                                                                                            |
|--------------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PFSUBR <i>mmx1, mmx2/mem64</i> | OF OF /r AA | Subtracts packed single-precision floating-point values in an MMX register from packed single-precision floating-point values in another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



**Table 1-18. Numeric Range for the PFSUBR Results**

| Source Operand           |                          | Source 2           |                            |             |
|--------------------------|--------------------------|--------------------|----------------------------|-------------|
|                          |                          | 0                  | Normal                     | Unsupported |
| Source 1 and Destination | 0                        | +/- 0 <sup>1</sup> | Source 2                   | Source 2    |
|                          | Normal                   | - Source 1         | Normal, +/- 0 <sup>2</sup> | Undefined   |
|                          | Unsupported <sup>3</sup> | - Source 1         | Undefined                  | Undefined   |

**Note:**

- The sign is the logical AND of the sign of source 2 and the inverse of the sign of source 1.
- If the absolute value of the infinitely precise result is less than  $2^{-126}$  (but not zero), the result is a zero. If the source operand that is larger in magnitude is source 2, the sign of this zero is the same as the sign of source 2, else it is the inverse of the sign of source 1. If the infinitely precise result is exactly zero, the result is zero with the sign of source 2. If the absolute value of the infinitely precise result is greater than or equal to  $2^{128}$ , the result is the largest normal number with the sign of source 2.
- "Unsupported" means that the exponent is all ones (1s).

**Related Instructions**

PFSUB

**rFLAGS Affected**

None

**Exceptions0**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                |
|---------------------------|------|--------------|-----------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                           | X    | X            | X         | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                 |




| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PI2FD****Packed Integer to Floating-Point Doubleword Conversion**

Converts two packed 32-bit signed integer values in an MMX register or a 64-bit memory location to two packed single-precision floating-point values and writes the converted values in another MMX register. If the result of the conversion is an inexact value, the value is truncated (rounded toward zero).

The PI2FD instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                                                |
|-------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PI2FD <i>mmx1, mmx2/mem64</i> | 0F 0F /r 0D | Converts packed doubleword integers in an MMX register or 64-bit memory location to single-precision floating-point values in the destination MMX register. Inexact results are truncated. |

**Related Instructions**

PF2ID, PF2IW, PI2FW

**rFLAGS Affected**

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X           | X                       | X                | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                 |

## PI2FW Packed Integer to Floating-Point Word Conversion

Converts two packed 16-bit signed integer values in an MMX register or a 64-bit memory location to two packed single-precision floating-point values and writes the converted values in another MMX register.

The PI2FW instruction is an extension to the AMD 3DNow!™ instruction set. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode      | Description                                                                                                                                                    |
|-------------------------------|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PI2FW <i>mmx1, mmx2/mem64</i> | 0F 0F /r 0C | Converts packed 16-bit integers in an XMM register or 64-bit memory location to packed single-precision floating-point values in the destination MMX register. |



### Related Instructions

PF2ID, PF2IW, PI2FD

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                          |
|-------------------------------------------|-------------|-------------------------|------------------|--------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                          |
|                                           | X           | X                       | X                | The AMD extensions to 3DNow!™ are not supported, as indicated by EDX bit 30 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                      |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                            |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                               |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                  |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                       |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                              |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                  |

## PINSRW Packed Insert Word

Inserts a 16-bit value from the low-order word of a 32-bit general purpose register or a 16-bit memory location into an MMX register. The location in the destination register is selected by the immediate byte operand, as shown in Table 1-19. The other words in the destination register operand are not modified.

The PINSRW instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                             | Opcode     | Description                                                                                     |
|--------------------------------------|------------|-------------------------------------------------------------------------------------------------|
| PINSRW <i>mmx, reg32/mem16, imm8</i> | 0F C4/r ib | Inserts a 16-bit value from a general-purpose register or memory location into an MMX register. |




Table 1-19. Immediate-Byte Operand Encoding for 64-Bit PINSRW

| Immediate-Byte Bit Field | Value of Bit Field | Destination Bits Filled |
|--------------------------|--------------------|-------------------------|
| 1-0                      | 0                  | 15-0                    |
|                          | 1                  | 31-16                   |
|                          | 2                  | 47-32                   |
|                          | 3                  | 63-48                   |

**Related Instructions**

PEXTRW

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                                                                                                                       |
|-------------------------------------------|------|-----------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                                                |
|                                           | X    | X               | X         | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to the MMX™ instruction set are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                                            |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                                                  |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                                     |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                                                                                                                        |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                                                                                                                             |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                                                                                                                                    |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                                        |


## PMADDWD Packed Multiply Words and Add Doublewords

Multiplies each packed 16-bit signed value in the first source operand by the corresponding packed 16-bit signed value in the second source operand, adds the adjacent intermediate 32-bit results of each multiplication (for example, the multiplication results for the adjacent bit fields 63–48 and 47–32, and 31–16 and 15–0), and writes the 32-bit result of each addition in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

If all four of the 16-bit source operands used to produce a 32-bit multiply-add result have the value 8000h, the 32-bit result is 8000\_0000h, which is not the correct 32-bit signed result.

The PMADDWD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                                                          |
|---------------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMADDWD <i>mmx1, mmx2/mem64</i> | 0F F5 /r | Multiplies four packed 16-bit signed values in an MMX register and another MMX register or 64-bit memory location, adds intermediate results, and writes the result in the destination MMX register. |



pmaddwd-64.eps



**Related Instructions**

PMULHUW, PMULHW, PMULLW, PMULUDQ

**rFLAGS Affected**

None

**Exceptions**


| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PMAXSW Packed Maximum Signed Words

Compares each of the packed 16-bit signed integer values in the first source operand with the corresponding packed 16-bit signed integer value in the second source operand and writes the maximum of the two values for each comparison in the corresponding word of the destination (first source). The first source/destination and second source operands are an MMX register and an MMX register or 64-bit memory location.

The PMAXSW instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                  |
|--------------------------------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMAXSW <i>mmx1, mmx2/mem64</i> | 0F EE/r | Compares packed signed 16-bit integer values in an MMX register and another MMX register or 64-bit memory location and writes the maximum value of each compare in destination MMX register. |



### Related Instructions

PMAXUB, PMINSW, PMINUB

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |

## PMAXUB Packed Maximum Unsigned Bytes

Compares each of the packed 8-bit unsigned integer values in the first source operand with the corresponding packed 8-bit unsigned integer value in the second source operand and writes the maximum of the two values for each comparison in the corresponding byte of the destination (first source). The first source/destination and second source operands are an MMX register and an MMX register or 64-bit memory location.

The PMAXUB instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                       |
|--------------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMAXUB <i>mmx1, mmx2/mem64</i> | 0F DE/r | Compares packed unsigned 8-bit integer values in an MMX register and another MMX register or 64-bit memory location and writes the maximum value of each compare in the destination MMX register. |



### Related Instructions

PMAXSW, PMINSW, PMINUB

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |

## PMINSW Packed Minimum Signed Words

Compares each of the packed 16-bit signed integer values in the first source operand with the corresponding packed 16-bit signed integer value in the second source operand and writes the minimum of the two values for each comparison in the corresponding word of the destination (first source). The first source/destination and second source operands are an MMX register and an MMX register or 64-bit memory location.

The PMINSW instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                      |
|--------------------------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMINSW <i>mmx1, mmx2/mem64</i> | 0F EA/r | Compares packed signed 16-bit integer values in an MMX register and another MMX register or 64-bit memory location and writes the minimum value of each compare in the destination MMX register. |



### Related Instructions

PMAXSW, PMAXUB, PMINUB

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |

## PMINUB Packed Minimum Unsigned Bytes

Compares each of the packed 8-bit unsigned integer values in the first source operand with the corresponding packed 8-bit unsigned integer value in the second source operand and writes the minimum of the two values for each comparison in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PMINUB instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                          |
|--------------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMINUB <i>mmx1, mmx2/mem64</i> | 0F DA/r | Compares packed unsigned 8-bit integer values in an MMX register and another MMX register or 64-bit memory location and writes the minimum value of each comparison in the destination MMX register. |



### Related Instructions

PMAXSW, PMAXUB, PMINSW

### rFLAGS Affected

None



**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |


## PMOVMSKB Packed Move Mask Byte

Moves the most-significant bit of each byte in the source operand to the destination, with zero-extension to 32. The destination and source operands are a 32-bit general-purpose register and an MMX register.

If the source operand is an XMM register, the result is written to the low-order word of the general-purpose register. If the source operand is an MMX register, the result is written to the low-order byte of the general-purpose register.

The PMOVMSKB instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                   | Opcode   | Description                                                                                                            |
|----------------------------|----------|------------------------------------------------------------------------------------------------------------------------|
| PMOVMSKB <i>reg32, mmx</i> | 0F D7 /r | Moves most-significant bit of each byte in an MMX register to the low-order byte of a 32-bit general-purpose register. |



### Related Instructions

MOVMSKPD, MOVMSKPS

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |

## PMULHRW Packed Multiply High Rounded Word

Multiplies each of the four packed 16-bit signed integer values in the first source operand by the corresponding packed 16-bit integer value in the second source operand, adds 8000h to the lower 16 bits of the intermediate 32-bit result of each multiplication, and writes the high-order 16 bits of each result in the corresponding word of the destination (first source) The addition of 8000h results in the rounding of the result, providing a numerically more accurate result than the PMULHW instruction, which truncates the result. The first source/destination operand is an MMX register. The second source operand is another MMX register or 64-bit memory location.

The PMULHRW instruction is an AMD 3DNow!™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode      | Description                                                                                                                                                           |
|---------------------------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMULHRW <i>mmx1, mmx2/mem64</i> | OF OF /r B7 | Multiply 16-bit signed integer values in an MMX register and another MMX register or 64-bit memory location and write rounded result in the destination MMX register. |



### Related Instructions

None

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                         |
|                                           | X           | X                       | X                | The AMD 3DNow!™ instructions are not supported, as indicated by EDX bit 31 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                 |

## PMULHUW Packed Multiply High Unsigned Word

Multiplies each packed unsigned 16-bit values in the first source operand by the corresponding packed unsigned word in the second source operand and writes the high-order 16 bits of each intermediate 32-bit result in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PMULHUW instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                                                                        |
|---------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMULHUW <i>mmx1, mmx2/mem64</i> | OF E4 /r | Multiplies packed 16-bit values in an MMX register by the packed 16-bit values in another MMX register or 64-bit memory location and writes the high-order 16 bits of each result in the destination MMX register. |



### Related Instructions

PMADDWD, PMULHW, PMULLW, PMULUDQ

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |

## PMULHW Packed Multiply High Signed Word

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer in the second source operand and writes the high-order 16 bits of the intermediate 32-bit result of each multiplication in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PMULHW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode   | Description                                                                                                                                                                                            |
|--------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMULHW <i>mmx1, mmx2/mem64</i> | OF E5 /r | Multiplies packed 16-bit signed integer values in an MMX register and another MMX register or 64-bit memory location and writes the high-order 16 bits of each result in the destination MMX register. |



### Related Instructions

PMADDWD, PMULHUW, PMULLW, PMULUDQ

### rFLAGS Affected

None



**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PMULLW Packed Multiply Low Signed Word

Multiplies each packed 16-bit signed integer value in the first source operand by the corresponding packed 16-bit signed integer in the second source operand and writes the low-order 16 bits of the intermediate 32-bit result of each multiplication in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PMULLW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode   | Description                                                                                                                                                                                           |
|--------------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMULLW <i>mmx1, mmx2/mem64</i> | 0F D5 /r | Multiplies packed 16-bit signed integer values in an MMX register and another MMX register or 64-bit memory location and writes the low-order 16 bits of each result in the destination MMX register. |



### Related Instructions

PMADDWD, PMULHUW, PMULHW, PMULUDQ

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PMULUDQ Packed Multiply Unsigned Doubleword and Store Quadword

Multiplies two 32-bit unsigned integer values in the low-order doubleword of the first and second source operands and writes the 64-bit result in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PMULUDQ instruction is an SSE2 instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                                            |
|---------------------------------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PMULUDQ <i>mmx1, mmx2/mem64</i> | 0F F4 /r | Multiplies low-order 32-bit unsigned integer value in an MMX register and another MMX register or 64-bit memory location and writes the 64-bit result in the destination MMX register. |



### Related Instructions

PMADDWD, PMULHUW, PMULHW, PMULLW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                         |
|                                           | X           | X                       | X                | The SSE2 instructions are not supported, as indicated by EDX bit 26 in CPUID standard function 1. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                 |

## POR Packed Logical Bitwise OR

Performs a bitwise logical OR of the values in the first and second source operands and writes the result in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The POR instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                    | Opcode  | Description                                                                                                                                                           |
|-----------------------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| POR <i>mmx1, mmx2/mem64</i> | OF EB/r | Performs bitwise logical OR of values in an MMX register and in another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PAND, PANDN, PXOR

### rFLAGS Affected

None

**Exceptions**


| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PSADBW Packed Sum of Absolute Differences of Bytes Into a Word

Computes the absolute differences of eight corresponding packed 8-bit unsigned integers in the first and second source operands and writes the unsigned 16-bit integer result of the sum of the eight differences in a word in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location. The result is stored in the low-order word of the destination operand, and the remaining bytes in the destination are cleared to all 0s.

The PSADBW instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                                                              |
|--------------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSADBW <i>mmx1, mmx2/mem64</i> | 0F F6/r | Compute the sum of the absolute differences of packed 8-bit unsigned integer values in an MMX register and another MMX register or 64-bit memory location and writes the 16-bit unsigned integer result in the destination MMX register. |



### rFLAGS Affected

None



**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |

## PSHUFW Packed Shuffle Words

Moves any one of the four packed words in an MMX register or 64-bit memory location to a specified word location in another MMX register. In each case, the selection of the value of the destination word is determined by a two-bit field in the immediate-byte operand, with bits 0 and 1 selecting the contents of the low-order word, bits 2 and 3 selecting the second word, bits 4 and 5 selecting the third word, and bits 6 and 7 selecting the high-order word. Refer to Table 1-20 on page 181. A word in the source operand may be copied to more than one word in the destination.

The PSHUFW instruction is an AMD extension to MMX™ instruction set and is an SSE instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                             | Opcode             | Description                                                                                                             |
|--------------------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------|
| PSHUFW <i>mmx1, mmx2/mem64, imm8</i> | 0F 70 /r <i>ib</i> | Shuffles packed 16-bit values in an MMX register or 64-bit memory location and puts the result in another XMM register. |



**Table 1-20. Immediate-Byte Operand Encoding for PSHUFW**

| Destination Bits Filled | Immediate-Byte Bit Field | Value of Bit Field | Source Bits Moved |
|-------------------------|--------------------------|--------------------|-------------------|
| 15–0                    | 1–0                      | 0                  | 15–0              |
|                         |                          | 1                  | 31–16             |
|                         |                          | 2                  | 47–32             |
|                         |                          | 3                  | 63–48             |
| 31–16                   | 3–2                      | 0                  | 15–0              |
|                         |                          | 1                  | 31–16             |
|                         |                          | 2                  | 47–32             |
|                         |                          | 3                  | 63–48             |
| 47–32                   | 5–4                      | 0                  | 15–0              |
|                         |                          | 1                  | 31–16             |
|                         |                          | 2                  | 47–32             |
|                         |                          | 3                  | 63–48             |
| 63–48                   | 7–6                      | 0                  | 15–0              |
|                         |                          | 1                  | 31–16             |
|                         |                          | 2                  | 47–32             |
|                         |                          | 3                  | 63–48             |

**Related Instructions**

PSHUFD, PSHUFHW, PSHUFLW

**rFLAGS Affected**

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                                                                                                           |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                                                                                                           |
|                                           | X           | X                       | X                | The SSE instructions are not supported, as indicated by EDX bit 25 in CPUID standard function 1; and the AMD extensions to MMX are not supported, as indicated by EDX bit 22 of CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                                                                                                       |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                                                                                                             |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                                                                                                |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                                                                                                   |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                                                                                                        |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                                                                                                               |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                                                                                                   |

**PSLLD****Packed Shift Left Logical Doublewords**


Left-shifts each of the packed 32-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding doubleword of the destination (first source). The first source/destination and second source operands are:

- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 31, the destination is cleared to all 0s.

The PSLLD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>               | <b>Opcode</b>      | <b>Description</b>                                                                                                      |
|-------------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------|
| PSLLD <i>mmx1, mmx2/mem64</i> | 0F F2 /r           | Left-shifts packed doublewords in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSLLD <i>mmx, imm8</i>        | 0F 72 /6 <i>ib</i> | Left-shifts packed doublewords in an MMX register by the amount specified in an immediate byte value.                   |



pslld-64.eps

**Related Instructions**

PSLLDQ, PSLDQ, PSLDQ, PSLDQ, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                                 |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PSLLQ****Packed Shift Left Logical Quadwords**


Left-shifts each 64-bit value in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding quadword of the destination (first source). The first source/destination and second source operands are:

- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 63, the destination is cleared to all 0s.

The PSLLQ instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode             | Description                                                                                                   |
|-------------------------------|--------------------|---------------------------------------------------------------------------------------------------------------|
| PSLLQ <i>mmx1, mmx2/mem64</i> | 0F F3 /r           | Left-shifts quadword in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSLLQ <i>mmx imm8</i>         | 0F 73 /6 <i>ib</i> | Left-shifts quadword in an MMX register by the amount specified in an immediate byte value.                   |





**Related Instructions**

PSLLD, PSLLDQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

**PSLLW****Packed Shift Left Logical Words**


Left-shifts each of the packed 16-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding word of the destination (first source). The first source/destination and second source operands are:

- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The low-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 15, the destination is cleared to all 0s.

The PSLLW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>               | <b>Opcode</b>      | <b>Description</b>                                                                                                |
|-------------------------------|--------------------|-------------------------------------------------------------------------------------------------------------------|
| PSLLW <i>mmx1, mmx2/mem64</i> | 0F F1 / <i>r</i>   | Left-shifts packed words in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSLLW <i>mmx, imm8</i>        | 0F 71 /6 <i>ib</i> | Left-shifts packed words in an MMX register by the amount specified in an immediate byte value.                   |



## Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

## rFLAGS Affected

None

## Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                                 |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

## PSRAD Packed Shift Right Arithmetic Doublewords


Right-shifts each of the packed 32-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding doubleword of the destination (first source). The first source/destination and second source operands are:

- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The high-order bits that are emptied by the shift operation are filled with the sign bit of the doubleword's initial value. If the shift value is greater than 31, each doubleword in the destination is filled with the sign bit of the doubleword's initial value.

The PSRAD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode             | Description                                                                                                              |
|-------------------------------|--------------------|--------------------------------------------------------------------------------------------------------------------------|
| PSRAD <i>mmx1, mmx2/mem64</i> | 0F E2 /r           | Right-shifts packed doublewords in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSRAD <i>mmx, imm8</i>        | 0F 72 /4 <i>ib</i> | Right-shifts packed doublewords in an MMX register by the amount specified in an immediate byte value.                   |



psrad-64.eps

**Related Instructions**

PSLLD, PSLLDQ, PSLLQ, PSLW, PSRAW, PSRLD, PSRLDQ, PSRLQ, PSRLW

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                                 |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PSRAW****Packed Shift Right Arithmetic Words**

Right-shifts each of the packed 16-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding word of the destination (first source). The first source/destination and second source operands are:


- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The high-order bits that are emptied by the shift operation are filled with the sign bit of the word's initial value. If the shift value is greater than 15, each word in the destination is filled with the sign bit of the word's initial value.

The PSRAW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>               | <b>Opcode</b>      | <b>Description</b>                                                                                                 |
|-------------------------------|--------------------|--------------------------------------------------------------------------------------------------------------------|
| PSRAW <i>mmx1, mmx2/mem64</i> | 0F E1 / <i>r</i>   | Right-shifts packed words in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSRAW <i>mmx, imm8</i>        | 0F 71 /4 <i>ib</i> | Right-shifts packed words in an MMX register by the amount specified in an immediate byte value.                   |





## Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRLD, PSRLDQ, PSRLQ, PSRLW

## rFLAGS Affected

None

## Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------|
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled. |

**PSRLD****Packed Shift Right Logical Doublewords**


Right-shifts each of the packed 32-bit values in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding doubleword of the destination (first source). The first source/destination and second source operands are:

- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 31, the destination is cleared to 0.

The PSRLD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>               | <b>Opcode</b>      | <b>Description</b>                                                                                                       |
|-------------------------------|--------------------|--------------------------------------------------------------------------------------------------------------------------|
| PSRLD <i>mmx1, mmx2/mem64</i> | 0F D2 /r           | Right-shifts packed doublewords in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSRLD <i>mmx, imm8</i>        | 0F 72 /2 <i>ib</i> | Right-shifts packed doublewords in an MMX register by the amount specified in an immediate byte value.                   |



**Related Instructions**

PSLLD, PSLLDQ, PSLLQ, PSLW, PSRAD, PSRAW, PSRLDQ, PSRLQ, PSRLW

**rFLAGS Affected**

None

**Exceptions**

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                           |      |              | X         | A null data segment was used to reference memory.                                                                                 |

| <b>Exception</b>                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|----------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Page fault, #PF                              |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point<br>exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                         |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |

**PSRLQ****Packed Shift Right Logical Quadwords**


Right-shifts each 64-bit value in the first source operand by the number of bits specified in the second source operand and writes each shifted value in the corresponding quadword of the destination (first source). The first source/destination and second source operands are:

- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 63, the destination is cleared to 0.

The PSRLQ instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode             | Description                                                                                                    |
|-------------------------------|--------------------|----------------------------------------------------------------------------------------------------------------|
| PSRLQ <i>mmx1, mmx2/mem64</i> | 0F D3 /r           | Right-shifts quadword in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSRLQ <i>mmx, imm8</i>        | 0F 73 /2 <i>ib</i> | Right-shifts quadword in an MMX register by the amount specified in an immediate byte value.                   |



**Related Instructions**

PSLLD, PSLLDQ, PSLLQ, PSLLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLW

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

**PSRLW****Packed Shift Right Logical Words**

Right-shifts each of the packed 16-bit values in the first source operand by the number of bits specified in the second operand and writes each shifted value in the corresponding word of the destination (first source). The first source/destination and second source operands are:


- an MMX register and another MMX register or 64-bit memory location, or
- an MMX register and an immediate byte value.

The high-order bits that are emptied by the shift operation are cleared to 0. If the shift value is greater than 15, the destination is cleared to 0.

The PSRLW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>               | <b>Opcode</b>      | <b>Description</b>                                                                                                 |
|-------------------------------|--------------------|--------------------------------------------------------------------------------------------------------------------|
| PSRLW <i>mmx1, mmx2/mem64</i> | 0F D1 /r           | Right-shifts packed words in an MMX register by the amount specified in an MMX register or 64-bit memory location. |
| PSRLW <i>mmx, imm8</i>        | 0F 71 /2 <i>ib</i> | Right-shifts packed words in an MMX register by the amount specified in an immediate byte value.                   |





## Related Instructions

PSLLD, PSLLDQ, PSLLQ, PSLW, PSRAD, PSRAW, PSRLD, PSRLDQ, PSRLQ

## rFLAGS Affected

None

## Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                           | X    | X            | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled. |


## PSUBB Packed Subtract Bytes

Subtracts each packed 8-bit integer value in the second source operand from the corresponding packed 8-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 8 bits of each result are written in the destination.

The PSUBB instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode   | Description                                                                                                                                                                                      |
|-------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBB <i>mmx1, mmx2/mem64</i> | 0F F8 /r | Subtracts packed byte integer values in an MMX register or 64-bit memory location from packed byte integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBD, PSUBQ, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


**PSUBD****Packed Subtract Doublewords**

Subtracts each packed 32-bit integer value in the second source operand from the corresponding packed 32-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding doubleword of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 32 bits of each result are written in the destination.

The PSUBD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode  | Description                                                                                                                                                                                          |
|-------------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBD <i>mmx1, mmx2/mem64</i> | 0F FA/r | Subtracts packed 32-bit integer values in an MMX register or 64-bit memory location from packed 32-bit integer values in another MMX register and writes the result in the destination MMX register. |

**Related Instructions**

PSUBB, PSUBQ, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

**rFLAGS Affected**

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PSUBQ Packed Subtract Quadword

Subtracts each packed 64-bit integer value in the second source operand from the corresponding packed 64-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding quadword of the destination (first source). The first source/destination and source operands are an MMX register and another MMX register or 64-bit memory location.

The PSUBQ instruction is an SSE2 instruction; check the status of EDX bit 26 returned by CPUID standard function 1. (See “CPUID” in Volume 3.)

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 64 bits of each result are written in the destination.

| Mnemonic                      | Opcode   | Description                                                                                                                                                                                          |
|-------------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBQ <i>mmx1, mmx2/mem64</i> | 0F FB /r | Subtracts packed 64-bit integer values in an MMX register or 64-bit memory location from packed 64-bit integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBB, PSUBD, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                         |
|                                           | X           | X                       | X                | The SSE2 instructions are not supported, as indicated by EDX bit 26 in CPUID standard function 1. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                 |




## PSUBSB Packed Subtract Signed With Saturation Bytes

Subtracts each packed 8-bit signed integer value in the second source operand from the corresponding packed 8-bit signed integer in the first source operand and writes the signed integer result of each subtraction in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest signed 8-bit integer, it is saturated to 7Fh, and if the value is smaller than the smallest signed 8-bit integer, it is saturated to 80h.

The PSUBBSB instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode  | Description                                                                                                                                                                                             |
|--------------------------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBSB <i>mmx1, mmx2/mem64</i> | 0F E8/r | Subtracts packed byte signed integer values in an MMX register or 64-bit memory location from packed byte integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSW, PSUBUSB, PSUBUSW, PSUBW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PSUBSW Packed Subtract Signed With Saturation Words

Subtracts each packed 16-bit signed integer value in the second source operand from the corresponding packed 16-bit signed integer in the first source operand and writes the signed integer result of each subtraction in the corresponding word of the destination (first source). The first source/destination and source operands are an MMX register and another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest signed 16-bit integer, it is saturated to 7FFFh, and if the value is smaller than the smallest signed 16-bit integer, it is saturated to 8000h.

The PSUBSW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode          | Description                                                                                                                                                                                                 |
|--------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBSW <i>mmx1, mmx2/mem64</i> | 0F E9/ <i>r</i> | Subtracts packed 16-bit signed integer values in an MMX register or 64-bit memory location from packed 16-bit integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSB, PSUBUSB, PSUBUSW, PSUBW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PSUBUSB Packed Subtract Unsigned and Saturate Bytes

Subtracts each packed 8-bit unsigned integer value in the second source operand from the corresponding packed 8-bit unsigned integer in the first source operand and writes the unsigned integer result of each subtraction in the corresponding byte of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 8-bit integer, it is saturated to FFh, and if the value is smaller than the smallest unsigned 8-bit integer, it is saturated to 00h.

The PSUBUSB instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                                                               |
|---------------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBUSB <i>mmx1, mmx2/mem64</i> | 0F D8 /r | Subtracts packed byte unsigned integer values in an MMX register or 64-bit memory location from packed byte integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSB, PSUBSW, PSUBUSW, PSUBW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PSUBUSW Packed Subtract Unsigned and Saturate Words

Subtracts each packed 16-bit unsigned integer value in the second source operand from the corresponding packed 16-bit unsigned integer in the first source operand and writes the unsigned integer result of each subtraction in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

For each packed value in the destination, if the value is larger than the largest unsigned 16-bit integer, it is saturated to FFFFh, and if the value is smaller than the smallest unsigned 16-bit integer, it is saturated to 0000h.

The PSUBUSW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                        | Opcode   | Description                                                                                                                                                                                                   |
|---------------------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBUSW <i>mmx1, mmx2/mem64</i> | 0F D9 /r | Subtracts packed 16-bit unsigned integer values in an MMX register or 64-bit memory location from packed 16-bit integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSB, PSUBSW, PSUBUSB, PSUBW

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |




## PSUBW Packed Subtract Words

Subtracts each packed 16-bit integer value in the second source operand from the corresponding packed 16-bit integer in the first source operand and writes the integer result of each subtraction in the corresponding word of the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

This instruction operates on both signed and unsigned integers. If the result overflows, the carry is ignored (neither the overflow nor carry bit in rFLAGS is set), and only the low-order 16 bits of the result are written in the destination.

The PSUBW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                      | Opcode  | Description                                                                                                                                                                                          |
|-------------------------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PSUBW <i>mmx1, mmx2/mem64</i> | 0F F9/r | Subtracts packed 16-bit integer values in an MMX register or 64-bit memory location from packed 16-bit integer values in another MMX register and writes the result in the destination MMX register. |



### Related Instructions

PSUBB, PSUBD, PSUBQ, PSUBSB, PSUBSW, PSUBUSB, PSUBUSW

### rFLAGS Affected

None

**Exceptions**


| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                         |
|-------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X           | X                       | X                | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## PSWAPD Packed Swap Doubleword

Swaps (reverses) the two packed 32-bit values in the source operand and writes each swapped value in the corresponding doubleword of the destination. The source operand is an MMX register or 64-bit memory location. The destination is another MMX register.

The PSWAPD instruction is an extension to the AMD 3DNow!™ instruction set. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                       | Opcode      | Description                                                                                                                    |
|--------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------|
| PSWAPD <i>mmx1, mmx2/mem64</i> | OF OF /r BB | Swaps packed 32-bit values in an MMX register or 64-bit memory location and writes each value in the destination MMX register. |



### Related Instructions

None

### rFLAGS Affected

None

**Exceptions**

| <b>Exception</b>                          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                          |
|-------------------------------------------|-------------|-------------------------|------------------|--------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X           | X                       | X                | The emulate bit (EM) of CR0 was set to 1.                                                                          |
|                                           | X           | X                       | X                | The AMD Extensions to 3DNow!™ are not supported, as indicated by EDX bit 30 in CPUID extended function 8000_0001h. |
| Device not available, #NM                 | X           | X                       | X                | The task-switch bit (TS) of CR0 was set to 1.                                                                      |
| Stack, #SS                                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                            |
| General protection, #GP                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                               |
|                                           |             |                         | X                | A null data segment was used to reference memory.                                                                  |
| Page fault, #PF                           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                       |
| x87 floating-point exception pending, #MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                              |
| Alignment check, #AC                      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                  |


## PUNPCKHBW                      Unpack and Interleave High Bytes

Unpacks the high-order bytes from the first and second source operands and packs them into interleaved-byte words in the destination (first source). The low-order bytes of the source operands are ignored. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

If the second source operand is all 0s, the destination contains the bytes from the first source operand zero-extended to 16 bits. This operation is useful for expanding unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that requires higher precision.

The PUNPCKHBW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                          | Opcode   | Description                                                                                                                                                                    |
|-----------------------------------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PUNPCKHBW <i>mmx1, mmx2/mem64</i> | 0F 68 /r | Unpacks the four high-order bytes in an MMX register and another MMX register or 64-bit memory location and packs them into interleaved bytes in the destination MMX register. |



### Related Instructions

PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PUNPCKHDQ                      Unpack and Interleave High Doublewords

Unpacks the high-order doublewords from the first and second source operands and packs them into interleaved-doubleword quadwords in the destination (first source). The low-order doublewords of the source operands are ignored. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

If the second source operand is all 0s, the destination contains the doubleword(s) from the first source operand zero-extended to 64 bits. This operation is useful for expanding unsigned 32-bit values to unsigned 64-bit operands for subsequent processing that requires higher precision.

The PUNPCKHDQ instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                          | Opcode  | Description                                                                                                                                                                          |
|-----------------------------------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PUNPCKHDQ <i>mmx1, mmx2/mem64</i> | OF 6A/r | Unpacks the high-order doubleword in an MMX register and another MMX register or 64-bit memory location and packs them into interleaved doublewords in the destination MMX register. |



### Related Instructions

PUNPCKHBW, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |




**PUNPCKHWD****Unpack and Interleave High Words**

Unpacks the high-order words from the first and second source operands and packs them into interleaved-word doublewords in the destination (first source). The low-order words of the source operands are ignored. The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

If the second source operand is all 0s, the destination contains the words from the first source operand zero-extended to 32 bits. This operation is useful for expanding unsigned 16-bit values to unsigned 32-bit operands for subsequent processing that requires higher precision.

The PUNPCKHWD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                          | Opcode   | Description                                                                                                                                                               |
|-----------------------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PUNPCKHWD <i>mmx1, mmx2/mem64</i> | 0F 69 /r | Unpacks two high-order words in an MMX register and another MMX register or 64-bit memory location and packs them into interleaved words in the destination MMX register. |

**Related Instructions**

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PUNPCKLBW                      Unpack and Interleave Low Bytes

Unpacks the low-order bytes from the first and second source operands and packs them into interleaved-byte words in the destination (first source). The high-order bytes of the source operands are ignored. The first source/destination operand is an MMX register and the second source operand is another MMX register or 32-bit memory location.

If the second source operand is all 0s, the destination contains the bytes from the first source operand zero-extended to 16 bits. This operation is useful for expanding unsigned 8-bit values to unsigned 16-bit operands for subsequent processing that requires higher precision.

The PUNPCKLBW instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                          | Opcode  | Description                                                                                                                                                                   |
|-----------------------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PUNPCKLBW <i>mmx1, mmx2/mem32</i> | OF 60/r | Unpacks the four low-order bytes in an MMX register and another MMX register or 32-bit memory location and packs them into interleaved bytes in the destination MMX register. |



### Related Instructions

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLDQ, PUNPCKLQDQ, PUNPCKLWD

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


## PUNPCKLDQ                      Unpack and Interleave Low Doublewords

Unpacks the low-order doublewords from the first and second source operands and packs them into interleaved-doubleword quadwords in the destination (first source). The high-order doublewords of the source operands are ignored. The first source/destination operand is an MMX register and the second source operand is another MMX register or 32-bit memory location.

If the second source operand is all 0s, the destination contains the doubleword(s) from the first source operand zero-extended to 64 bits. This operation is useful for expanding unsigned 32-bit values to unsigned 64-bit operands for subsequent processing that requires higher precision.

The PUNPCKLDQ instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                          | Opcode   | Description                                                                                                                                                                         |
|-----------------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PUNPCKLDQ <i>mmx1, mmx2/mem32</i> | 0F 62 /r | Unpacks the low-order doubleword in an MMX register and another MMX register or 32-bit memory location and packs them into interleaved doublewords in the destination MMX register. |



### Related Instructions

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLQDQ, PUNPCKLWD

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |


**PUNPCKLWD****Unpack and Interleave Low Words**

Unpacks the low-order words from the first and second source operands and packs them into interleaved-word doublewords in the destination (first source). The high-order words of the source operands are ignored. The first source/destination operand is an MMX register and the second source operand is another MMX register or 32-bit memory location.

If the second source operand is all 0s, the destination contains the words from the first source operand zero-extended to 32 bits. This operation is useful for expanding unsigned 16-bit values to unsigned 32-bit operands for subsequent processing that requires higher precision.

The PUNPCKLWD instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                          | Opcode   | Description                                                                                                                                                                  |
|-----------------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PUNPCKLWD <i>mmx1, mmx2/mem32</i> | 0F 61 /r | Unpacks the two low-order words in an MMX register and another MMX register or 32-bit memory location and packs them into interleaved words in the destination MMX register. |

**Related Instructions**

PUNPCKHBW, PUNPCKHDQ, PUNPCKHQDQ, PUNPCKHWD, PUNPCKLBW, PUNPCKLDQ, PUNPCKLQDQ

**rFLAGS Affected**

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |



## PXOR Packed Logical Bitwise Exclusive OR

Performs a bitwise exclusive OR of the values in the first and second source operands and writes the result in the destination (first source). The first source/destination operand is an MMX register and the second source operand is another MMX register or 64-bit memory location.

The PXOR instruction is an MMX™ instruction. The presence of this instruction set is indicated by CPUID feature bits. (See “CPUID” in Volume 3.)

| Mnemonic                     | Opcode   | Description                                                                                                                                                            |
|------------------------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PXOR <i>mmx1, mmx2/mem64</i> | 0F EF /r | Performs bitwise logical XOR of values in an MMX register and in another MMX register or 64-bit memory location and writes the result in the destination MMX register. |



### Related Instructions

PAND, PANDN, POR

### rFLAGS Affected

None

**Exceptions**

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                |
|-------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                       | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                         |
|                                           | X    | X               | X         | The MMX™ instructions are not supported, as indicated by EDX bit 23 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                 | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                     |
| Stack, #SS                                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                                                           |
| General protection, #GP                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                                                              |
|                                           |      |                 | X         | A null data segment was used to reference memory.                                                                                 |
| Page fault, #PF                           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                      |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                             |
| Alignment check, #AC                      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.                                                 |

## 2 x87 Floating-Point Instruction Reference

---

This chapter describes the function, mnemonic syntax, opcodes, condition codes, affected flags, and possible exceptions generated by the x87 floating-point instructions. The x87 floating-point instructions are used in legacy floating-point applications. Most of these instructions load, store, or operate on data located in the x87 ST(0)–ST(7) stack registers (the FPR0–FPR7 physical registers). The remaining instructions within this category are used to manage the x87 floating-point environment.

A given hardware implementation of the AMD64 architecture supports the x87 floating-point instructions if the following CPUID functions are set:

- On-Chip Floating-Point Unit, indicated by bit 0 of CPUID standard function 1 and extended function 8000\_0001h.
- CMOVcc (conditional moves), indicated by bit 15 of CPUID standard function 1 and extended function 8000\_0001h. A 1 in this bit indicates support for x87 floating-point conditional moves (FCMOVcc) whenever the On-Chip Floating-Point Unit bit (bit 0) is also 1.

The x87 instructions can be used in legacy mode or long mode. Their use in long mode is available if the following CPUID function bit is set to 1:

- Long Mode, indicated by bit 29 of CPUID extended function 8000\_0001h.

Compilation of x87 media programs for execution in 64-bit mode offers two primary advantages: access to the 64-bit virtual address space and access to the RIP-relative addressing mode.

For further information about the x87 floating-point instructions and register resources, see:

- “x87 Floating-Point Programming” in volume 1.
- “Summary of Registers and Data Types” in volume 3.
- “Notation” in volume 3.
- “Instruction Prefixes” in volume 3.

**F2XM1****Floating-Point Compute  $2^x - 1$** 

Raises 2 to the power specified by the value in ST(0), subtracts 1, and stores the result in ST(0). The source value must be in the range  $-1.0$  to  $+1.0$ . The result is undefined for source values outside this range.

This instruction, when used in conjunction with the FYL2X instruction, can be applied to calculate  $z = x^y$  by taking advantage of the log property  $x^y = 2^{y \cdot \log_2 x}$ .

| Mnemonic | Opcode | Description                                   |
|----------|--------|-----------------------------------------------|
| F2XM1    | D9 F0  | Replace ST(0) with $(2^{\text{ST}(0)} - 1)$ . |

**Related Instructions**

FYL2X, FYL2XP1

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                     |
|--------------------------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) were set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                         |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                               |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                  |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                              |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                        |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.             |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                          |

## FABS Floating-Point Absolute Value

Converts the value in ST(0) to its absolute value by clearing the sign bit. The resulting value depends upon the type of number used as the source value:

| Source Value (ST(0)) | Result (ST(0)) |
|----------------------|----------------|
| $-\infty$            | $+\infty$      |
| -FiniteReal          | +FiniteReal    |
| -0                   | +0             |
| +0                   | +0             |
| +FiniteReal          | +FiniteReal    |
| $+\infty$            | $+\infty$      |
| NaN                  | NaN            |

This operation applies even if the value in ST(0) is negative zero or negative infinity.

| Mnemonic | Opcode | Description                            |
|----------|--------|----------------------------------------|
| FABS     | D9 E1  | Replace ST(0) with its absolute value. |

### Related Instructions

FPREM, FRNDINT, FEXTRACT, FCHS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | 0     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |

## **FADD**

## **FADDP**

## **FIADD**

### **Floating-Point Add**

Adds two values and stores the result in a floating-point register. If two operands are specified, the values are in ST(0) and another floating-point register and the instruction stores the result in the first register specified. If one operand is specified, the instruction adds the 32-bit or 64-bit value in the specified memory location to the value in ST(0).

The FADDP instruction adds the value in ST(0) to the value in another floating-point register and pops the register stack. If two operands are specified, the first operand is the other register. If no operand is specified, then the other register is ST(1).

The FIADD instruction reads a 16-bit or 32-bit signed integer value from the specified memory location, converts it to double-extended-real format, and adds it to the value in ST(0).

| <b>Mnemonic</b>            | <b>Opcode</b>   | <b>Description</b>                                                                  |
|----------------------------|-----------------|-------------------------------------------------------------------------------------|
| FADD ST(0),ST( <i>i</i> )  | D8 C0+ <i>i</i> | Replace ST(0) with ST(0) + ST( <i>i</i> ).                                          |
| FADD ST( <i>i</i> ),ST(0)  | DC C0+ <i>i</i> | Replace ST( <i>i</i> ) with ST(0) + ST( <i>i</i> ).                                 |
| FADD <i>mem32real</i>      | D8 /0           | Replace ST(0) with ST(0) + <i>mem32real</i> .                                       |
| FADD <i>mem64real</i>      | DC /0           | Replace ST(0) with ST(0) + <i>mem64real</i> .                                       |
| FADDP                      | DE C1           | Replace ST(1) with ST(0) + ST(1), and pop the x87 register stack.                   |
| FADDP ST( <i>i</i> ),ST(0) | DE C0+ <i>i</i> | Replace ST( <i>i</i> ) with ST(0) + ST( <i>i</i> ), and pop the x87 register stack. |
| FIADD <i>mem16int</i>      | DE /0           | Replace ST(0) with ST(0) + <i>mem16int</i> .                                        |
| FIADD <i>mem32int</i>      | DA /0           | Replace ST(0) with ST(0) + <i>mem32int</i> .                                        |

#### **Related Instructions**

None

#### **rFLAGS Affected**

None



**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|--------------------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                                   | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                                   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                              |      |                 | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                              |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                                         |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF              | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                                 |
|                                                              | X    | X               | X         | +infinity was added to -infinity.                                                            |
| Invalid-operation<br>exception (IE) with stack<br>fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                             |
| Denormalized-operand<br>exception (DE)                       | X    | X               | X         | A source operand was a denormal value.                                                       |

| <b>Exception</b>         | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|--------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Overflow exception (OE)  | X           | X                       | X                | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE) | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE) | X           | X                       | X                | A result could not be represented exactly in the destination format.              |

## FBLD Floating-Point Load Binary-Coded Decimal

Converts a 10-byte packed BCD value in memory into double-extended-precision format, and pushes the result onto the x87 stack. In the process, it preserves the sign of the source value.

The packed BCD digits should be in the range 0 to 9. Attempting to load invalid digits (Ah through Fh) produces undefined results.

| Mnemonic             | Opcode | Description                                                                                   |
|----------------------|--------|-----------------------------------------------------------------------------------------------|
| FBLD <i>mem80dec</i> | DF /4  | Convert a packed BCD value to floating-point and push the result onto the x87 register stack. |

### Related Instructions

FBSTP

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                      |
|--------------------|-------|------------------------------------------------------------------|
| C0                 | U     |                                                                  |
| C1                 | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
|                    | 0     | If no other flags are set.                                       |
| C2                 | U     |                                                                  |
| C3                 | U     |                                                                  |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                       | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                             | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP                                | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                        |             |                         |                  | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                        |             | X                       | X                | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                                   |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point exception pending, #MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |             |                         |                  |                                                                                              |
| Invalid-operation exception (IE) with stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                              |

## FBSTP Floating-Point Store Binary-Coded Decimal and Pop

Converts the value in ST(0) to an 18-digit packed BCD integer, stores the result in the specified memory location, and pops the register stack. It rounds a non-integral value to an integer value, depending on the rounding mode specified by the RC field of the x87 control word.

The operand specifies the memory address of the first byte of the resulting 10-byte value.

| Mnemonic              | Opcode | Description                                                                                                  |
|-----------------------|--------|--------------------------------------------------------------------------------------------------------------|
| FBSTP <i>mem80dec</i> | DF /6  | Convert the floating-point value in ST(0) to BCD, store the result in mem80, and pop the x87 register stack. |

### Related Instructions

FBLD

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                                   | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                              |             |                         | X                | The destination operand was in a nonwritable segment.                                        |
|                                                              |             |                         | X                | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                              |             | X                       | X                | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                                         |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value, a QNaN value, $\pm$ infinity or an unsupported format.   |
|                                                              | X           | X                       | X                | A source operand was too large to fit in the destination format.                             |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                         |

## FCFS Floating-Point Change Sign

Compliments the sign bit of ST(0), changing the value from negative to positive or vice versa. This operation applies to positive and negative floating point values, as well as  $-0$  and  $+0$ , NaNs, and  $+\infty$  and  $-\infty$ .

| Mnemonic | Opcode | Description                    |
|----------|--------|--------------------------------|
| FCFS     | D9 E0  | Reverse the sign bit of ST(0). |

### Related Instructions

FABS, FPREM, FRNDINT, FXTRACT

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | 0     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

### Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|---------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |

| Exception                                              | Real | Virtual<br>8086 | Protected | Cause of Exception                                    |
|--------------------------------------------------------|------|-----------------|-----------|-------------------------------------------------------|
| x87 floating-point exception pending, #MF              | X    | X               | X         | An unmasked x87 floating-point exception was pending. |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |                 |           |                                                       |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                      |



## FCLEX Floating-Point Clear Flags (FNCLEX)

Clears the following flags in the x87 status word:

- Floating-point exception flags (PE, UE, OE, ZE, DE, and IE)
- Stack fault flag (SF)
- Exception summary status flag (ES)
- Busy flag (B)

It leaves the four condition-code bits undefined. It does not check for possible floating-point exceptions before clearing the flags.

Assemblers usually provide an FCLEX macro that expands into the instruction sequence

```
WAIT                ; Opcode 9B
FNCLEX destination ; Opcode DB E2
```

The WAIT (9Bh) instruction checks for pending x87 exceptions and calls an exception handler, if necessary. The FNCLEX instruction then clears all the relevant x87 exception flags.

| Mnemonic | Opcode   | Description                                                                                                            |
|----------|----------|------------------------------------------------------------------------------------------------------------------------|
| FCLEX    | 9B DB E2 | Perform a WAIT (9B) to check for pending floating-point exceptions, and then clear the floating-point exception flags. |
| FNCLEX   | DB E2    | Clear the floating-point flags without checking for pending unmasked floating-point exceptions.                        |

### Related Instructions

WAIT

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | U     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |

## FCMOVcc Floating-Point Conditional Move

Tests the flags in the rFLAGS register and, depending upon the values encountered, moves the value in another stack register to ST(0).

This set of instructions includes the mnemonics FCMOVB, FCMOVBE, FCMOVE, FCMOVNB, FCMOVNBE, FCMOVNE, FCMOVNU, and FCMOVU.

Use the CPUID instruction to determine if this instruction is supported on a particular x86-64 implementation. It is supported if both the CMOV and FPU bits are set to 1.

| Mnemonic                      | Opcode          | Description                                                                               |
|-------------------------------|-----------------|-------------------------------------------------------------------------------------------|
| FCMOVB ST(0),ST( <i>i</i> )   | DA C0+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if below (CF = 1).                         |
| FCMOVBE ST(0),ST( <i>i</i> )  | DA D0+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if below or equal (CF = 1 or ZF = 1).      |
| FCMOVE ST(0),ST( <i>i</i> )   | DA C8+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if equal (ZF = 1).                         |
| FCMOVNB ST(0),ST( <i>i</i> )  | DB C0+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if not below (CF = 0).                     |
| FCMOVNBE ST(0),ST( <i>i</i> ) | DB D0+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if not below or equal (CF = 0 and ZF = 0). |
| FCMOVNE ST(0),ST( <i>i</i> )  | DB C8+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if not equal (ZF = 0).                     |
| FCMOVNU ST(0),ST( <i>i</i> )  | DB D8+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if not unordered (PF = 0).                 |
| FCMOVU ST(0),ST( <i>i</i> )   | DA D8+ <i>i</i> | Move the contents of ST( <i>i</i> ) into ST(0) if unordered (PF = 1).                     |

### Related Instructions

None

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                              | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                        |
|--------------------------------------------------------|------|-----------------|-----------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                                    | X    | X               | X         | The Conditional Move instructions are not supported, as indicated by bit 15 in CPUID standard function 1 or extended function 8000_0001h. |
| Device not available, #NM                              | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1.                                              |
| x87 floating-point exception pending, #MF              | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                                                                     |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |                 |           |                                                                                                                                           |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                                                                          |

## FCOM Floating-Point Compare

### FCOMP

### FCOMPP

Compares the specified value to the value in ST(0) and sets the C0, C2, and C3 condition code flags in the x87 status word as shown in the x87 Condition Code table below. The specified value can be in a floating-point register or a memory location.

The no-operand version compares the value in ST(1) with the value in ST(0).

The comparison operation ignores the sign of zero ( $-0.0 = +0.0$ ).

After performing the comparison operation, the FCOMP instruction pops the x87 register stack and the FCOMPP instruction pops the x87 register stack twice.

If either or both of the compared values is a NaN or is in an unsupported format, the FCOMx instruction sets the invalid-operation exception (IE) bit in the x87 status word to 1. Then, if the exception is masked (IM bit set to 1 in the x87 control word), the instruction sets the condition flags to “unordered.” If the exception is unmasked (IM bit cleared to 0), the instruction does not set the condition code flags.

The FUCOMx instructions perform the same operations as the FCOMx instructions, but do not set the IE bit for QNaNs.

| Mnemonic              | Opcode          | Description                                                                                                                                                    |
|-----------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FCOM                  | D8 D1           | Compare the contents of ST(0) to the contents of ST(1) and set condition flags to reflect the results of the comparison.                                       |
| FCOM ST( <i>i</i> )   | D8 D0+ <i>i</i> | Compare the contents of ST(0) to the contents of ST( <i>i</i> ) and set condition flags to reflect the results of the comparison.                              |
| FCOM <i>mem32real</i> | D8 /2           | Compare the contents of ST(0) to the contents of <i>mem32real</i> and set condition flags to reflect the results of the comparison.                            |
| FCOM <i>mem64real</i> | DC /2           | Compare the contents of ST(0) to the contents of <i>mem64real</i> and set condition flags to reflect the results of the comparison.                            |
| FCOMP                 | D8 D9           | Compare the contents of ST(0) to the contents of ST(1), set condition flags to reflect the results of the comparison, and pop the x87 register stack.          |
| FCOMP ST( <i>i</i> )  | D8 D8+ <i>i</i> | Compare the contents of ST(0) to the contents of ST( <i>i</i> ), set condition flags to reflect the results of the comparison, and pop the x87 register stack. |

|                        |       |                                                                                                                                                                   |
|------------------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FCOMP <i>mem32real</i> | D8 /3 | Compare the contents of ST(0) to the contents of <i>mem32real</i> , set condition flags to reflect the results of the comparison, and pop the x87 register stack. |
| FCOMP <i>mem64real</i> | DC /3 | Compare the contents of ST(0) to the contents of <i>mem64real</i> , set condition flags to reflect the results of the comparison, and pop the x87 register stack. |
| FCOMPP                 | DE D9 | Compare the contents of ST(0) to the contents of ST(1), set condition flags to reflect the results of the comparison, and pop the x87 register stack twice.       |

### Related Instructions

FCOMI, FCOMIP, FICOM, FICOMP, FTST, FUCOMI, FUCOMIP, FXAM

### rFLAGS Affected

None

### x87 Condition Code

| C3 | C2 | C1 | C0 | Compare Result          |
|----|----|----|----|-------------------------|
| 0  | 0  | 0  | 0  | ST(0) > source          |
| 0  | 0  | 0  | 1  | ST(0) < source          |
| 1  | 0  | 0  | 0  | ST(0) = source          |
| 1  | 1  | 0  | 1  | Operands were unordered |

### Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|---------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                           |      |              |           | A null data segment was used to reference memory.                                            |
| Page fault, #PF           |      | X            | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.            |

| Exception                                              | Real | Virtual<br>8086 | Protected | Cause of Exception                                                          |
|--------------------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------|
| x87 floating-point exception pending, #MF              | X    | X               | X         | An unmasked x87 floating-point exception was pending.                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |                 |           |                                                                             |
| Invalid-operation exception (IE)                       | X    | X               | X         | A source operand was an SNaN value, a QNaN value, or an unsupported format. |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                            |
| Denormalized-operand exception (DE)                    | X    | X               | X         | A source operand was a denormal value.                                      |

## FCOMI Floating-Point Compare and Set Flags

### FCOMIP

Compares the value in ST(0) with the value in another floating-point register and sets the zero flag (ZF), parity flag (PF), and carry flag (CF) in the rFLAGS register based on the result as shown in the table in the x87 Condition Code section.

The comparison operation ignores the sign of zero ( $-0.0 = +0.0$ ).

After performing the comparison operation, FCOMIP pops the x87 register stack.

If either or both of the compared values is a NaN or is in an unsupported format, the FCOMIx instruction sets the invalid-operation exception (IE) bit in the x87 status word to 1. Then, if the exception is masked (IM bit set to 1 in the x87 control word), the instruction sets the flags to “unordered.” If the exception is unmasked (IM bit cleared to 0), the instruction does not set the flags.

The FUCOMIx instructions perform the same operations as the FCOMIx instructions, but do not set the IE bit for QNaNs.

| Mnemonic                    | Opcode          | Description                                                                                                                                                   |
|-----------------------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FCOMI ST(0),ST( <i>i</i> )  | DB F0+ <i>i</i> | Compare the contents of ST(0) with the contents of ST( <i>i</i> ) and set status flags to reflect the results of the comparison.                              |
| FCOMIP ST(0),ST( <i>i</i> ) | DF F0+ <i>i</i> | Compare the contents of ST(0) with the contents of ST( <i>i</i> ), set status flags to reflect the results of the comparison, and pop the x87 register stack. |

### Related Instructions

FCOM, FCOMPP, FICOM, FICOMP, FTST, FUCOMI, FUCOMIP, FXAM



**rFLAGS Affected**

| ZF | PF | CF | Compare Result          |
|----|----|----|-------------------------|
| 0  | 0  | 0  | ST(0) > source          |
| 0  | 0  | 1  | ST(0) < source          |
| 1  | 0  | 0  | ST(0) = source          |
| 1  | 1  | 1  | Operands were unordered |

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 |       |             |
| C1                 | 0     |             |
| C2                 |       |             |
| C3                 |       |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|--------------------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                              |
| Invalid-operation exception (IE)                       | X    | X            | X         | A source operand was an SNaN value, a QNaN value, or an unsupported format.                  |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack underflow occurred.                                                             |
| Denormalized-operand exception (DE)                    | X    | X            | X         | A source operand was a denormal value.                                                       |

## FCOS Floating-Point Cosine

Computes the cosine of the radian value in ST(0) and stores the result in ST(0).

If the radian value lies outside the valid range of  $-2^{63}$  to  $+2^{63}$  radians, the instruction sets the C2 flag in the x87 status word to 1 to indicate the value is out of range and does not change the value in ST(0). It does not set any of the exception flags. The program should check the C2 flag and, if necessary, can reduce an invalid source value to the proper range by using the FPREM instruction with the value  $2\pi$  in ST(1) and the out-of-range radian value in ST(0).

| Mnemonic | Opcode | Description                             |
|----------|--------|-----------------------------------------|
| FCOS     | D9 FF  | Replace ST(0) with the cosine of ST(0). |

### Related Instructions

FPTAN, FPATAN, FSIN, FSINCOS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | 0     | Source operand was in range.                                      |
|                    | 1     | Source operand was out of range.                                  |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|--------------------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                             |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                            |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                      |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.           |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                        |

## FDECSTP Floating-Point Decrement Stack-Top Pointer

Decrements the top-of-stack pointer (TOP) field of the x87 status word. If the TOP field contains 0, it is set to 7. In other words, this instruction rotates the stack by one position.

| Mnemonic | Opcode | Description                                     |
|----------|--------|-------------------------------------------------|
| FDECSTP  | D9 F6  | Decrement the TOP field in the x87 status word. |

| Data Register | Before FDECSTP |               |  | After FDECSTP |       |
|---------------|----------------|---------------|--|---------------|-------|
|               | Value          | Stack Pointer |  | Stack Pointer | Value |
| 7             | num1           | ST(7)         |  | ST(0)         | num1  |
| 6             | num2           | ST(6)         |  | ST(7)         | num2  |
| 5             | num3           | ST(5)         |  | ST(6)         | num3  |
| 4             | num4           | ST(4)         |  | ST(5)         | num4  |
| 3             | num5           | ST(3)         |  | ST(4)         | num5  |
| 2             | num6           | ST(2)         |  | ST(3)         | num6  |
| 1             | num7           | ST(1)         |  | ST(2)         | num7  |
| 0             | num8           | ST(0)         |  | ST(1)         | num8  |

### Related Instructions

FINCSTP

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | 0     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                       | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |



**Related Instructions**

FDIVR, FDIVRP, FIDIVR

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                       | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                      | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                      | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                 |      |                 | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                 |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                            |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                |
|--------------------------------------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------|
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                   |
| Invalid-operation exception (IE)                       | X    | X            | X         | A source operand was an SNaN value or an unsupported format.                      |
|                                                        | X    | X            | X         | $\pm$ infinity was divided by $\pm$ infinity.                                     |
|                                                        | X    | X            | X         | $\pm$ zero was divided by $\pm$ zero.                                             |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack underflow occurred.                                                  |
| Denormalized-operand exception (DE)                    | X    | X            | X         | A source operand was a denormal value.                                            |
| Zero-divide exception (ZE)                             | X    | X            | X         | A non-zero value was divided by $\pm$ zero.                                       |
| Overflow exception (OE)                                | X    | X            | X         | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE)                               | X    | X            | X         | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE)                               | X    | X            | X         | A result could not be represented exactly in the destination format.              |



## FDIVR Floating-Point Divide Reverse

### FDIVRP

### FIDIVR

Divides a value in a floating-point register or a memory location by the value in a floating-point register and stores the result in the register containing the divisor. For the FDIVR and FDIVRP instructions, a dividend value in memory can be stored in single-precision or double-precision floating-point format.

If one operand is specified, the instruction divides the value at the specified memory location by the value in ST(0). If two operands are specified, it divides the value in ST(0) by the value in another x87 stack register or vice versa.

The FIDIVR instruction converts a dividend in word integer or short integer format to double-extended-precision format before performing the division.

The FDIVRP instruction pops the x87 register stack after performing the division operation. If no operand is specified, the FDIVRP instruction divides the value in ST(0) by the value in ST(1).

If the zero-divide exception is not masked (ZM bit cleared to 0 in the x87 control word) and the operation causes a zero-divide exception (sets the ZE bit in the x87 status word to 1), the operation stores no result. If the zero-divide exception is masked (ZM bit set to 1), a zero-divide exception causes  $\pm\infty$  to be stored.

The sign of the operands, even if one of the operands is 0, determines the sign of the result.

| Mnemonic                     | Opcode           | Description                                                                       |
|------------------------------|------------------|-----------------------------------------------------------------------------------|
| FDIVR ST(0),ST( <i>i</i> )   | D8 F8+ <i>i</i>  | Replace ST(0) with ST( <i>i</i> )/ST(0).                                          |
| FDIVR ST( <i>i</i> ), ST(0)  | DC F0+ <i>i</i>  | Replace ST( <i>i</i> ) with ST(0)/ST( <i>i</i> ).                                 |
| FDIVR <i>mem32real</i>       | D8 /7            | Replace ST(0) with <i>mem32real</i> /ST(0).                                       |
| FDIVR <i>mem64real</i>       | DC /7            | Replace ST(0) with <i>mem64real</i> /ST(0).                                       |
| FDIVRP                       | DE F1            | Replace ST(1) with ST(0)/ST(1), and pop the x87 register stack.                   |
| FDIVRP ST( <i>i</i> ), ST(0) | DE F0 + <i>i</i> | Replace ST( <i>i</i> ) with ST(0)/ST( <i>i</i> ), and pop the x87 register stack. |
| FIDIVR <i>mem16int</i>       | DE /7            | Replace ST(0) with <i>mem16int</i> /ST(0).                                        |
| FIDIVR <i>mem32int</i>       | DA /7            | Replace ST(0) with <i>mem32int</i> /ST(0).                                        |

**Related Instructions**

FDIV, FDIVP, FIDIV

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                 | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or is non-canonical.                       |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or is non-canonical.                          |
|                                           |      |              | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point exception pending, #MF | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                |
|--------------------------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------|
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                                   |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                      |
|                                                              | X    | X               | X         | $\pm$ infinity was divided by $\pm$ infinity.                                     |
|                                                              | X    | X               | X         | $\pm$ zero was divided by $\pm$ zero.                                             |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                  |
| Denormalized-oper-<br>and exception (DE)                     | X    | X               | X         | A source operand was a denormal value.                                            |
| Zero-divide exception<br>(ZE)                                | X    | X               | X         | A non-zero value was divided by $\pm$ zero.                                       |
| Overflow exception<br>(OE)                                   | X    | X               | X         | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception<br>(UE)                                  | X    | X               | X         | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception<br>(PE)                                  | X    | X               | X         | A result could not be represented exactly in the destination format.              |

**FFREE****Floating-Point Free Register**

Frees the specified x87 stack register by marking its tag register entry as empty. The instruction does not affect the contents of the freed register or the top-of-stack pointer (TOP).

| <b>Mnemonic</b>      | <b>Opcode</b>   | <b>Description</b>                                          |
|----------------------|-----------------|-------------------------------------------------------------|
| FFREE ST( <i>i</i> ) | DD C0+ <i>i</i> | Set the tag for x87 stack register <i>i</i> to empty (11b). |

**Related Instructions**

FLD, FST, FSTP

**rFLAGS Affected**

None

**x87 Condition Code**

| <b>x87 Condition Code</b> | <b>Value</b> | <b>Description</b> |
|---------------------------|--------------|--------------------|
| C0                        | U            |                    |
| C1                        | U            |                    |
| C2                        | U            |                    |
| C3                        | U            |                    |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|-------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |

## FICOM Floating-Point Integer Compare

### FICOMP

Converts a 16-bit or 32-bit signed integer value to double-extended-precision format, compares it to the value in ST(0), and sets the C0, C2, and C3 condition code flags in the x87 status word to reflect the results.

The comparison operation ignores the sign of zero ( $-0.0 = +0.0$ ).

After performing the comparison operation, the FICOMP instruction pops the x87 register stack.

If ST(0) is a NaN or is in an unsupported format, the instruction sets the condition flags to “unordered.”

| Mnemonic               | Opcode | Description                                                                                                                                                                                                             |
|------------------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FICOM <i>mem16int</i>  | DE /2  | Convert the contents of <i>mem16int</i> to double-extended-precision format, compare the result to the contents of ST(0), and set condition flags to reflect the results of the comparison.                             |
| FICOM <i>mem32int</i>  | DA /2  | Convert the contents of <i>mem32int</i> to double-extended-precision format, compare the result to the contents of ST(0), and set condition flags to reflect the results of the comparison.                             |
| FICOMP <i>mem16int</i> | DE /3  | Convert the contents of <i>mem16int</i> to double-extended-precision format, compare the result to the contents of ST(0), set condition flags to reflect the results of the comparison, and pop the x87 register stack. |
| FICOMP <i>mem32int</i> | DA /3  | Convert the contents of <i>mem32int</i> to double-extended-precision format, compare the result to the contents of ST(0), set condition flags to reflect the results of the comparison, and pop the x87 register stack. |

### Related Instructions

FICOM, FICOMPP, FICOMI, FICOMIP, FTST, FUCOMI, FUCOMIP, FXAM

### rFLAGS Affected

None

**x87 Condition Code**

| C3 | C2 | C1 | C0 | Compare Result          |
|----|----|----|----|-------------------------|
| 0  | 0  | 0  | 0  | ST(0) > source          |
| 0  | 0  | 0  | 1  | ST(0) < source          |
| 1  | 0  | 0  | 0  | ST(0) = source          |
| 1  | 1  | 0  | 1  | Operands were unordered |

**Exceptions**

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|--------------------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                             | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP                                | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                        |      |              | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                        |      | X            | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                                   |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                              |
| Invalid-operation exception (IE)                       | X    | X            | X         | A source operand was an SNaN value, a QNaN value, or an unsupported format.                  |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack underflow occurred.                                                             |
| Denormalized-operand exception (DE)                    | X    | X            | X         | A source operand was a denormal value.                                                       |

## FILD Floating-Point Load Integer

Converts a signed-integer in memory to double-extended-precision format and pushes the value onto the x87 register stack. The value can be a 16-bit, 32-bit, or 64-bit integer value. Signed values from memory can always be represented exactly in x87 registers without rounding.

| Mnemonic             | Opcode | Description                                                       |
|----------------------|--------|-------------------------------------------------------------------|
| FILD <i>mem16int</i> | DF /0  | Push the contents of <i>mem16int</i> onto the x87 register stack. |
| FILD <i>mem32int</i> | DB /0  | Push the contents of <i>mem32int</i> onto the x87 register stack. |
| FILD <i>mem64int</i> | DF /5  | Push the contents of <i>mem64int</i> onto the x87 register stack. |

### Related Instructions

FLD, FST, FSTP, FIST, FISTP, FBLD, FBSTP

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                      |
|--------------------|-------|------------------------------------------------------------------|
| C0                 | U     |                                                                  |
| C1                 | 0     | No stack overflow..                                              |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                 | U     |                                                                  |
| C3                 | U     |                                                                  |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                       | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|--------------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| Stack, #SS                                             | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                     |
| General protection, #GP                                | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                        |
|                                                        |             |                         |                  | A null data segment was used to reference memory.                                           |
| Page fault, #PF                                        |             | X                       | X                | A page fault resulted from the execution of the instruction.                                |
| Alignment check, #AC                                   |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.           |
| x87 floating-point exception pending, #MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |             |                         |                  |                                                                                             |
| Invalid-operation exception (IE) with stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                             |



## FINCSTP Floating-Point Increment Stack-Top Pointer

Increments the top-of-stack pointer (TOP) field of the x87 status word. If the TOP field contains 7, it is cleared to 0. In other words, this instruction rotates the stack by one position.

| Mnemonic | Opcode | Description                                     |
|----------|--------|-------------------------------------------------|
| FINCSTP  | D9 F7  | Increment the TOP field in the x87 status word. |

| Data Register | Before FINCSTP |               |  | After FINCSTP |       |
|---------------|----------------|---------------|--|---------------|-------|
|               | Value          | Stack Pointer |  | Stack Pointer | Value |
| 7             | num1           | ST(7)         |  | ST(6)         | num1  |
| 6             | num2           | ST(6)         |  | ST(5)         | num2  |
| 5             | num3           | ST(5)         |  | ST(4)         | num3  |
| 4             | num4           | ST(4)         |  | ST(3)         | num4  |
| 3             | num5           | ST(3)         |  | ST(2)         | num5  |
| 2             | num6           | ST(2)         |  | ST(1)         | num6  |
| 1             | num7           | ST(1)         |  | ST(0)         | num7  |
| 0             | num8           | ST(0)         |  | ST(7)         | num8  |

### Related Instructions

FDECSTP

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | 0     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                       | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CRO) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |

## FINIT (FNINIT) Floating-Point Initialize

Sets the x87 control word register, status word register, tag word register, instruction pointer, and data pointer to their default states as follows:

- Sets the x87 control word to 037Fh—round to nearest (RC = 00b); double-extended-precision (PC = 11b); all exceptions masked (PM, UM, OM, ZM, DM, and IM all set to 1).
- Clears all bits in the x87 status word (TOP is set to 0, which maps ST(0) onto FPR0).
- Marks all x87 stack registers as empty (11b) in the x87 tag register.
- Clears the instruction pointer and the data pointer.

These instructions do not actually zero out the x87 stack registers.

Assemblers usually provide an FINIT macro that expands into the instruction sequence

```

    WAIT                ; Opcode 9B
    FNINIT destination ; Opcode DB E3
  
```

The WAIT (9Bh) instruction checks for pending x87 exceptions and calls an exception handler, if necessary. The FNINIT instruction then resets the x87 environment to its default state.

| Mnemonic | Opcode   | Description                                                                                          |
|----------|----------|------------------------------------------------------------------------------------------------------|
| FINIT    | 9B DB E3 | Perform a WAIT (9B) to check for pending floating-point exceptions and then initialize the x87 unit. |
| FNINIT   | DB E3    | Initialize the x87 unit without checking for unmasked floating-point exceptions.                     |

### Related Instructions

FWAIT, WAIT

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | 0     |             |
| C1                 | 0     |             |
| C2                 | 0     |             |
| C3                 | 0     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |



**Table 2-1. Storing Numbers as Integers**

| ST(0)                           | DEST                                                                                           |
|---------------------------------|------------------------------------------------------------------------------------------------|
| $-\infty$                       | Invalid-operation (IE) exception                                                               |
| $-\text{Finite-real} < -1$      | $-$ Integer (Invalid-operation (IE) exception if the integer is too large for the destination) |
| $-1 < -\text{Finite-real} < -0$ | 0 or $-1$ , depending on the rounding mode                                                     |
| $-0$                            | 0                                                                                              |
| $+0$                            | 0                                                                                              |
| $+0 < +\text{Finite-real} < +1$ | 0 or $+1$ , depending on the rounding mode                                                     |
| $+\text{Finite-real} > +1$      | $+$ Integer (Invalid-operation (IE) exception if the integer is too large for the destination) |
| $+\infty$                       | Invalid-operation (IE) exception                                                               |
| NaN                             | Invalid-operation (IE) exception                                                               |

**Related Instructions**

FLD, FST, FSTP, FILD, FBLD, FBSTP, FISTTP

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                       | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                        |
|--------------------------------------------------------|-------------|-------------------------|------------------|--------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD                                    | X           | X                       | X                | The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1. |
| Device not available, #NM                              | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1.     |
| Stack, #SS                                             | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                          |
| General protection, #GP                                | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                             |
|                                                        |             |                         | X                | The destination operand was in a nonwritable segment.                                            |
|                                                        |             |                         | X                | A null data segment was used to reference memory.                                                |
| Page fault, #PF                                        |             | X                       | X                | A page fault resulted from the execution of the instruction.                                     |
| Alignment check, #AC                                   |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                |
| x87 floating-point exception pending, #MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                            |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |             |                         |                  |                                                                                                  |
| Invalid-operation exception (IE)                       | X           | X                       | X                | The source operand was too large for the destination format.                                     |
|                                                        | X           | X                       | X                | A source operand was an SNaN value, a QNaN value, or an unsupported format.                      |
| Invalid-operation exception (IE) with stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                                 |
| Precision exception (PE)                               | X           | X                       | X                | A result could not be represented exactly in the destination format.                             |

**FISTTP****Floating Point Integer Truncate and Store**

The FISTTP instruction converts a floating-point value in ST(0) to an integer by truncating the fractional part of the number and storing the integer result to the memory address specified by the destination operand. FISTTP then pops the floating point register stack. The FISTTP instruction ignores the rounding mode specified by the x87 control word.

The FISTTP instruction applies to 16-bit, 32-bit, and 64-bit operands.

The FISTTP instruction is an SSE3 instruction. The presence of this instruction set is indicated by a CPUID feature bit. (See “CPUID” in Volume 3.)

| <b>Mnemonic</b>        | <b>Opcode</b> | <b>Description</b>                                                                                                              |
|------------------------|---------------|---------------------------------------------------------------------------------------------------------------------------------|
| FISTTP <i>mem16int</i> | DF /1         | Store the truncated floating-point value in ST(0) in memory location <i>mem16int</i> and pop the floating-point register stack. |
| FISTTP <i>mem32int</i> | DB /1         | Store the truncated floating-point value in ST(0) in memory location <i>mem32int</i> and pop the floating-point register stack. |
| FISTTP <i>mem64int</i> | DD /1         | Store the truncated floating-point value in ST(0) in memory location <i>mem64int</i> and pop the floating-point register stack. |



Table 2-1 on page 280 shows the results of storing various types of numbers as integers.

**Table 2-2. Storing Numbers as Integers**

| ST(0)                           | DESTINATION                                                                                          |
|---------------------------------|------------------------------------------------------------------------------------------------------|
| $-\infty$                       | Invalid-operation (IE) exception                                                                     |
| $-\text{Finite-real} < -1$      | $-\text{Integer}$ (Invalid-operation (IE) exception if the integer is too large for the destination) |
| $+0 < +\text{Finite-real} < +1$ | 0                                                                                                    |
| $+\text{Finite-real} > +1$      | $+\text{Integer}$ (Invalid-operation (IE) exception if the integer is too large for the destination) |
| $+\infty$                       | Invalid-operation (IE) exception                                                                     |
| NaN                             | Invalid-operation (IE) exception                                                                     |

### Related Instructions

FLD, FST, FSTP, FILD, FBLD, FBSTP, FISTP

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value* | Description                                                                         |
|--------------------|--------|-------------------------------------------------------------------------------------|
| C0                 | U      |                                                                                     |
| C1                 | 0      | x87 stack underflow, if an x87 register stack fault was detected.                   |
|                    |        | FP number is rounded down (always done since the instruction forces truncate mode). |
| C2                 | U      |                                                                                     |
| C3                 | U      |                                                                                     |

\*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                        |
|--------------------------------------------------------------|-------------|-------------------------|------------------|--------------------------------------------------------------------------------------------------|
| #UD                                                          | X           | X                       | X                | The SSE3 instructions are not supported, as indicated by ECX bit 0 of CPUID standard function 1. |
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1.     |
| Stack, #SS                                                   | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                          |
| General protection,<br>#GP                                   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                             |
|                                                              |             |                         | X                | The destination operand was in a nonwritable segment.                                            |
|                                                              |             |                         | X                | A null data segment was used to reference memory.                                                |
| Page fault, #PF                                              |             | X                       | X                | A page fault resulted from the execution of the instruction.                                     |
| Alignment check, #AC                                         |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                            |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                                  |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | The source operand was too large for the destination format.                                     |
|                                                              | X           | X                       | X                | A source operand was an SNaN value, a QNaN value, or an unsupported format.                      |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                                 |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                             |

## FLD Floating-Point Load

Pushes a value in memory or in a floating-point register onto the register stack. If in memory, the value can be a single-precision, double-precision, or double-extended-precision floating-point value. The operation converts a single-precision or double-precision value to double-extended-precision format before pushing it onto the stack.

| Mnemonic             | Opcode          | Description                                                        |
|----------------------|-----------------|--------------------------------------------------------------------|
| FLD ST( <i>i</i> )   | D9 C0+ <i>i</i> | Push the contents of ST( <i>i</i> ) onto the x87 register stack.   |
| FLD <i>mem32real</i> | D9 /0           | Push the contents of <i>mem32real</i> onto the x87 register stack. |
| FLD <i>mem64real</i> | DD /0           | Push the contents of <i>mem64real</i> onto the x87 register stack. |
| FLD <i>mem80real</i> | DB /5           | Push the contents of <i>mem80real</i> onto the x87 register stack. |

### Related Instructions

FFREE, FST, FSTP, FILD, FIST, FISTP, FBLD, FBSTP

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected.  |
|                    | 0     | No x87 stack fault.                                               |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                       | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                                           |
|--------------------------------------------------------|-------------|-------------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1.                                        |
| Stack, #SS                                             | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                                                             |
| General protection, #GP                                | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                                                                |
|                                                        |             |                         |                  | A null data segment was used to reference memory.                                                                                   |
| Page fault, #PF                                        |             | X                       | X                | A page fault resulted from the execution of the instruction.                                                                        |
| Alignment check, #AC                                   |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.                                                   |
| x87 floating-point exception pending, #MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                                               |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |             |                         |                  |                                                                                                                                     |
| Invalid-operation exception (IE)                       | X           | X                       | X                | A source operand was an SNaN value.                                                                                                 |
| Invalid-operation exception (IE) with stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                                                                    |
|                                                        |             |                         |                  | An x87 stack overflow occurred.                                                                                                     |
| Denormalized-operand exception (DE)                    | X           | X                       | X                | A source operand was a denormal value. This exception does not occur if the source operand was in double-extended-precision format. |

## FLD1 Floating-Point Load +1.0

Pushes the floating-point value +1.0 onto the register stack.

| Mnemonic | Opcode | Description                            |
|----------|--------|----------------------------------------|
| FLD1     | D9 E8  | Push +1.0 onto the x87 register stack. |

### Related Instructions

FLD, FLDZ, FLDPI, FLDL2T, FLDL2E, FLDLG2, FLDLN2

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                      |
|--------------------|-------|------------------------------------------------------------------|
| C0                 | U     |                                                                  |
| C1                 | 0     | No x87 stack fault occurred.                                     |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                 | U     |                                                                  |
| C3                 | U     |                                                                  |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

### Exceptions

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                          |
|--------------------------------------------------------|------|--------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                             |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack overflow occurred.                                                             |

## FLDCW Floating-Point Load x87 Control Word

Loads a 16-bit value from the specified memory location into the x87 control word. If the new x87 control word unmask any pending floating point exceptions, then they are handled upon execution of the next x87 floating-point or 64-bit media instruction.

To avoid generating exceptions when loading a new control word, use the FCLEX or FNCLEX instruction to clear any pending exceptions.

| Mnemonic             | Opcode | Description                                                    |
|----------------------|--------|----------------------------------------------------------------|
| FLDCW <i>mem2env</i> | D9 /5  | Load the contents of <i>mem2env</i> into the x87 control word. |

### Related Instructions

FSTCW, FNSTCW, FSTSW, FNSTSW, FSTENV, FNSTENV, FLDENV, FCLEX, FNCLEX

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | U     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|-------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                      | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                      | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                 |             |                         | X                | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                 |             | X                       | X                | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                            |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |

## FLDENV Floating-Point Load x87 Environment

Restores the x87 environment from memory starting at the specified address. The x87 environment consists of the x87 control, status, and tag word registers, the last non-control x87 instruction pointer, the last x87 data pointer, and the opcode of the last completed non-control x87 instruction.

The FLDENV instruction takes a memory operand that specifies the starting address of either a 14-byte or 28-byte area in memory. The 14-byte operand is required for a 16-bit operand-size; the 28-byte memory area is required for both 32-bit and 64-bit operand sizes. The layout of the saved x87 environment within the specified memory area depends on whether the processor is operating in protected or real mode. See “Media and x87 Processor State” in volume 2 for details on how this instruction stores the x87 environment in memory. (Because FSTENV does not save the full 64-bit data and instruction pointers, 64-bit applications should use FXSAVE/FXRSTOR, rather than FSTENV/FLDENV.)

The environment to be loaded is typically stored by a previous FNSTENV or FSTENV instruction. The FLDENV instruction should be executed in the same operating mode as the instruction that stored the x87 environment.

If FLDENV results in set exception flags in the loaded x87 status word register, and these exceptions are unmasked in the x87 control word register, a floating-point exception occurs when the next floating-point instruction is executed (except for the no-wait floating-point instructions).

To avoid generating exceptions when loading a new environment, use the FCLEX or FNCLEX instruction to clear the exception flags in the x87 status word before storing that environment.

| Mnemonic                  | Opcode | Description                                                                 |
|---------------------------|--------|-----------------------------------------------------------------------------|
| FLDENV <i>mem14/28env</i> | D9 /4  | Load the complete contents of the x87 environment from <i>mem14/28env</i> . |

### Related Instructions

FSTENV, FNSTENV, FCLEX, FNCLEX

### rFLAGS Affected

None



**x87 Condition Code**

| x87 Condition Code | Value | Description         |
|--------------------|-------|---------------------|
| C0                 | M     | Loaded from memory. |
| C1                 | M     | Loaded from memory. |
| C2                 | M     | Loaded from memory. |
| C3                 | M     | Loaded from memory. |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                       | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                      | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                      | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                 |      |                 |           | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                 |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                            |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |

## FLDL2E Floating-Point Load $\log_2 e$

Pushes  $\log_2 e$  onto the x87 register stack. The value in ST(0) is the result, in double-extended-precision format, of rounding an internal 66-bit constant according to the setting of the RC field in the x87 control word register.

| Mnemonic | Opcode | Description                                  |
|----------|--------|----------------------------------------------|
| FLDL2E   | D9 EA  | Push $\log_2 e$ onto the x87 register stack. |

### Related Instructions

FLD, FLD1, FLDZ, FLDPI, FLDL2T, FLDLG2, FLDLN2

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code                                                                                         | Value | Description                                                      |
|------------------------------------------------------------------------------------------------------------|-------|------------------------------------------------------------------|
| C0                                                                                                         | U     |                                                                  |
| C1                                                                                                         | 0     | No x87 stack fault occurred.                                     |
|                                                                                                            | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                                                                                                         | U     |                                                                  |
| C3                                                                                                         | U     |                                                                  |
| <i>A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.</i> |       |                                                                  |

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                              |

## FLDL2T Floating-Point Load Log<sub>2</sub> 10

Pushes log<sub>2</sub> 10 onto the x87 register stack. The value in ST(0) is the result, in double-extended-precision format, of rounding an internal 66-bit constant according to the setting of the RC field in the x87 control word register.

| Mnemonic | Opcode | Description                                           |
|----------|--------|-------------------------------------------------------|
| FLDL2T   | D9 E9  | Push log <sub>2</sub> 10 onto the x87 register stack. |

### Related Instructions

FLD, FLD1, FLDZ, FLDPI, FLDL2E, FLDLG2, FLDLN2

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code                                                                                         | Value | Description                                                      |
|------------------------------------------------------------------------------------------------------------|-------|------------------------------------------------------------------|
| C0                                                                                                         | U     |                                                                  |
| C1                                                                                                         | 0     | No x87 stack fault occurred.                                     |
|                                                                                                            | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                                                                                                         | U     |                                                                  |
| C3                                                                                                         | U     |                                                                  |
| <i>A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.</i> |       |                                                                  |

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                              |

## FLDLG2 Floating-Point Load $\log_{10} 2$

Pushes  $\log_{10} 2$  onto the x87 register stack. The value in ST(0) is the result, in double-extended-precision format, of rounding an internal 66-bit constant according to the setting of the RC field in the x87 control word register.

| Mnemonic | Opcode | Description                                     |
|----------|--------|-------------------------------------------------|
| FLDLG2   | D9 EC  | Push $\log_{10} 2$ onto the x87 register stack. |

### Related Instructions

FLD, FLD1, FLDZ, FLDPI, FLDL2T, FLDL2E, FLDLN2

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                      |
|--------------------|-------|------------------------------------------------------------------|
| C0                 | U     |                                                                  |
| C1                 | 0     | No x87 stack fault occurred.                                     |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                 | U     |                                                                  |
| C3                 | U     |                                                                  |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                              |

## FLDLN2 Floating-Point Load Ln 2

Pushes  $\log_2 2$  onto the x87 register stack. The value in ST(0) is the result, in double-extended-precision format, of rounding an internal 66-bit constant according to the setting of the RC field in the x87 control word register.

| Mnemonic | Opcode | Description                                  |
|----------|--------|----------------------------------------------|
| FLDLN2   | D9 ED  | Push $\log_2 2$ onto the x87 register stack. |

### Related Instructions

FLD, FLD1, FLDZ, FLDPI, FLDL2T, FLDL2E, FLDLG2

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code                                                                                         | Value | Description                                                      |
|------------------------------------------------------------------------------------------------------------|-------|------------------------------------------------------------------|
| C0                                                                                                         | U     |                                                                  |
| C1                                                                                                         | 0     | No x87 stack fault occurred.                                     |
|                                                                                                            | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                                                                                                         | U     |                                                                  |
| C3                                                                                                         | U     |                                                                  |
| <i>A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.</i> |       |                                                                  |



**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                              |

**FLDPI****Floating-Point Load Pi**

Pushes  $\pi$  onto the x87 register stack. The value in ST(0) is the result, in double-extended-precision format, of rounding an internal 66-bit constant according to the setting of the RC field in the x87 control word register.

| Mnemonic | Opcode | Description                             |
|----------|--------|-----------------------------------------|
| FLDPI    | D9 EB  | Push $\pi$ onto the x87 register stack. |

**Related Instructions**

FLD, FLD1, FLDZ, FLDL2T, FLDL2E, FLDLG2, FLDLN2

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                      |
|--------------------|-------|------------------------------------------------------------------|
| C0                 | U     |                                                                  |
| C1                 | 0     | No x87 stack fault occurred.                                     |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                 | U     |                                                                  |
| C3                 | U     |                                                                  |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack overflow occurred.                                                              |

## FLDZ Floating-Point Load +0.0

Pushes +0.0 onto the x87 register stack.

| Mnemonic | Opcode | Description                            |
|----------|--------|----------------------------------------|
| FLDZ     | D9 EE  | Push zero onto the x87 register stack. |

### Related Instructions

FLD, FLD1, FLDPI, FLDL2T, FLDL2E, FLDLG2, FLDLN2

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                      |
|--------------------|-------|------------------------------------------------------------------|
| C0                 | U     |                                                                  |
| C1                 | 0     | No x87 stack fault occurred.                                     |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected. |
| C2                 | U     |                                                                  |
| C3                 | U     |                                                                  |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

### Exceptions

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|--------------------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                              |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack overflow occurred.                                                              |

## FMUL Floating-Point Multiply

### FMULP

### FIMUL

Multiplies the value in a floating-point register by the value in a memory location or another stack register and stores the result in the first register. The instruction converts a single-precision or double-precision value in memory to double-extended-precision format before multiplying.

If one operand is specified, the instruction multiplies the value in the ST(0) register by the value in the specified memory location and stores the result in the ST(0) register.

If two operands are specified, the instruction multiplies the value in the ST(0) register by the value in another specified floating-point register and stores the result in the register specified in the first operand.

The FMULP instruction pops the x87 stack after storing the product. The no-operand version of the FMULP instruction multiplies the value in the ST(1) register by the value in the ST(0) register and stores the product in the ST(1) register.

The FIMUL instruction converts a short-integer or word-integer value in memory to double-extended-precision format, multiplies it by the value in ST(0), and stores the product in ST(0).

| Mnemonic                   | Opcode          | Description                                                                         |
|----------------------------|-----------------|-------------------------------------------------------------------------------------|
| FMUL ST(0),ST( <i>i</i> )  | D8 C8+ <i>i</i> | Replace ST(0) with ST(0) * ST( <i>i</i> ).                                          |
| FMUL ST( <i>i</i> ),ST(0)  | DC C8+ <i>i</i> | Replace ST( <i>i</i> ) with ST(0) * ST( <i>i</i> ).                                 |
| FMUL <i>mem32real</i>      | D8 /1           | Replace ST(0) with <i>mem32real</i> * ST(0).                                        |
| FMUL <i>mem64real</i>      | DC /1           | Replace ST(0) with <i>mem64real</i> * ST(0).                                        |
| FMULP                      | DE C9           | Replace ST(1) with ST(0) * ST(1), and pop the x87 register stack.                   |
| FMULP ST( <i>i</i> ),ST(0) | DE C8+ <i>i</i> | Replace ST( <i>i</i> ) with ST(0) * ST( <i>i</i> ), and pop the x87 register stack. |
| FIMUL <i>mem16int</i>      | DE /1           | Replace ST(0) with <i>mem16int</i> * ST(0).                                         |
| FIMUL <i>mem32int</i>      | DA /1           | Replace ST(0) with <i>mem32int</i> * ST(0).                                         |

**Related Instructions**

None.

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                 | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                           |      |              | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point exception pending, #MF | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                |
|--------------------------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------|
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                                   |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                      |
|                                                              | X    | X               | X         | $\pm$ infinity was multiplied by $\pm$ zero.                                      |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                  |
| Denormalized-oper-<br>and exception (DE)                     | X    | X               | X         | A source operand was a denormal value.                                            |
| Overflow exception<br>(OE)                                   | X    | X               | X         | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception<br>(UE)                                  | X    | X               | X         | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception<br>(PE)                                  | X    | X               | X         | A result could not be represented exactly in the destination format.              |

**FNOP****Floating-Point No Operation**

Performs no operation. This instruction affects only the rIP register. It does not otherwise affect the processor context.

| <b>Mnemonic</b> | <b>Opcode</b> | <b>Description</b>    |
|-----------------|---------------|-----------------------|
| FNOP            | D9 D0         | Perform no operation. |

**Related Instructions**

FWAIT, NOP

**rFLAGS Affected**

None

**x87 Condition Code**

None

**Exceptions**

| <b>Exception</b>                                | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|-------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |



## FPATAN Floating-Point Partial Arctangent

Computes the arctangent of the ordinate (Y) in ST(1) divided by the abscissa (X) in ST(0), which is the angle in radians between the X axis and the radius vector from the origin to the point (X, Y). It then stores the result in ST(1) and pops the x87 register stack. The resulting value has the same sign as the ordinate value and a magnitude less than or equal to  $\pi$ .

There is no restriction on the range of values that FPATAN can accept. Table 2-3 shows the results obtained when computing the arctangent of various classes of numbers, assuming that underflow does not occur:

**Table 2-3. Computing Arctangent of Numbers**

|                  |                | X (ST(0))  |                    |            |            |                  |            |            |
|------------------|----------------|------------|--------------------|------------|------------|------------------|------------|------------|
|                  |                | $-\infty$  | <b>-Finite</b>     | <b>-0</b>  | <b>+0</b>  | <b>+Finite</b>   | $+\infty$  | <b>NaN</b> |
| <b>Y (ST(1))</b> | $-\infty$      | $-3\pi/4$  | $-\pi/2$           | $-\pi/2$   | $-\pi/2$   | $-\pi/2$         | $-\pi/4$   | <b>NaN</b> |
|                  | <b>-Finite</b> | $-\pi$     | $-\pi$ to $-\pi/2$ | $-\pi/2$   | $-\pi/2$   | $-\pi/2$ to $-0$ | $-0$       | <b>NaN</b> |
|                  | <b>-0</b>      | $-\pi$     | $-\pi$             | $-\pi$     | $-0$       | $-0$             | $-0$       | <b>NaN</b> |
|                  | <b>+0</b>      | $+\pi$     | $+\pi$             | $+\pi$     | $+0$       | $+0$             | $+0$       | <b>NaN</b> |
|                  | <b>+Finite</b> | $+\pi$     | $+\pi$ to $+\pi/2$ | $+\pi/2$   | $+\pi/2$   | $+\pi/2$ to $+0$ | $+0$       | <b>NaN</b> |
|                  | $+\infty$      | $+3\pi/4$  | $+\pi/2$           | $+\pi/2$   | $+\pi/2$   | $+\pi/2$         | $+\pi/4$   | <b>NaN</b> |
|                  | <b>NaN</b>     | <b>NaN</b> | <b>NaN</b>         | <b>NaN</b> | <b>NaN</b> | <b>NaN</b>       | <b>NaN</b> | <b>NaN</b> |

| <b>Mnemonic</b> | <b>Opcode</b> | <b>Description</b>                                                                                        |
|-----------------|---------------|-----------------------------------------------------------------------------------------------------------|
| FPATAN          | D9 F3         | Compute $\arctan(\text{ST}(1)/\text{ST}(0))$ , store the result in ST(1), and pop the x87 register stack. |

### Related Instructions

FCOS, FPTAN, FSIN, FSINCOS

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                          |
|--------------------------------------------------------------|------|-----------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                                             |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                                |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                            |
| Denormalized-oper-<br>and exception (DE)                     | X    | X               | X         | A source operand was a denormal value.                                                      |
| Underflow exception<br>(UE)                                  | X    | X               | X         | A rounded result was too small to fit into the format of the destination operand.           |
| Precision exception<br>(PE)                                  | X    | X               | X         | A result could not be represented exactly in the destination format.                        |

## FPREM Floating-Point Partial Remainder

Computes the exact remainder obtained by dividing the value in ST(0) by that in ST(1), and stores the result in ST(0). It computes the remainder by an iterative subtract-and-shift long division algorithm in which one quotient bit is calculated in each iteration.

If the exponent difference between ST(0) and ST(1) is less than 64, the instruction computes all integer bits of the quotient, guaranteeing that the remainder is less in magnitude than the divisor in ST(1). If the exponent difference is equal to or greater than 64, it computes only the subset of integer quotient bits numbering between 32 and 63, returns a partial remainder, and sets the C2 condition code bit to 1.

FPREM is supported for software that was written for early x87 coprocessors. Unlike the FPREM1 instruction, FPREM does not compute the partial remainder as specified in IEEE Standard 754.

| Mnemonic | Opcode | Description                                                                            |
|----------|--------|----------------------------------------------------------------------------------------|
| FPREM    | D9 F8  | Compute the remainder of the division of ST(0) by ST(1) and store the result in ST(0). |

```

ExpDiff = Exponent(ST(0)) - Exponent(ST(1))
IF (ExpDiff < 0)
{
    SW.C2 = 0
    {SW.C0, SW.C3, SW.C1} = 0
}
ELSIF (ExpDiff < 64)
{
    Quotient = Floor(ST(0)/ST(1))
    ST(0) = ST(0) - (ST(1) * Quotient)
    SW.C2 = 0
    {SW.C0, SW.C3, SW.C1} = Quotient mod 8
}
ELSE
{
    N = 32 + (ExpDiff mod 32)
    Quotient = Floor ((ST(0)/ST(1))/2^(ExpDiff-N))
    ST(0) = ST(0) - (ST(1) * Quotient * 2^(ExpDiff-N))
    SW.C2 = 1
    {SW.C0, SW.C3, SW.C1} = 0
}

```

**Related Instructions**

FPREM1, FABS, FRNDINT, FXTRACT, FCHS

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                                                   |
|--------------------|-------|-----------------------------------------------------------------------------------------------|
| C0                 | M     | Set equal to the value of bit 2 of the quotient.                                              |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected.                             |
|                    | M     | Set equal to the value of bit 0 of the quotient, if there was no fault.                       |
| C2                 | 0     | FPREM generated the partial remainder.                                                        |
|                    | 1     | The source operands differed by more than a factor of $2^{64}$ , so the result is incomplete. |
| C3                 | M     | Set equal to the value of bit 1 of the quotient.                                              |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                          |
|--------------------------------------------------------|------|--------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                             |
| Invalid-operation exception (IE)                       | X    | X            | X         | A source operand was an SNaN value or an unsupported format.                                |
|                                                        | X    | X            | X         | ST(0) was $\pm$ infinity.                                                                   |
|                                                        | X    | X            | X         | ST(0) and ST(1) were both $\pm$ zero.                                                       |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack underflow occurred.                                                            |

| <b>Exception</b>                         | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Zero-divide exception (ZE)               | X           | X                       | X                | ST(1) was $\pm$ zero and ST(0) was not $\pm$ zero or $\pm$ infinity.              |
| Denormalized-oper-<br>and exception (DE) | X           | X                       | X                | A source operand was a denormal value.                                            |
| Underflow exception (UE)                 | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand. |

## FPREM1 Floating-Point Partial Remainder

Computes the IEEE Standard 754 remainder obtained by dividing the value in ST(0) by that in ST(1), and stores the result in ST(0). Unlike FPREM, it rounds the integer quotient to the nearest even integer and returns the remainder corresponding to the back multiply of the rounded quotient.

If the exponent difference between ST(0) and ST(1) is less than 64, the instruction computes all integer as well as additional fractional bits of the quotient to do the rounding. The remainder returned is a complete remainder and is less than or equal to one half of the magnitude of the divisor. If the exponent difference is equal to or greater than 64, it computes only the subset of integer quotient bits numbering between 32 and 63, returns the partial remainder, and sets the C2 condition code bit to 1.

Rounding control has no effect. FPREM1 results are exact.

| Mnemonic | Opcode | Description                                                                                              |
|----------|--------|----------------------------------------------------------------------------------------------------------|
| FPREM1   | D9 F5  | Compute the IEEE standard 754 remainder of the division of ST(0) by ST(1) and store the result in ST(0). |

### Action

```

ExpDiff = Exponent(ST(0)) - Exponent(ST(1))
IF (ExpDiff < 0)
{
    SW.C2 = 0
    {SW.C0, SW.C3, SW.C1} = 0
}
ELSIF (ExpDiff < 64)
{
    Quotient = Integer obtained by rounding (ST(0)/ST(1))
                to nearest even integer
    ST(0) = ST(0) - (ST(1) * Quotient)
    SW.C2 = 0
    {SW.C0, SW.C3, SW.C1} = Quotient mod 8
}
ELSE
{
    N = 32 + (ExpDiff mod 32)
    Quotient = Floor ((ST(0)/ST(1))/2^(ExpDiff-N))
    ST(0) = ST(0) - (ST(1) * Quotient * 2^(ExpDiff-N))
    SW.C2 = 1
    {SW.C0, SW.C3, SW.C1} = 0
}

```

**Related Instructions**

FPREM, FABS, FRNDINT, FXTRACT, FCHS

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                                                   |
|--------------------|-------|-----------------------------------------------------------------------------------------------|
| C0                 | M     | Set equal to the value of bit 2 of the quotient.                                              |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected.                             |
|                    | M     | Set equal to the value of the bit 0 of the quotient, if there was no fault.                   |
| C2                 | 0     | FPREM1 generated the partial remainder.                                                       |
|                    | 1     | The source operands differed by more than a factor of $2^{64}$ , so the result is incomplete. |
| C3                 | M     | Set equal to the value of bit 1 of the quotient.                                              |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                          |
|--------------------------------------------------------|------|--------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                             |
| Invalid-operation exception (IE)                       | X    | X            | X         | A source operand was an SNaN value or an unsupported format.                                |
|                                                        | X    | X            | X         | ST(0) was $\pm$ infinity.                                                                   |
|                                                        | X    | X            | X         | ST(0) and ST(1) were both $\pm$ zero.                                                       |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack underflow occurred.                                                            |

| Exception                                | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                |
|------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------|
| Zero-divide exception (ZE)               | X    | X               | X         | ST(1) was $\pm 0$ and ST(0) was not $\pm$ zero or $\pm$ infinity.                 |
| Denormalized-oper-<br>and exception (DE) | X    | X               | X         | A source operand was a denormal value.                                            |
| Underflow exception (UE)                 | X    | X               | X         | A rounded result was too small to fit into the format of the destination operand. |



## FPTAN Floating-Point Partial Tangent

Computes the tangent of the radian value in ST(0), stores the result in ST(0), and pushes a value of 1.0 onto the x87 register stack.

The source value must be between  $-2^{63}$  and  $+2^{63}$  radians. To convert a source value outside of this range to an equivalent acceptable value, use the FPREM instruction to divide the value with a divisor of  $2\pi$ . If the source value lies outside the specified range, the instruction sets the C2 bit of the x87 status word to 1 and does not change the value in ST(0).

| Mnemonic | Opcode | Description                                                                         |
|----------|--------|-------------------------------------------------------------------------------------|
| FPTAN    | D9 F2  | Replace ST(0) with the tangent of ST(0), then push 1.0 onto the x87 register stack. |

### Related Instructions

FCOS, FPATAN, FSIN, FSINCOS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected.  |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | 0     | Source operand was in range.                                      |
|                    | 1     | Source operand was out of range.                                  |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|--------------------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                             |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                |
|                                                              | X           | X                       | X                | A source operand was $\pm$ infinity.                                                        |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                            |
|                                                              | X           | X                       | X                | An x87 stack overflow occurred.                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                      |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.           |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                        |

## FRNDINT Floating-Point Round to Integer

Rounds the value in ST(0) to an integer, depending on the setting of the rounding control (RC) field of the x87 control word, and stores the result in ST(0).

If the initial value in ST(0) is  $\infty$ , the instruction does not change ST(0). If the value in ST(0) is not an integer, it sets the precision exception (PE) bit of the x87 status word to 1.

| Mnemonic | Opcode | Description                                |
|----------|--------|--------------------------------------------|
| FRNDINT  | D9 FC  | Round the contents of ST(0) to an integer. |

### Related Instructions

FABS, FPREM, FXTRACT, FCHS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|--------------------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                             |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                            |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                      |
| Precision exception<br>(PE)                                  | X           | X                       | X                | The source operand was not an integral value.                                               |

## FRSTOR Floating-Point Restore x87 and MMX™ State

Restores the complete x87 state from memory starting at the specified address, as stored by a previous call to F(N)SAVE.

The FRSTOR instruction takes a memory operand that specifies the starting address of either a 94-byte or 108-byte area in memory. The 94-byte operand is required for a 16-bit operand-size; the 108-byte memory area is required for both 32-bit and 64-bit operand sizes. The layout of the saved x87 state within the specified memory area depends on whether the processor is operating in protected or real mode. See “Media and x87 Processor State” in volume 2 for details on how this instruction stores the x87 environment in memory. (Because FSAVE does not save the full 64-bit data and instruction pointers, 64-bit applications should use FXSAVE/FXRSTOR, rather than FSAVE/FRSTOR.)

Because the MMX registers are mapped onto the low 64 bits of the x87 floating-point registers, this operation also restores the MMX state.

If FRSTOR results in set exception flags in the loaded x87 status word register, and these exceptions are unmasked in the x87 control word register, a floating-point exception occurs when the next floating-point instruction is executed (except for the no-wait floating-point instructions).

To avoid generating exceptions when loading a new environment, use the FCLEX or FNCLEX instruction to clear the exception flags in the x87 status word before storing that environment.

For details about the memory image restored by FRSTOR, see “Media and x87 Processor State” in volume 2.

| Mnemonic                   | Opcode | Description                                   |
|----------------------------|--------|-----------------------------------------------|
| FRSTOR <i>mem94/108env</i> | DD /4  | Load the x87 state from <i>mem94/108env</i> . |

### Related Instructions

FSAVE, FNSAVE, FXSAVE, FXRSTOR

### rFLAGS Affected

None

**x87 Condition Code**

| x87 Condition Code | Value | Description         |
|--------------------|-------|---------------------|
| C0                 | M     | Loaded from memory. |
| C1                 | M     | Loaded from memory. |
| C2                 | M     | Loaded from memory. |
| C3                 | M     | Loaded from memory. |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                 | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP                   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                           |      |              |           | A null data segment was used to reference memory.                                            |
| Page fault, #PF                           |      | X            | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point exception pending, #MF | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |

## **FSAVE                      Floating-Point Save x87 and MMX™ State** **(FNSAVE)**

Stores the complete x87 state to memory starting at the specified address and reinitializes the x87 state.

The FSAVE instruction takes a memory operand that specifies the starting address of either a 94-byte or 108-byte area in memory. The 94-byte operand is required for a 16-bit operand-size; the 108-byte memory area is required for both 32-bit and 64-bit operand sizes. The layout of the saved x87 state within the specified memory area depends on whether the processor is operating in protected or real mode. See “Media and x87 Processor State” in volume 2 for details on how this instruction stores the x87 environment in memory. (Because FSAVE does not save the full 64-bit data and instruction pointers, 64-bit applications should use FXSAVE/FXRSTOR, rather than FSAVE/FRSTOR.)

Because the MMX registers are mapped onto the low 64 bits of the x87 floating-point registers, this operation also saves the MMX state.

The FNSAVE instruction does not wait for pending unmasked x87 floating-point exceptions to be processed.

Assemblers usually provide an FSAVE macro that expands into the instruction sequence

```
WAIT                ; Opcode 9B
FNSAVE destination ; Opcode DD /6
```

The WAIT (9Bh) instruction checks for pending x87 exceptions and calls an exception handler, if necessary. The FNSAVE instruction then stores the x87 state to the specified destination.

| <b>Mnemonic</b>            | <b>Opcode</b> | <b>Description</b>                                                                                                                 |
|----------------------------|---------------|------------------------------------------------------------------------------------------------------------------------------------|
| FSAVE <i>mem94/108env</i>  | 9B DD /6      | Copy the x87 state to <i>mem94/108env</i> after checking for pending floating-point exceptions, then reinitialize the x87 state.   |
| FNSAVE <i>mem94/108env</i> | DD /6         | Copy the x87 state to <i>mem94/108env</i> without checking for pending floating-point exceptions, then reinitialize the x87 state. |

### **Related Instructions**

FRSTOR, FXSAVE, FXRSTOR

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | 0     |             |
| C1                 | 0     |             |
| C2                 | 0     |             |
| C3                 | 0     |             |

**Exceptions**

| Exception                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                   | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP   | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                              |      |                 | X         | The destination operand was in a nonwritable segment.                                        |
|                              |      |                 | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF              |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC         |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |



## FSCALE Floating-Point Scale

Multiplies the floating-point value in ST(0) by 2 to the power of the integer portion of the floating-point value in ST(1).

This instruction provides an efficient method of multiplying (or dividing) by integral powers of 2 because, typically, it simply adds the integer value to the exponent of the value in ST(0), leaving the significand unaffected. However, if the value in ST(0) is a denormal value, the mantissa is also modified and the result may end up being a normalized number. Likewise, if overflow or underflow results from a scale operation, the mantissa of the resulting value will be different from that of the source.

The FSCALE instruction performs the reverse operation to that of the FXTRACT instruction.

| Mnemonic | Opcode | Description                                          |
|----------|--------|------------------------------------------------------|
| FSCALE   | D9 FD  | Replace ST(0) with $ST(0) * 2^{\text{rdint}(ST(1))}$ |

### Related Instructions

FSQRT, FPREM, FPREM1, FRNDINT, FXTRACT, FABS, FCHS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     | Undefined.                                                        |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     | Undefined.                                                        |
| C3                 | U     | Undefined                                                         |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|--------------------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                             |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                            |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                      |
| Overflow exception<br>(OE)                                   | X           | X                       | X                | A rounded result was too large to fit into the format of the destination operand.           |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.           |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                        |

## FSIN Floating-Point Sine

Computes the sine of the radian value in ST(0) and stores the result in ST(0).

The source value must be in the range  $-2^{63}$  to  $+2^{63}$  radians. If the value lies outside this range, the instruction sets the C2 bit in the x87 status word to 1 and does not change the value in ST(0). To convert a source value outside the range  $-2^{63}$  and  $+2^{63}$  to an equivalent acceptable value, use the FPREM instruction to divide it by  $2\pi$ .

| Mnemonic | Opcode | Description                           |
|----------|--------|---------------------------------------|
| FSIN     | D9 FE  | Replace ST(0) with the sine of ST(0). |

### Related Instructions

FCOS, FPATAN, FPTAN, FSINCOS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code |   | Description                                                       |
|--------------------|---|-------------------------------------------------------------------|
| C0                 | U |                                                                   |
| C1                 | 0 | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0 | Result was rounded down, if a precision exception was detected.   |
|                    | 1 | Result was rounded up, if a precision exception was detected.     |
| C2                 | 0 | Source operand was in range.                                      |
|                    | 1 | Source operand was out of range.                                  |
| C3                 | U |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                 |
|                                                              | X           | X                       | X                | A source operand was $\pm$ infinity.                                                         |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                       |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                         |

**FSINCOS****Floating-Point Sine and Cosine**

Computes the sine and cosine of the value in ST(0), stores the sine in ST(0), and pushes the cosine onto the x87 register stack. The source value must be in the range  $-2^{63}$  to  $+2^{63}$  radians.

If the source operand is outside this range, the instruction sets the C2 bit in the x87 status word to 1 and does not change the value in ST(0). To convert a source value outside the range  $-2^{63}$  and  $+2^{63}$  to an equivalent acceptable value, use the FPREM instruction to divide it by  $2\pi$ .

| Mnemonic | Opcode | Description                                                                                      |
|----------|--------|--------------------------------------------------------------------------------------------------|
| FSINCOS  | D9 FB  | Replace ST(0) with the sine of ST(0), then push the cosine of ST(0) onto the x87 register stack. |

**Related Instructions**

FCOS, FPATAN, FPTAN, FSIN

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected.  |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | 0     | Source operand was in range.                                      |
|                    | 1     | Source operand was out of range.                                  |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                 |
|                                                              | X           | X                       | X                | A source operand was $\pm$ infinity.                                                         |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |
|                                                              | X           | X                       | X                | An x87 stack overflow occurred.                                                              |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                       |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.            |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                         |

## FSQRT Floating-Point Square Root

Computes the square root of the value in ST(0) and stores the result in ST(0). Taking the square root of +infinity returns +infinity.

| Mnemonic | Opcode | Description                                  |
|----------|--------|----------------------------------------------|
| FSQRT    | D9 FA  | Replace ST(0) with the square root of ST(0). |

### Related Instructions

FSCALE, FPREM, FPREM1, FRNDINT, FXTRACT, FABS, FCHS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

### Exceptions

| Exception                                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM                 | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point exception pending, #MF | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                        |

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                   |
|--------------------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------|
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                      |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.         |
|                                                              | X    | X               | X         | A source operand was a negative value (not including -zero).         |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                     |
| Denormalized-oper-<br>and exception (DE)                     | X    | X               | X         | A source operand was a denormal value.                               |
| Precision exception<br>(PE)                                  | X    | X               | X         | A result could not be represented exactly in the destination format. |



## FST Floating-Point Store Stack Top

### FSTP

Copies the value in ST(0) to the specified floating-point register or memory location.

The FSTP instruction pops the x87 stack after copying the value. The instruction FSTP ST(0) is the same as popping the stack with no data transfer.

If the specified destination is a single-precision or double-precision memory location, the instruction converts the value to the appropriate precision format. It does this by truncating the significand of the source value to the width of the memory location and rounding as specified by the rounding mode determined by the RC field of the x87 control word. It also converts the exponent to the width and bias of the destination format.

If the value is too large for the destination format, the instruction sets the overflow exception (OE) bit of the x87 status word. Then, if the overflow exception is unmasked (OM bit cleared to 0 in the x87 control word), the instruction does not perform the store.

If the value is a denormal value, the instruction sets the underflow exception (UE) bit in the x87 status word.

If the value is  $\pm 0$ ,  $\pm\infty$ , or a NaN, the instruction truncates the least significant bits of the significand and exponent to fit the destination location.

| Mnemonic              | Opcode          | Description                                                                    |
|-----------------------|-----------------|--------------------------------------------------------------------------------|
| FST ST( <i>i</i> )    | DD D0+ <i>i</i> | Copy the contents of ST(0) to ST( <i>i</i> ).                                  |
| FST <i>mem32real</i>  | D9 /2           | Copy the contents of ST(0) to <i>mem32real</i> .                               |
| FST <i>mem64real</i>  | DD /2           | Copy the contents of ST(0) to <i>mem64real</i> .                               |
| FSTP ST( <i>i</i> )   | DD D8+ <i>i</i> | Copy the contents of ST(0) to ST( <i>i</i> ) and pop the x87 register stack.   |
| FSTP <i>mem32real</i> | D9 /3           | Copy the contents of ST(0) to <i>mem32real</i> and pop the x87 register stack. |
| FSTP <i>mem64real</i> | DD /3           | Copy the contents of ST(0) to <i>mem64real</i> and pop the x87 register stack. |
| FSTP <i>mem80real</i> | DB /7           | Copy the contents of ST(0) to <i>mem80real</i> and pop the x87 register stack. |

**Related Instructions**

FFREE, FLD, FILD, FIST, FISTP, FBLD, FBSTP

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected.  |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                       | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|-------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                      | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                      | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                 |      |                 | X         | The destination operand was in a nonwritable segment.                                        |
|                                                 |      |                 | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                 |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                            |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |

| Exception                                              | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                |
|--------------------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------|
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |                 |           |                                                                                   |
| Invalid-operation exception (IE)                       | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                      |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                  |
|                                                        | X    | X               | X         | An x87 stack overflow occurred.                                                   |
| Overflow exception (OE)                                | X    | X               | X         | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE)                               | X    | X               | X         | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE)                               | X    | X               | X         | A result could not be represented exactly in the destination format.              |

## **FSTCW (FNSTCW)** **Floating-Point Store Control Word**

Stores the x87 control word in the specified 2-byte memory location. The FNSTCW instruction does not check for possible floating-point exceptions before copying the image of the x87 status register.

Assemblers usually provide an FSTCW macro that expands into the instruction sequence:

```
WAIT                        ; Opcode 9B
FNSTCW destination      ; Opcode D9 /7
```

The WAIT (9Bh) instruction checks for pending x87 exception and calls an exception handler, if necessary. The FNSTCW instruction then stores the state of the x87 control register to the desired destination.

| <b>Mnemonic</b>       | <b>Opcode</b> | <b>Description</b>                                                                                                     |
|-----------------------|---------------|------------------------------------------------------------------------------------------------------------------------|
| FSTCW <i>mem2env</i>  | 9B D9 /7      | Perform a WAIT (9B) to check for pending floating-point exceptions, then copy the x87 control word to <i>mem2env</i> . |
| FNSTCW <i>mem2env</i> | D9 /7         | Copy the x87 control word to <i>mem2env</i> without checking for floating-point exceptions.                            |

### **Related Instructions**

FSTSW, FNSTSW, FSTENV, FNSTENV

### **rFLAGS Affected**

None

### **x87 Condition Code**

| <b>x87 Condition Code</b> | <b>Value</b> | <b>Description</b> |
|---------------------------|--------------|--------------------|
| C0                        | U            |                    |
| C1                        | U            |                    |
| C2                        | U            |                    |
| C3                        | U            |                    |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>          | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|---------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available, #NM | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                | X           | X                       | X                | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP   | X           | X                       | X                | A memory address exceeded a data segment limit or was non-canonical.                         |
|                           |             |                         | X                | The destination operand was in a nonwritable segment.                                        |
|                           |             |                         | X                | A null data segment was used to reference memory.                                            |
| Page fault, #PF           |             | X                       | X                | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC      |             | X                       | X                | An unaligned memory reference was performed while alignment checking was enabled.            |

## **FSTENV** **Floating-Point Store x87 Environment** **(FNSTENV)**

Stores the current x87 environment to memory starting at the specified address, and then masks all floating-point exceptions. The x87 environment consists of the x87 control, status, and tag word registers, the last non-control x87 instruction pointer, the last x87 data pointer, and the opcode of the last completed non-control x87 instruction.

The FSTENV instruction takes a memory operand that specifies the start of either a 14-byte or 28-byte area in memory. The 14-byte operand is required for a 16-bit operand-size; the 28-byte memory area is required for both 32-bit and 64-bit operand sizes. The layout of the saved x87 environment within the specified memory area depends on whether the processor is operating in protected or real mode. See “Media and x87 Processor State” in volume 2 for details on how this instruction stores the x87 environment in memory. (Because FLDENV/FSTENV do not save the full 64-bit data and instruction pointers, 64-bit applications should use FXSAVE/FXRSTOR, rather than FLDENV/FSTENV.)

The FNSTENV instruction does not check for possible floating-point exceptions before storing the environment.

Assemblers usually provide an FSTENV macro that expands into the instruction sequence

```
WAIT                ; Opcode 9B
FNSTENV destination ; Opcode D9 /6
```

The WAIT (9Bh) instruction checks for pending x87 exceptions and calls an exception handler if necessary. The FNSTENV instruction then stores the state of the x87 environment to the specified destination.

Exception handlers often use these instructions because they provide access to the x87 instruction and data pointers. An exception handler typically saves the environment on the stack. The instructions mask all floating-point exceptions after saving the environment to prevent those exceptions from interrupting the exception handler.

| <b>Mnemonic</b> | <b>Opcode</b> | <b>Description</b> |
|-----------------|---------------|--------------------|
|-----------------|---------------|--------------------|

|                            |          |                                                                                                                                                                 |
|----------------------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FSTENV <i>mem14/28env</i>  | 9B D9 /6 | Perform a WAIT (9B) to check for pending floating-point exceptions, then copy the x87 environment to <i>mem14/28env</i> and mask the floating-point exceptions. |
| FNSTENV <i>mem14/28env</i> | D9 /6    | Copy the x87 environment to <i>mem14/28env</i> without checking for pending floating-point exceptions, and mask the exceptions.                                 |

## Related Instructions

FLDENV, FSTSW, FNSTSW, FSTCW, FNSTCW

## rFLAGS Affected

None

## x87 Condition Code

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | U     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

## Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                           |
|---------------------------|------|--------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                | X    | X            | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP   | X    | X            | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                           |      |              | X         | The destination operand was in a nonwritable segment.                                        |
|                           |      |              | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF           |      | X            | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC      |      | X            | X         | An unaligned memory reference was performed while alignment checking was enabled.            |

## FSTSW Floating-Point Store x87 Status Word (FNSTSW)

Stores the current state of the x87 status word register in either the AX register or a specified two-byte memory location. The image of the status word placed in the AX register always reflects the result after the execution of the previous x87 instruction.

The AX form of the instruction is useful for performing conditional branching operations based on the values of x87 condition flags.

The FNSTSW instruction does not check for possible floating-point exceptions before storing the x87 status word.

Assemblers usually provide an FSTSW macro that expands into the instruction sequence:

```
WAIT                               ; Opcode 9B
FNSTSW destination              ; Opcode DD /7 or DF E0
```

The WAIT (9Bh) instruction checks for pending x87 exceptions and calls an exception handler if necessary. The FNSTSW instruction then stores the state of the x87 status register to the desired destination.

| Mnemonic              | Opcode   | Description                                                                                                             |
|-----------------------|----------|-------------------------------------------------------------------------------------------------------------------------|
| FSTSW AX              | 9B DF E0 | Perform a WAIT (9B) to check for pending floating-point exceptions, then copy the x87 status word to the AX register.   |
| FSTSW <i>mem2env</i>  | 9B DD /7 | Perform a WAIT (9B) to check for pending floating-point exceptions, then copy the x87 status word to <i>mem12byte</i> . |
| FNSTSW AX             | DF E0    | Copy the x87 status word to the AX register without checking for pending floating-point exceptions.                     |
| FNSTSW <i>mem2env</i> | DD /7    | Copy the x87 status word to <i>mem12byte</i> without checking for pending floating-point exceptions.                    |

### Related Instructions

FSTCW, FNSTCW, FSTENV, FNSTENV

### rFLAGS Affected

None



**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 | U     |             |
| C1                 | U     |             |
| C2                 | U     |             |
| C3                 | U     |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|---------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available, #NM | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection, #GP   | X    | X               | X         | The destination operand was in a nonwritable segment.                                        |
|                           |      |                 | X         | A null data segment was used to reference memory.                                            |
|                           |      |                 |           |                                                                                              |
| Page fault, #PF           |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC      |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |



**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                          | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|----------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                       | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| Stack, #SS                                         | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                      |
| General protection,<br>#GP                         | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                         |
|                                                    |      |                 | X         | A null data segment was used to reference memory.                                            |
| Page fault, #PF                                    |      | X               | X         | A page fault resulted from the execution of the instruction.                                 |
| Alignment check, #AC                               |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.            |
| x87 floating-point<br>exception pending,<br>#MF    | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b> |      |                 |           |                                                                                              |
| Invalid-operation<br>exception (IE)                | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                                 |
|                                                    | X    | X               | X         | +infinity was subtracted from +infinity.                                                     |
|                                                    | X    | X               | X         | -infinity was subtracted from -infinity.                                                     |

| <b>Exception</b>                                       | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                         |
|--------------------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------|
| Invalid-operation exception (IE) with stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                  |
| Denormalized-oper-<br>and exception (DE)               | X           | X                       | X                | A source operand was a denormal value.                                            |
| Overflow exception (OE)                                | X           | X                       | X                | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception (UE)                               | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand. |
| <b>Precision exception (PE)</b>                        | X           | X                       | X                | A result could not be represented exactly in the destination format.              |



**Related Instructions**

FSUB, FSUBP, FISUB

**rFLAGS Affected**

None

**x87 Condition Code**

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                       | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                          |
|-------------------------------------------------|------|-----------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| Stack, #SS                                      | X    | X               | X         | A memory address exceeded the stack segment limit or was non-canonical.                     |
| General protection,<br>#GP                      | X    | X               | X         | A memory address exceeded a data segment limit or was non-canonical.                        |
|                                                 |      |                 | X         | A null data segment was used to reference memory.                                           |
| Page fault, #PF                                 |      | X               | X         | A page fault resulted from the execution of the instruction.                                |
| Alignment check, #AC                            |      | X               | X         | An unaligned memory reference was performed while alignment checking was enabled.           |
| x87 floating-point<br>exception pending,<br>#MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                       |

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                |
|--------------------------------------------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------|
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                                   |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                      |
|                                                              | X    | X               | X         | +infinity was subtracted from +infinity.                                          |
|                                                              | X    | X               | X         | –infinity was subtracted from –infinity.                                          |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                  |
| Denormalized-oper-<br>and exception (DE)                     | X    | X               | X         | A source operand was a denormal value.                                            |
| Overflow exception<br>(OE)                                   | X    | X               | X         | A rounded result was too large to fit into the format of the destination operand. |
| Underflow exception<br>(UE)                                  | X    | X               | X         | A rounded result was too small to fit into the format of the destination operand. |
| Precision exception (PE)                                     | X    | X               | X         | A result could not be represented exactly in the destination format.              |

## FTST Floating-Point Test with Zero

Compares the value in ST(0) with 0.0, and sets the condition code flags in the x87 status word as shown in the x87 Condition Code table below. The instruction ignores the sign distinction between  $-0.0$  and  $+0.0$ .

| Mnemonic | Opcode | Description           |
|----------|--------|-----------------------|
| FTST     | D9 E4  | Compare ST(0) to 0.0. |

### Related Instructions

FCOM, FCOMP, FCOMPP, FCOMI, FCOMIP, FICOM, FICOMP, FUCOMI, FUCOMIP, FUCOM, FUCOMP, FUCOMPP, FXAM

### rFLAGS Affected

None

### x87 Condition Code

| C3 | C2 | C1 | C0 | Compare Result      |
|----|----|----|----|---------------------|
| 0  | 0  | 0  | 0  | ST(0) > 0.0         |
| 0  | 0  | 0  | 1  | ST(0) < 0.0         |
| 1  | 0  | 0  | 0  | ST(0) = 0.0         |
| 1  | 1  | 0  | 1  | ST(0) was unordered |



**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was a SNaN value, a QNaN value, or an unsupported format..                  |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                       |



**rFLAGS Affected**

None

**x87 Condition Code**

| C3 | C2 | C1 | C0 | Compare Result          |
|----|----|----|----|-------------------------|
| 0  | 0  | 0  | 0  | ST(0) > source          |
| 0  | 0  | 0  | 1  | ST(0) < source          |
| 1  | 0  | 0  | 0  | ST(0) = source          |
| 1  | 1  | 0  | 1  | Operands were unordered |

**Exceptions**

| Exception                                                    | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                           |
|--------------------------------------------------------------|------|-----------------|-----------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |      |                 |           |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X    | X               | X         | A source operand was an SNaN value or an unsupported format.                                 |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X    | X               | X         | An x87 stack underflow occurred.                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X    | X               | X         | A source operand was a denormal value.                                                       |

## **FUCOMI                                      Floating-Point Unordered Compare and Set Eflags**

### **FUCOMIP**

Compares the contents of ST(0) with the contents of another floating-point register, and sets the zero flag (ZF), parity flag (PF), and carry flag (CF) as shown in the rFLAGS Affected table below.

Unlike FCOMI and FCOMIP, the FUCOMI and FUCOMIP instructions do not set the invalid-operation exception (IE) bit in the x87 status word for QNaNs.

After completing the comparison, FUCOMIP pops the x87 register stack.

| <b>Mnemonic</b>              | <b>Opcode</b>   | <b>Description</b>                                                                                                   |
|------------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------|
| FUCOMI ST(0),ST( <i>i</i> )  | DB E8+ <i>i</i> | Compare ST(0) to ST( <i>i</i> ) and set eflags to reflect the result of the comparison.                              |
| FUCOMIP ST(0),ST( <i>i</i> ) | DF E8+ <i>i</i> | Compare ST(0) to ST( <i>i</i> ), set eflags to reflect the result of the comparison, and pop the x87 register stack. |

### **Related Instructions**

FCOM, FCOMPP, FCOMI, FCOMIP, FICOM, FICOMP, FTST, FUCOM, FUCOMP, FUCOMPP, FXAM

**rFLAGS Affected**

| ZF | PF | CF | Compare Result          |
|----|----|----|-------------------------|
| 0  | 0  | 0  | ST(0) > source          |
| 0  | 0  | 1  | ST(0) < source          |
| 1  | 0  | 0  | ST(0) = source          |
| 1  | 1  | 1  | Operands were unordered |

**x87 Condition Code**

| x87 Condition Code | Value | Description |
|--------------------|-------|-------------|
| C0                 |       |             |
| C1                 | 0     |             |
| C2                 |       |             |
| C3                 |       |             |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| Exception                                              | Real | Virtual 8086 | Protected | Cause of Exception                                                                          |
|--------------------------------------------------------|------|--------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available, #NM                              | X    | X            | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point exception pending, #MF              | X    | X            | X         | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>     |      |              |           |                                                                                             |
| Invalid-operation exception (IE)                       | X    | X            | X         | A source operand was an SNaN value or an unsupported format.                                |
| Invalid-operation exception (IE) with stack fault (SF) | X    | X            | X         | An x87 stack underflow occurred.                                                            |
| Denormalized-operand exception (DE)                    | X    | X            | X         | A source operand was a denormal value.                                                      |

## **FWAIT (WAIT) Wait for Unmasked x87 Floating-Point Exceptions**

Forces the processor to test for pending unmasked floating-point exceptions before proceeding.

If there is a pending floating-point exception and CR0.NE = 1, a numeric exception (#MF) is generated. If there is a pending floating-point exception and CR0.NE = 0, FWAIT asserts the FERR output signal, then waits for an external interrupt.

This instruction is useful for insuring that unmasked floating-point exceptions are handled before altering the results of a floating point instruction.

FWAIT and WAIT are synonyms for the same opcode.

| <b>Mnemonic</b> | <b>Opcode</b> | <b>Description</b>                               |
|-----------------|---------------|--------------------------------------------------|
| FWAIT           | 9B            | Check for any pending floating-point exceptions. |

### **Related Instructions**

None

### **rFLAGS Affected**

None

### **x87 Condition Code**

| <b>x87 Condition Code</b>                                                                                  | <b>Value</b> | <b>Description</b> |
|------------------------------------------------------------------------------------------------------------|--------------|--------------------|
| C0                                                                                                         | U            |                    |
| C1                                                                                                         | U            |                    |
| C2                                                                                                         | U            |                    |
| C3                                                                                                         | U            |                    |
| <i>A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.</i> |              |                    |

**Exceptions**

| <b>Exception</b>                                | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                       |
|-------------------------------------------------|-------------|-------------------------|------------------|-----------------------------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                    | X           | X                       | X                | The monitor coprocessor bit (MP) and the task switch bit (TS) of the control register (CR0) were both set to 1. |
| x87 floating-point<br>exception pending,<br>#MF | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                           |

## FXAM Floating-Point Examine

Examines the value in ST(0) and sets the C0, C2, and C3 condition code flags in the x87 status word as shown in the x87 Condition Code table below to indicate whether the value is a NaN, infinity, zero, empty, denormal, normal finite, or unsupported value. The instruction also sets the C1 flag to indicate the sign of the value in ST(0) (0 = positive, 1 = negative).

| Mnemonic | Opcode | Description                                    |
|----------|--------|------------------------------------------------|
| FXAM     | D9 E5  | Characterize the number in the ST(0) register. |

### Related Instructions

FCOM, FCOMP, FCOMPP, FCOMI, FCOMIP, FICOM, FICOMP, FTST, FUCOM, FUCOMI, FUCOMIP, FUCOMP, FUCOMPP

### rFLAGS Affected

None

### x87 Condition Code

| C3 | C2 | C1 | C0 | Meaning             |
|----|----|----|----|---------------------|
| 0  | 0  | 0  | 0  | +unsupported format |
| 0  | 0  | 0  | 1  | +NaN                |
| 0  | 0  | 1  | 0  | -unsupported format |
| 0  | 0  | 1  | 1  | -NaN                |
| 0  | 1  | 0  | 0  | +normal             |
| 0  | 1  | 0  | 1  | +infinity           |
| 0  | 1  | 1  | 0  | -normal             |
| 0  | 1  | 1  | 1  | -infinity           |
| 1  | 0  | 0  | 0  | +0                  |
| 1  | 0  | 0  | 1  | empty               |



| C3 | C2 | C1 | C0 | Meaning   |
|----|----|----|----|-----------|
| 1  | 0  | 1  | 0  | -0        |
| 1  | 0  | 1  | 1  | empty     |
| 1  | 1  | 0  | 0  | +denormal |
| 1  | 1  | 1  | 0  | -denormal |

### Exceptions

| Exception                                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                          |
|-------------------------------------------|------|-----------------|-----------|---------------------------------------------------------------------------------------------|
| Device not available, #NM                 | X    | X               | X         | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point exception pending, #MF | X    | X               | X         | An unmasked x87 floating-point exception was pending.                                       |

## FXCH Floating-Point Exchange

Exchanges the value in ST(0) with the value in any other x87 register. If no operand is specified, the instruction exchanges the values in ST(0) and ST(1).

Use this instruction to move a value from an x87 register to ST(0) for subsequent processing by a floating-point instruction that can only operate on ST(0).

| Mnemonic            | Opcode          | Description                                        |
|---------------------|-----------------|----------------------------------------------------|
| FXCH                | D9 C9           | Exchange the contents of ST(0) and ST(1).          |
| FXCH ST( <i>i</i> ) | D9 C8+ <i>i</i> | Exchange the contents of ST(0) and ST( <i>i</i> ). |

### Related Instructions

FLD, FST, FSTP

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code                                                                                         | Value | Description |
|------------------------------------------------------------------------------------------------------------|-------|-------------|
| C0                                                                                                         | U     |             |
| C1                                                                                                         | 0     |             |
| C2                                                                                                         | U     |             |
| C3                                                                                                         | U     |             |
| <i>A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.</i> |       |             |

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |

## **FXRSTOR**

## **Restore XMM, MMX™, and x87 State**

Restores the XMM, MMX, and x87 state. The data loaded from memory is the state information previously saved using the FXSAVE instruction. Restoring data with FXRSTOR that had been previously saved with an FSAVE (rather than FXSAVE) instruction results in an incorrect restoration.

If FXRSTOR results in set exception flags in the loaded x87 status word register, and these exceptions are unmasked in the x87 control word register, a floating-point exception occurs when the next floating-point instruction is executed (except for the no-wait floating-point instructions).

If the restored MXCSR register contains a set bit in an exception status flag, and the corresponding exception mask bit is cleared (indicating an unmasked exception), loading the MXCSR register from memory does not cause a SIMD floating-point exception (#XF).

FXRSTOR does not restore the x87 error pointers (last instruction pointer, last data pointer, and last opcode), except in the relatively rare cases in which the exception-summary (ES) bit in the x87 status word is set to 1, indicating that an unmasked x87 exception has occurred.

The architecture supports two memory formats for FXRSTOR, a 512-byte 32-bit legacy format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is accomplished by using the corresponding effective operand size in the FXRSTOR instruction. If software running in 64-bit mode executes an FXRSTOR with a 32-bit operand size (no REX-prefix operand-size override), the 32-bit legacy format is used. If software running in 64-bit mode executes an FXRSTOR with a 64-bit operand size (requires REX-prefix operand-size override), the 64-bit format is used. For details about the memory image restored by FXRSTOR, see “Saving Media and x87 Processor State” in volume 2.

If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXRSTOR does not restore the XMM registers (XMM0–XMM15) when executed in 64-bit mode at CPL 0. MXCSR is restored whether fast-FXSAVE/FXRSTOR is enabled or not. Software can use CPUID to determine whether the fast-FXSAVE/FXRSTOR feature is available. (See “CPUID” in Volume 3.)

If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, the saved image of XMM0–XMM15 and MXCSR is not loaded into the processor. A general-protection exception occurs if there is an attempt to load a non-zero value to the bits in MXCSR that are defined as reserved (bits 31–16).

| Mnemonic                 | Opcode   | Description                                                      |
|--------------------------|----------|------------------------------------------------------------------|
| FXRSTOR <i>mem512env</i> | OF AE /1 | Restores XMM, MMX™, and x87 state from 512-byte memory location. |

### Related Instructions

FWAIT, FXSAVE

### rFLAGS Affected

None

### MXCSR Flags Affected

| FZ | RC |    | PM | UM | OM | ZM | DM | IM | DAZ | PE | UE | OE | ZE | DE | IE |
|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|----|
| M  | M  | M  | M  | M  | M  | M  | M  | M  | M   | M  | M  | M  | M  | M  | M  |
| 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6   | 5  | 4  | 3  | 2  | 1  | 0  |

**Note:**

*A flag that can be set to one or zero is M (modified). Unaffected flags are blank. Shaded fields are reserved.*

### Exceptions

| Exception                 | Real | Virtual 8086 | Protected | Cause of Exception                                                                                                                      |
|---------------------------|------|--------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X            | X         | The FXSAVE/FXRSTOR instructions are not supported, as indicated by bit 24 of CPUID standard function 1 or extended function 8000_0001h. |
|                           | X    | X            | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                               |
| Device not available, #NM | X    | X            | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                           |

| Exception               | Real | Virtual<br>8086 | Protected | Cause of Exception                                                       |
|-------------------------|------|-----------------|-----------|--------------------------------------------------------------------------|
| Stack, #SS              | X    | X               | X         | A memory address exceeded the stack segment limit, or was non-canonical. |
| General protection, #GP | X    | X               | X         | A memory address exceeded the data segment limit or was non-canonical.   |
|                         |      |                 | X         | A null data segment was used to reference memory.                        |
|                         | X    | X               | X         | The memory operand was not aligned on a 16-byte boundary.                |
|                         | X    | X               | X         | Ones were written to the reserved bits in MXCSR.                         |
| Page fault, #PF         |      | X               | X         | A page fault resulted from the execution of the instruction.             |

**FXSAVE****Save XMM, MMX™, and x87 State**

Saves the XMM, MMX, and x87 state. A memory location that is not aligned on a 16-byte boundary causes a general-protection exception.

Unlike FSAVE and FNSAVE, FXSAVE does not alter the x87 tag bits. The contents of the saved MMX/x87 data registers are retained, thus indicating that the registers may be valid (or whatever other value the x87 tag bits indicated prior to the save). To invalidate the contents of the MMX/x87 data registers after FXSAVE, software must execute a FINIT instruction. Also, FXSAVE (like FNSAVE) does not check for pending unmasked x87 floating-point exceptions. An FWAIT instruction can be used for this purpose.

FXSAVE does not save the x87 pointer registers (last instruction pointer, last data pointer, and last opcode), except in the relatively rare cases in which the exception-summary (ES) bit in the x87 status word is set to 1, indicating that an unmasked x87 exception has occurred.

The architecture supports two memory formats for FXSAVE, a 512-byte 32-bit legacy format and a 512-byte 64-bit format. Selection of the 32-bit or 64-bit format is accomplished by using the corresponding effective operand size in the FXSAVE instruction. If software running in 64-bit mode executes an FXSAVE with a 32-bit operand size (no REX-prefix operand-size override), the 32-bit legacy format is used. If software running in 64-bit mode executes an FXSAVE with a 64-bit operand size (requires REX-prefix operand-size override), the 64-bit format is used. For details about the memory image restored by FXRSTOR, see “Saving Media and x87 Processor State” in volume 2.

If the fast-FXSAVE/FXRSTOR (FFXSR) feature is enabled in EFER, FXSAVE does not save the XMM registers (XMM0–XMM15) when executed in 64-bit mode at CPL 0. MXCSR is saved whether fast-FXSAVE/FXRSTOR is enabled or not. Software can use CPUID to determine whether the fast-FXSAVE/FXRSTOR feature is available. (See “CPUID” in Volume 3.)

If the operating-system FXSAVE/FXRSTOR support bit (OSFXSR) of CR4 is cleared to 0, FXSAVE does not save the image of XMM0–XMM15 or MXCSR. For details about the CR4.OSFXSR bit, see “FXSAVE/FXRSTOR Support (OSFXSR) Bit” in volume 2.

| Mnemonic                | Opcode   | Description                                                 |
|-------------------------|----------|-------------------------------------------------------------|
| FXSAVE <i>mem512env</i> | OF AE /0 | Saves XMM, MMX™, and x87 state to 512-byte memory location. |

**Related Instructions**

FINIT, FNSAVE, FRSTOR, FSAVE, FXRSTOR, LDMXCSR, STMXCSR

**rFLAGS Affected**

None

**MXCSR Flags Affected**

None

**Exceptions**

| Exception                 | Real | Virtual<br>8086 | Protected | Cause of Exception                                                                                                                      |
|---------------------------|------|-----------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Invalid opcode, #UD       | X    | X               | X         | The FXSAVE/FXRSTOR instructions are not supported, as indicated by bit 24 of CPUID standard function 1 or extended function 8000_0001h. |
|                           | X    | X               | X         | The emulate bit (EM) of CR0 was set to 1.                                                                                               |
| Device not available, #NM | X    | X               | X         | The task-switch bit (TS) of CR0 was set to 1.                                                                                           |
| Stack, #SS                | X    | X               | X         | A memory address exceeded the stack segment limit, or was non-canonical.                                                                |
| General protection, #GP   | X    | X               | X         | A memory address exceeded the data segment limit or was non-canonical.                                                                  |
|                           |      |                 | X         | A null data segment was used to reference memory.                                                                                       |
|                           |      |                 | X         | The destination operand was in a non-writable segment.                                                                                  |
|                           | X    | X               | X         | The memory operand was not aligned on a 16-byte boundary.                                                                               |
| Page fault, #PF           |      | X               | X         | A page fault resulted from the execution of the instruction.                                                                            |



## FXTRACT Floating-Point Extract Exponent and Significand

Extracts the exponent and significand portions of the floating-point value in ST(0), stores the exponent in ST(0), and then pushes the significand onto the x87 register stack. After this operation, the new ST(0) contains a real number with the sign and value of the original significand and an exponent of 3FFFh (biased value for true exponent of zero), and ST(1) contains a real number that is the value of the original value's true (unbiased) exponent.

The FXTRACT instruction is useful for converting a double-extended-precision number to its decimal representation.

If the zero-divide-exception mask (ZM) bit of the x87 control word is set to 1 and the source value is  $\pm 0$ , then the instruction stores  $\pm$ zero in ST(0) and an exponent value of  $-\infty$  in register ST(1).

| Mnemonic | Opcode | Description                                                                                                                       |
|----------|--------|-----------------------------------------------------------------------------------------------------------------------------------|
| FXTRACT  | D9 F4  | Extract the exponent and significand of ST(0), store the exponent in ST(0), and push the significand onto the x87 register stack. |

### Related Instructions

FABS, FPREM, FRNDINT, FCHS

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 1     | x87 stack overflow, if an x87 register stack fault was detected.  |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                   |
|--------------------------------------------------------------|-------------|-------------------------|------------------|---------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) is set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                       |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                             |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                            |
|                                                              | X           | X                       | X                | An x87 stack overflow occurred.                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                      |
| Zero-divide exception<br>(ZE)                                | X           | X                       | X                | The source operand was $\pm$ zero.                                                          |

## FYL2X Floating-Point $y * \text{Log}_2(x)$

Computes  $(\text{ST}(1) * \log_2(\text{ST}(0)))$ , stores the result in  $\text{ST}(1)$ , and pops the x87 register stack. The value in  $\text{ST}(0)$  must be greater than zero.

If the zero-divide-exception mask (ZM) bit in the x87 control word is set to 1 and  $\text{ST}(0)$  contains  $\pm\text{zero}$ , the instruction returns  $\infty$  with the opposite sign of the value in register  $\text{ST}(1)$ .

| Mnemonic | Opcode | Description                                                                                          |
|----------|--------|------------------------------------------------------------------------------------------------------|
| FYL2X    | D9 F1  | Replace $\text{ST}(1)$ with $\text{ST}(1) * \log_2(\text{ST}(0))$ , then pop the x87 register stack. |

### Related Instructions

FYL2XP1, F2XM1

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|--------------------------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1.                 |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                                              |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN value or an unsupported format.                                                 |
|                                                              | X           | X                       | X                | The source operand in ST(0) was a negative finite value (not -zero).                                         |
|                                                              | X           | X                       | X                | The source operand in ST(0) was +1 and the source operand in ST(1) was $\pm$ infinity.                       |
|                                                              | X           | X                       | X                | The source operand in ST(0) was -infinity.                                                                   |
|                                                              | X           | X                       | X                | The source operand in ST(0) was $\pm$ zero or $\pm$ infinity and the source operand in ST(1) was $\pm$ zero. |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                                       |
| Zero-divide exception<br>(ZE)                                | X           | X                       | X                | The source operand in ST(0) was $\pm$ zero and the source operand in ST(1) was a finite value.               |
| Overflow exception<br>(OE)                                   | X           | X                       | X                | A rounded result was too large to fit into the format of the destination operand.                            |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.                            |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                                         |

## FYL2XP1 Floating-Point $y * \text{Log}_2(x+1)$

Computes  $(ST(1) * \log_2(ST(0) + 1.0))$ , stores the result in  $ST(1)$ , and pops the x87 register stack. The value in  $ST(0)$  must be in the range  $\text{sqrt}(1/2)-1$  to  $\text{sqrt}(2)-1$ .

| Mnemonic | Opcode | Description                                                                           |
|----------|--------|---------------------------------------------------------------------------------------|
| FYL2XP1  | D9 F9  | Replace $ST(1)$ with $ST(1) * \log_2(ST(0) + 1.0)$ , then pop the x87 register stack. |

### Related Instructions

FYL2X, F2XM1

### rFLAGS Affected

None

### x87 Condition Code

| x87 Condition Code | Value | Description                                                       |
|--------------------|-------|-------------------------------------------------------------------|
| C0                 | U     |                                                                   |
| C1                 | 0     | x87 stack underflow, if an x87 register stack fault was detected. |
|                    | 0     | Result was rounded down, if a precision exception was detected.   |
|                    | 1     | Result was rounded up, if a precision exception was detected.     |
| C2                 | U     |                                                                   |
| C3                 | U     |                                                                   |

*A flag set to 1 or cleared to 0 is M (modified). Unaffected flags are blank. Undefined flags are U.*

**Exceptions**

| <b>Exception</b>                                             | <b>Real</b> | <b>Virtual<br/>8086</b> | <b>Protected</b> | <b>Cause of Exception</b>                                                                    |
|--------------------------------------------------------------|-------------|-------------------------|------------------|----------------------------------------------------------------------------------------------|
| Device not available,<br>#NM                                 | X           | X                       | X                | The emulate bit (EM) or the task switch bit (TS) of the control register (CR0) was set to 1. |
| x87 floating-point<br>exception pending,<br>#MF              | X           | X                       | X                | An unmasked x87 floating-point exception was pending.                                        |
| <b>x87 Floating-Point Exception Generated, #MF</b>           |             |                         |                  |                                                                                              |
| Invalid-operation<br>exception (IE)                          | X           | X                       | X                | A source operand was an SNaN or unsupported format.                                          |
|                                                              | X           | X                       | X                | The source operand in ST(0) was $\pm 0$ and the source operand in ST(1) was $\pm$ infinity.  |
| Invalid-operation<br>exception (IE) with<br>stack fault (SF) | X           | X                       | X                | An x87 stack underflow occurred.                                                             |
| Denormalized-oper-<br>and exception (DE)                     | X           | X                       | X                | A source operand was a denormal value.                                                       |
| Overflow exception<br>(OE)                                   | X           | X                       | X                | A rounded result was too large to fit into the format of the destination operand.            |
| Underflow exception<br>(UE)                                  | X           | X                       | X                | A rounded result was too small to fit into the format of the destination operand.            |
| Precision exception<br>(PE)                                  | X           | X                       | X                | A result could not be represented exactly in the destination format.                         |

# Index

## Numerics

|                  |      |
|------------------|------|
| 16-bit mode..... | xvii |
| 32-bit mode..... | xvii |
| 64-bit mode..... | xvii |

## A

|                    |      |
|--------------------|------|
| addressing         |      |
| RIP-relative ..... | xxii |

## B

|                      |      |
|----------------------|------|
| biased exponent..... | xvii |
|----------------------|------|

## C

|                         |       |
|-------------------------|-------|
| commit .....            | xviii |
| compatibility mode..... | xvii  |
| condition codes         |       |
| x87 .....               | 237   |
| CVTPD2PI .....          | 4     |
| CVTPI2PD .....          | 7     |
| CVTPI2PS.....           | 9     |
| CVTPS2PI.....           | 11    |
| CVTTPD2PI.....          | 14    |
| CVTTPS2PI .....         | 17    |

## D

|                         |       |
|-------------------------|-------|
| direct referencing..... | xviii |
| displacements .....     | xviii |
| double quadword .....   | xviii |
| doubleword.....         | xviii |

## E

|                              |       |
|------------------------------|-------|
| eAX–eSP register.....        | xxiv  |
| effective address size ..... | xix   |
| effective operand size ..... | xix   |
| eFLAGS register .....        | xxv   |
| eIP register .....           | xxv   |
| element.....                 | xix   |
| EMMS .....                   | 20    |
| endian order.....            | xxvii |
| exceptions.....              | xix   |
| exponent .....               | xvii  |

## F

|              |     |
|--------------|-----|
| F2XM1 .....  | 238 |
| FABS .....   | 240 |
| FADDx .....  | 242 |
| FBLD .....   | 245 |
| FBSTP .....  | 247 |
| FCHS.....    | 249 |
| FCLEX .....  | 251 |
| FCMOVcc..... | 253 |

|               |         |
|---------------|---------|
| FCOMIx.....   | 258     |
| FCOMx .....   | 255     |
| FCOS .....    | 260     |
| FDECSTP ..... | 262     |
| FDIVRx .....  | 267     |
| FDIVx .....   | 264     |
| FEMMS .....   | 22      |
| FFREE.....    | 270     |
| FICOMx.....   | 271     |
| FILD .....    | 273     |
| FINCSTP ..... | 275     |
| FINIT .....   | 277     |
| FISTTP .....  | 282     |
| FISTx.....    | 279     |
| FLD.....      | 285     |
| FLD1.....     | 287     |
| FLDCW.....    | 288     |
| FLDENV.....   | 290     |
| FLDL2E.....   | 292     |
| FLDL2T .....  | 294     |
| FLDLG2.....   | 296     |
| FLDLN2.....   | 298     |
| FLDPI.....    | 300     |
| FLDZ .....    | 302     |
| flush.....    | xix     |
| FMULx .....   | 303     |
| FNCLEX .....  | 251     |
| FNINIT .....  | 277     |
| FNOP .....    | 306     |
| FNSAVE .....  | 24, 321 |
| FNSTCW .....  | 334     |
| FNSTENV ..... | 336     |
| FNSTSW.....   | 338     |
| FPATAN.....   | 307     |
| FPREM.....    | 309     |
| FPREM1.....   | 312     |
| FPTAN.....    | 315     |
| FRNDINT ..... | 317     |
| FRSTOR .....  | 26, 319 |
| FSAVE .....   | 321     |
| FSCALE .....  | 323     |
| FSIN.....     | 325     |
| FSINCOS ..... | 327     |
| FSQRT .....   | 329     |
| FST .....     | 331     |
| FSTCW .....   | 334     |
| FSTENV .....  | 336     |
| FSTSW.....    | 338     |

|                           |         |                |      |
|---------------------------|---------|----------------|------|
| FSUBR <sub>x</sub> .....  | 343     | <b>O</b>       |      |
| FSUB <sub>x</sub> .....   | 340     | octword .....  | xxi  |
| FTST .....                | 346     | offset .....   | xxi  |
| FUCOMI <sub>x</sub> ..... | 350     | overflow ..... | xxi  |
| FUCOM <sub>x</sub> .....  | 348     | <b>P</b>       |      |
| FWAIT .....               | 352     | packed .....   | xxii |
| FXAM .....                | 354     | PACKSSDW ..... | 46   |
| FXCH .....                | 356     | PACKSSWB ..... | 48   |
| FXRSTOR .....             | 28, 358 | PACKUSWB ..... | 50   |
| FXSAVE .....              | 31, 361 | PADDB .....    | 52   |
| FXTRACT .....             | 363     | PADDD .....    | 54   |
| FYL2X .....               | 365     | PADDQ .....    | 56   |
| FYL2XP1 .....             | 367     | PADDSB .....   | 58   |
| <b>I</b>                  |         | PADDSW .....   | 60   |
| IGN .....                 | xx      | PADDUSB .....  | 62   |
| indirect .....            | xx      | PADDUSW .....  | 64   |
| instructions              |         | PADDW .....    | 66   |
| 3DNow!™ .....             | 1       | PAND .....     | 68   |
| 64-bit media .....        | 1       | PANDN .....    | 70   |
| SSE .....                 | 3       | PAVGB .....    | 72   |
| x87 .....                 | 237     | PAVGUSB .....  | 74   |
| <b>L</b>                  |         | PAVGW .....    | 76   |
| legacy mode .....         | xx      | PCMPEQB .....  | 78   |
| legacy x86 .....          | xx      | PCMPEQD .....  | 80   |
| long mode .....           | xx      | PCMPEQW .....  | 82   |
| LSB .....                 | xx      | PCMPGTB .....  | 84   |
| lsb .....                 | xx      | PCMPGTD .....  | 86   |
| <b>M</b>                  |         | PCMPGTW .....  | 88   |
| mask .....                | xxi     | PEXTRW .....   | 90   |
| MASKMOVQ .....            | 33      | PF2ID .....    | 92   |
| MBZ .....                 | xxi     | PF2IW .....    | 94   |
| modes                     |         | PFACC .....    | 97   |
| 16-bit .....              | xvii    | PFADD .....    | 100  |
| 32-bit .....              | xvii    | PFCMPEQ .....  | 103  |
| 64-bit .....              | xvii    | PFCMPGE .....  | 106  |
| compatibility .....       | xvii    | PFCMPGT .....  | 109  |
| legacy .....              | xx      | PFMAX .....    | 112  |
| long .....                | xx      | PFMIN .....    | 115  |
| protected .....           | xxii    | PFMUL .....    | 118  |
| real .....                | xxii    | PFNACC .....   | 121  |
| virtual-8086 .....        | xxiv    | PFPNACC .....  | 124  |
| moffset .....             | xxi     | PFRCP .....    | 127  |
| MOVD .....                | 35      | PFRCPIT1 ..... | 130  |
| MOVDQ2Q .....             | 38      | PFRCPIT2 ..... | 133  |
| MOVNTQ .....              | 40      | PFRSQIT1 ..... | 136  |
| MOVQ .....                | 42      | PFRSQRT .....  | 139  |
| MOVQ2DQ .....             | 44      | PFSUB .....    | 142  |
| MSB .....                 | xxi     | PFSUBR .....   | 145  |
| msb .....                 | xxi     | PI2FD .....    | 148  |
| MSR .....                 | xxv     | PI2FW .....    | 150  |
|                           |         | PINSRW .....   | 152  |



|                                  |      |                               |       |
|----------------------------------|------|-------------------------------|-------|
| PMADDWD .....                    | 154  | r8–r15 .....                  | xxv   |
| PMAXSW .....                     | 156  | rAX–rSP .....                 | xxvi  |
| PMAXUB .....                     | 158  | rFLAGS .....                  | xxvi  |
| PMINSW .....                     | 160  | rIP .....                     | xxvi  |
| PMINUB .....                     | 162  | relative .....                | xxii  |
| PMOVMSKB .....                   | 164  | revision history .....        | xiii  |
| PMULHRW .....                    | 166  | rFLAGS register .....         | xxvi  |
| PMULHUW .....                    | 168  | rIP register .....            | xxvi  |
| PMULHW .....                     | 170  | RIP-relative addressing ..... | xxii  |
| PMULLW .....                     | 172  | <b>S</b>                      |       |
| PMULUDQ .....                    | 174  | set .....                     | xxiii |
| POR .....                        | 176  | SSE .....                     | xxiii |
| protected mode .....             | xxii | SSE-2 .....                   | xxiii |
| PSADBW .....                     | 178  | SSE3 .....                    | xxiii |
| PSHUFW .....                     | 180  | sticky bits .....             | xxiii |
| PSLLD .....                      | 183  | <b>T</b>                      |       |
| PSLLQ .....                      | 186  | TSS .....                     | xxiii |
| PSLLW .....                      | 188  | <b>U</b>                      |       |
| PSRAD .....                      | 191  | underflow .....               | xxiii |
| PSRAW .....                      | 194  | <b>V</b>                      |       |
| PSRLD .....                      | 197  | vector .....                  | xxiii |
| PSRLQ .....                      | 200  | virtual-8086 mode .....       | xxiv  |
| PSRLW .....                      | 202  |                               |       |
| PSUBB .....                      | 205  |                               |       |
| PSUBD .....                      | 207  |                               |       |
| PSUBQ .....                      | 209  |                               |       |
| PSUBSB .....                     | 211  |                               |       |
| PSUBSW .....                     | 213  |                               |       |
| PSUBUSB .....                    | 215  |                               |       |
| PSUBUSW .....                    | 217  |                               |       |
| PSUBW .....                      | 219  |                               |       |
| PSWAPD .....                     | 221  |                               |       |
| PUNPCKHBW .....                  | 223  |                               |       |
| PUNPCKHDQ .....                  | 225  |                               |       |
| PUNPCKHWD .....                  | 227  |                               |       |
| PUNPCKLBW .....                  | 229  |                               |       |
| PUNPCKLDQ .....                  | 231  |                               |       |
| PUNPCKLWD .....                  | 233  |                               |       |
| PXOR .....                       | 235  |                               |       |
| <b>Q</b>                         |      |                               |       |
| quadword .....                   | xxii |                               |       |
| <b>R</b>                         |      |                               |       |
| r8–r15 .....                     | xxv  |                               |       |
| rAX–rSP .....                    | xxvi |                               |       |
| RAZ .....                        | xxii |                               |       |
| real address mode. See real mode |      |                               |       |
| real mode .....                  | xxii |                               |       |
| registers                        |      |                               |       |
| eAX–eSP .....                    | xxiv |                               |       |
| eFLAGS .....                     | xxv  |                               |       |
| eIP .....                        | xxv  |                               |       |

