Sub-Class	Field	Description	Init Value	Field	Num	Base FIELD_ID (Hex)	VMM	VMM	VMM Wr Mask Prod.	VMM Wr Mask Debug
				Size	Fields		Access	Access		
				(Bytes)			Prod.	Debug		
Council State	Curant CDO	Write value is checked for architectural	0x0021) 1	0x0024000300006800	None	RW	0	-1
Guest State	Guest CR0	compatibility, platform capability, TDX	• Bits PE (0) and NE (5) are set to 1.		1	0X0024000300000800	None	KVV	0	-1
			• All other bits are cleared to 0.							
		compactbility and current guest the value.	The initial value is checked for							
			compatibility with fixed-0 and fixed-1 bits							
			according to IA32_VMX_CR0_FIXED* MSRs, except							
			for PG (bit 31) which is allowed to be 0							
			since the guest TD runs as an unrestricted							
			guest.							
Guest State	Guest CR3	Checked on write to be a valid private	А	8	3 1	0x0024000300006802	None	RW	9	-1
Guest State	duest cits	GPA. If LAM is supported by the CPU, bits			1 -	0.00024000300000002	None	1		-
		62 and/or 61 may be 1.								
Guest State	Guest CR4	Write value is checked for architectural	0x2040	8	3 1	0x0024000300006804	None	RW	0	-1
		compatibility, platform capability, TDX	Bits MCE (6) and VMXE (13) are set		1 -					
		compatibility and current guest CRO value.	to 1							
			 All other bits are cleared to 0. 							
			The initial value is checked for							
			compatibility with fixed-0 and fixed-1 bits							
			according to IA32_VMX_CR4_FIXED* MSRs.							
Guest State	Guest DR7		0×00000400	8	3 1	0x002400030000681A	None	RW	0	-1
Guest State	Guest RSP		0	8	3 1	0x002400030000681C	None	RW	0	-1
Guest State	Guest RIP		0xFFFFFF0	8	3 1	0x002400030000681E	None	RW	0	-1
Guest State	Guest RFLAGS		0x00000002	8	3 1	0x0024000300006820	None	RW	0	-1
Guest State	Guest ES selector		0	2		0x0024000100000800	None	RW	0	-1
Guest State	Guest CS selector		0	2	+	0x0024000100000802	None	RW	0	-1
Guest State	Guest SS selector		0	2		0x0024000100000804	None	RW	0	-1
Guest State	Guest DS selector		0	2	2 1	0x0024000100000806	None	RW	0	-1
Guest State	Guest FS selector		0	1	2 1	0x0024000100000808	None	RW	0	-1
Guest State	Guest GS selector		0	1		0x002400010000080A	None	RW	0	-1
Guest State	Guest LDTR selector		0	2		0x002400010000080C	None	RW	9	-1
Guest State	Guest TR selector		ρ	8		0x002400010000080E 0x0024000300006806	None	RW	0	-1 -1
Guest State Guest State	Guest ES base Guest CS base		0	8	+	0x0024000300006808	None None	RW RW	0	-1
Guest State	Guest CS base		0) 1	0x002400030000680A	None	RW	0	-1
Guest State	Guest 33 base		0	9	2 1	0x002400030000080A	None	RW	a	-1
Guest State	Guest FS base		0	8		0x002400030000680E	None	RW	9	-1
Guest State	Guest GS base		0	8		0x0024000300006810	None	RW	0	-1
Guest State	Guest LDTR base		0	8	_	0x0024000300006812	None	RW	0	-1
Guest State	Guest TR base		0	8	_	0x0024000300006814	None	RW	0	-1
Guest State	Guest GDTR base		0	8		0x0024000300006816	None	RW	0	-1
Guest State	Guest IDTR base		0	8	3 1	0x0024000300006818	None	RW	0	-1
Guest State	Guest ES limit		0xfffffff	4	1	0x0024000200004800	None	RW	0	-1
Guest State	Guest CS limit		0xfffffff	4	1	0x0024000200004802	None	RW	0	-1
Guest State	Guest SS limit		0xfffffff		1	0x0024000200004804	None	RW	0	-1
Guest State	Guest DS limit		0xFFFFFFF	4	1	0x0024000200004806	None	RW	0	-1
Guest State	Guest FS limit		0xfffffff	4		0x0024000200004808	None	RW	0	-1
Guest State	Guest GS limit		0xFFFFFFF	4		0x002400020000480A	None	RW	0	-1
Guest State	Guest LDTR limit		0×0000FFFF	4	_	0x002400020000480C	None	RW	0	-1
Guest State	Guest TR limit		0×0000FFFF	4	1	0x002400020000480E	None	RW	0	-1
Guest State	Guest GDTR limit		0x0000FFFF		1 1	0x0024000200004810	None	RW	0	-1
Guest State	Guest IDTR limit		שן		∤ 1	0x0024000200004812	None	RW	Ju	-1

Guest State	Guest ES access rights		0x0000C093	4	1 0x0024000200004814	None	RW	0	-1
			(Data, RW, Accessed, DPL=0, Present, 32b, 4KB						
			granularity)						
Guest State	Guest CS access rights		0x0000C09B	4	1 0x0024000200004816	None	RW	0	-1
			(Code, RX, Accessed, DPL=0, Present, 32b)						
Guest State	Guest SS access rights		0x0000C093	4	1 0x0024000200004818	None	RW	0	-1
	_		(Data, RW, Accessed, DPL=0, Present, 32b, 4KB						
			granularity)						
Guest State	Guest DS access rights		0x0000C093	4	1 0x002400020000481A	None	RW	9	-1
Guest state	Guest 25 uccess rights		(Data, RW, Accessed, DPL=0, Present, 32b, 4KB	•					
			granularity)						
Guest State	Guest FS access rights		0x0000C093	4	1 0x002400020000481C	None	D\A/	0	-1
Guest State	duest 13 access rights		(Data, RW, Accessed, DPL=0, Present, 32b, 4KB	4	1 0002400020000481C	None	INVV	0	-1
			granularity)						
Const Chata	Court CC court delete		0x0000C093		4 0,002400020004815	N1	DVA	9	-1
Guest State	Guest GS access rights			4	1 0x002400020000481E	None	RW	0	-1
			(Data, RW, Accessed, DPL=0, Present, 32b, 4KB						
			granularity)						
Guest State	Guest LDTR access rights		0x00010082	4	1 0x0024000200004820	None	RW	0	-1
			(LDT, Present, 32b, 1B granularity, Unusable)						
Guest State	Guest TR access rights		0x0000008B	4	1 0x0024000200004822	None	RW	0	-1
			(32b TSS, Busy, Present, 32b, 1B granularity)						
Guest State	Guest SMBASE		0	4	1 0x0024000200004828	None	None	0	0
Guest State	IA32 DEBUGCTL	• Reserved bits 63:16 and 5:3 must be 0	0	8	1 0x0024000300002802	None	RW	0	0xFFC7
	_	• Bit 13 is 0 on read and ignored on write							
		• Bits 7:6 must not be set to 01							
Guest State	IA32 SYSENTER CS		a	4	1 0x002400020000482A	None	RW	a	-1
Guest State	IA32 SYSENTER ESP		0	8	1 0x0024000300006824	None	RW	0	-1
Guest State	IA32 SYSENTER EIP		0	8	1 0x0024000300006826	None	RW	a	-1
Guest State	IA32_PERF_GLOBAL_CTRL		If (ATTRIBUTES.PERFMON)	8	1 0x0024000300002808	None	RW	a	-1
Guest State	IA32_FERF_GLOBAL_CTRE		0x00000000 000000FF	0	1 020024000300002000	None	11.00	Ŭ	
			• EN_PMCx (bits 0 to (NUM_PMC - 1)) = 1						
			• Other bits = 0						
			Else						
			0x00000001 00000000						
			• EN FC0 (bit 32) = 1						
			• Other bits = 0						
			• Other bits - 0						
Guest State	IA32_PAT		0x0007040600070406	8	1 0x0024000300002804	None	RW	0	-1
Guest State	IA32_EFER		0x901	8	1 0x0024000300002806	None	RW	0	-1
			• SCE (bit 0) is set to 1.			1			
			• LME (bit 8) is set to 1.			1			
			• NXE (bit 11) is set to 1.						
			 All other bits are cleared to 0. 						
Guest State	GUEST_IA32_S_CET		0	8	1 0x0024000300006828	None	RW	0	-1
Guest State	GUEST SSP		0	R	1 0x002400030000682A	None	RW	0	-1
Guest State	GUEST IA32 INTERRUPT		9	8	1 0x002400030000682C	None	RW	9	-1
Sucst State	SSP TABLE ADDR		-	٥		ITOTIC	11.00	-	[-
	JJI _ IADLL_ADDN	 	9	8	1 0x0024000300002814	None	RW	a	-1
	IA22 PTIT CTI			٥		NOTIE	LVAA	V	
Guest State	IA32_RTIT_CTL		9	0	1 0,002,4000200002016	None	D\A/	a	_1
Guest State	IA32_LBR_CTL		0	8	1 0x0024000300002816	None	RW	0	-1
Guest State Guest State	IA32_LBR_CTL IA32_GUEST_PKRS		0	8	1 0x0024000300002818	None	RW	0	-1
Guest State Guest State Guest State	IA32_LBR_CTL IA32_GUEST_PKRS IA32_FRED_CONFIG		0 0 0	8	1 0x0024000300002818 1 0x002400030000281A	None None	RW RW	0 0	-1 -1
Guest State Guest State Guest State Guest State	IA32_LBR_CTL IA32_GUEST_PKRS IA32_FRED_CONFIG IA32_FRED_RSP1		0 0 0 0	8 8 8	1 0x0024000300002818 1 0x002400030000281A 1 0x002400030000281C	None None None	RW RW RW	0 0 0 0	-1 -1 -1
Guest State Guest State Guest State	IA32_LBR_CTL IA32_GUEST_PKRS IA32_FRED_CONFIG		0 0 0 0 0	8	1 0x0024000300002818 1 0x002400030000281A	None None	RW RW	0 0 0 0	-1 -1

			I _a		_		1		T _o	T _
Guest State	IA32_FRED_STKLVLS		0	8		0x0024000300002822	None	RW	0	-1
Guest State	IA32_FRED_SSP1		0	8		0x0024000300002824	None	RW	0	-1
Guest State	IA32_FRED_SSP2		0	8		0x0024000300002826	None	RW	0	-1
Guest State	IA32_FRED_SSP3		0	8		0x0024000300002828	None	RW	0	-1
Guest State	Activity State	Saved/restored on VM exit/entry	Active (0)	4		0x0024000200004826	None	RO	0	0
Guest State	Interruptibility State	Saved/restored on VM exit/entry	0	4		0x0024000200004824	None	RW	0	-1
Guest State	Pending Debug Exceptions	Saved/restored on VM exit/entry	0	8	1	0x0024000300006822	None	RW	0	-1
Guest State	VMCS Link Pointer		NULL_PA (-1)	8	1	0x0024000300002800	None	None	0	0
Guest State	VMX-Preemption Timer Value	N/A: VMX-preemption timer is not used by guest TDs.	0	4	1	0x002400020000482E	None	RW	0	-1
Guest State	PDPTEn	N/A: PAE paging is not used by TD guests.	NULL_PA (-1)	8	4	0x002400030000280A	None	RO	0	0
Guest State	Guest Interrupt Status	<pre>Includes RVI (lower byte) and SVI (upper byte): saved/restored on VM exit/entry</pre>	0	2	1	0x0024000100000810	None	RW	0	-1
Guest State	PML Index		0	2	1	0x0024000100000812	None	RW	0	-1
Guest State	Guest UINV		0	2	1	0x0024000100000814	None	RW	0	-1
Host State	Host RIP	Set to the Intel TDX module's entry point for VM entry. Updated after TDX module TD preserving updates, on the first entry to L1 VM.		8	1	0x0024000300006C16	None	None	0	0
Host State	Host RSP	Different value per LP. Updated after VCPU-to-LP association and after TDX module TD-preserving updates, on the first entry to L1 VM.		8	1	0x0024000300006C14	None	None	0	0
Host State	HOST_SSP	Different value per LP. Updated after VCPU-to-LP association and after TDX module TD-preserving updates, on the first entry to L1 VM.		8	1	0x0024000300006C1A	None	None	0	0
Host State	Host GS Base	Different value per LP. Updated after VCPU-to-LP association and after TDX module TD-preserving updates, on the first entry to L1 VM.		8	1	0x0024000300006C08	None	None	0	0
VM-Execution Controls	Pin-Based VM-Exection Controls	See Pin-Based Exec Controls table		4	1	0x0024000200004000	RW	RW	0x00000080	0×00000080
VM-Execution	Primary Processor-Based	See Primary Processor-Based Exec Controls		1	1	0x0024000200004002	None	RW	0×00000000	0x69999A04
Controls	VM-Exection Controls	table			1	0.002400020004002	None	i i i i	0.00000000	0X03333A04
VM-Execution Controls	Secondary Processor- Based VM-Exection Controls	See Secondary Processor-Based Exec Controls table		4	1	0x002400020000401E	RW	RW	0×C0000000	0xC0130C04
VM-Execution Controls	Tertiary Processor-Based VM-Exection Controls	See Tertiary Processor-Based Exec Controls table		8	1	0x0024000300002034	None	RW	0x00000000000000000	0x0000000000000000001
VM-Execution Controls	APIC-access address		NULL_PA (-1)	8	1	0x0024000300002014	None	RO	0	0
VM-Execution Controls	Virtual-APIC address	On VCPU-to-LP association, set by the Intel TDX module to the address of the VAPIC page in TDVPS, including the TD's ephemeral HKID	Address of the VAPIC page in TDVPS, including the TD's ephemeral HKID	8	1	0x0024000300002012	None	None	0	0
VM-Execution Controls	TPR threshold		0	4	1	0x002400020000401C	None	RO	0	0
VM-Execution Controls	EOI-exit bitmap n		0	8	4	0x002400030000201C	None	RO	0	0

VA 4 5	Destadistance	TOU VO UD sheets the select to be do the	0	_		1000340004000000	DVA	DVA	T a	La
VM-Execution Controls	Posted-interrupt notification vector	TDH.VP.WR checks the value to be in the range 0 to 255. See process posted interrupt pin-based execution control.	0xffff	2	1	0×00240001000000002	RW	RW	-1	-1
	Posted-interrupt descriptor address	Address must be: Valid shared physical address (HKID bits encode a shared HKID). Aligned on 64B. See process posted interrupt pin-based execution control.	NULL_PA (-1)	8	1	0x0024000300002016	RW	RW	0xffffffffffffc0	0xffffffffffffc0
VM-Execution Controls	EPTP	See EPTP table	See EPTP table	8	1	0x002400030000201A	RO	RO	0×00000000000000000	0×00000000000000000
	Shared EPTP	See Shared EPTP table	See Shared EPTP table	8	1	0x002400030000203C	RW	RW	0x000FFFFFFFFF000	0x000FFFFFFFFF000
VM-Execution Controls	CR0 Guest/Host Mask	Bits 0, 5, 29 and 30 can't be written even in debug mode	The following bits are set to 1, indicating they are owned by the Intel TDX module: • PE (0) • NE (5) • NW (29) • CD (30) • Any bit set to 1 in IA32_VMX_CR0_FIXED0 (i.e., a bit whose value must be 1), except for • PG(31) which is set to 0, since the guest TD runs as an unrestricted guest • Any bit set to 0 in IA32_VMX_CR0_FIXED1 (i.e., a bit whose value must be 0) • Bits known to the Intel TDX module as reserved (bits 63-32, 28-19, 17 and 15-6) All other bits are cleared to 0, indicating they are owned by the guest TD.	8	1	0x0024000300006000	None	RW	0	ØXFFFFFFFFFFEE
VM-Execution Controls	CRO Read Shadow	Bits 0 and 5 can't be written even in debug mode	The following bits are set to 1: • PE (0) • NE (5) • Any bit set to 1 in IA32_VMX_CR0_FIXED0 (i.e., a bit whose value must be 1) All other bits are cleared to 0.	8	1	0x0024000300006004	None	RW	0	0xfffffffffffffbE
VM-Execution Controls	CR4 Guest/Host Mask	Bits 6, 13 and 14 can't be written even in debug mode	Details are provided in the [ABI Spec]	8	1	0x0024000300006002	None	RW	0	0xFFFFFFFFFFF9FBF
	CR4 Read Shadow	Bit 6 can't be written even in debug mode	Bit MCE (6) is set to 1. Bit MMXE (13) is cleared to 0. Any other bit whose value is set to 1 in IA32_VMX_CR4_FIXED0 (i.e., a bit whose value must be 1) is set to 1. All other bits are cleared to 0.	8	1	0x0024000300006006	None	RW	ē	0xffffffffffffff
Controls	CR3-Target Values	N/A: The Intel TDX module does not control guest CR3	N/A	8		0x0024000300006008	None	RW	0	-1
VM-Execution Controls	CR3-Target Count	Set to 0: Intel TDX module does not control guest CR3	0	4	1	0x002400020000400A	None	RW	0	-1

	T	T				1			T.	T
VM-Execution	Exception Bitmap	Bit 18 (MCE) is set to 1, even in debug mode.	0x00040000	4	1	0x0024000200004004	None	RW	0	0xFFFFFFFFFFFFFFF
Controls		• Other bits are cleared to 0. They may								
		be								
		modified in debug mode.								
VM-Execution	Page-fault error-code		0	4	1	0x0024000200004006	None	RW	0	-1
Controls	mask									
VM-Execution	Page-fault error-code		0	4	1	0x0024000200004008	None	RW	0	-1
Controls	match									
VM-Execution	I/O-Bitmap Address n	Set to NULL_PA (-1): I/O bitmaps execution control is set to 0	NULL_PA (-1)	8	2	0x0024000300002000	None	RO	0	0
Controls VM-Execution	Time Stema Country	execution control is set to 0	Copied from TDCS.TSC OFFSET		1	0x0024000300002010	RO	RW	0	-1
Controls	Time-Stamp Counter Offset		Copied Troll TDC3.13C_OFF3ET	0	1	0X0024000300002010	KU	KVV	Ø	-1
VM-Execution	Time-Stamp Counter		Copied from TDCS.TSC MULTIPLIER	8	1	0x0024000300002032	RO	RW	0	-1
Controls	Multiplier		copied irom ibestibe_notificities		-	0.002.00030002032				_
VM-Execution	MSR-Bitmap Address	A single MSR bitmaps page is held per TD	PA (including HKID) of the TDCS MSR Bitmaps	8	1	0x0024000300002004	RO	RO	0	0
Controls	·	as part of TDCS. This field is set to the	page.							
		PA of that page.								
VM-Execution	Executive-VMCS Pointer	N/A	NULL_PA (-1)	8	1	0x002400030000200C	None	None	0	0
Controls									_	
VM-Execution	TD HKID		Copied from TDCS	4	1	0x0024000200004026	RO	RO	0	0
Controls VM-Execution	VPID	Unique identifier of the VM in the	Bits 1:0: VM index (0)	2	1	0x0024000100000000	None	RO	α	0
Controls	VFID	platform:	Bits 15:2: TD's HKID		-	0X0024000100000000	None	KO	0	o .
Controls		Bits 1:0: VM index (0)	5165 13121 15 5 IM15							
		Bits 15:2: TD's HKID								
VM-Execution	PLE_GAP		0	4	1	0x0024000200004020	RO	RW	0	-1
Controls	_									
VM-Execution	PLE_Window		0	4	1	0x0024000200004022	RO	RW	0	-1
Controls										
VM-Execution	VM-Function Controls	The Intel TDX module injects a #UD into	0	8	1	0x0024000300002018	RO	RO	0	0
Controls VM-Execution	EPTP-list address	the TD. VMFUNC is not supported.	NULL PA (-1)	8	1	0x0024000300002024	RO	RO	0	0
Controls	EPTP-list address	Whence is not supported.	NOLL_PA (-1)	0	1	0X0024000300002024	KU	KO	Ø	Ø
VM-Execution	VMREAD-bitmap address	VMCS shadowing is not supported.	NULL_PA (-1)	8	1	0x0024000300002026	None	RO	0	0
Controls		g			_					
VM-Execution	VMWRITE-bitmap address	VMCS shadowing is not supported.	NULL_PA (-1)	8	1	0x0024000300002028	None	RO	0	0
Controls										
VM-Execution	ENCLS-Exiting Bitmap	If secondary processor-based exeuction	If secondary processor-based exeuction	8	1	0x002400030000202E	None	RO	0	0
Controls			controls' Enable ENCLS Exiting (bit 15) is							
		set to 1, this field is set to all 1's - the Intel TDX module injects a #UD into	set to 1, this field is set to all 1's. Else, this field is not initialized.							
		the guest TD.	erse, this fredu is not initialized.							
		Else, this field is not initialized.								
VM-Execution	ENCLV-Exiting Bitmap	If secondary processor-based exeuction	If secondary processor-based exeuction	Ω	1	0x0024000300002036	None	RO	0	9
Controls	LIVELY-EXITTING BITTINAP		controls' Enable ENCLV Exiting (bit 28) is	0	-	0X0024000300002030	None	KO	0	o .
Controls		set to 1, this field is set to all 1's -	set to 1, this field is set to all 1's.							
		the Intel TDX module injects a #UD into	Else, this field is not initialized.							
		the guest TD.								
		Else, this field is not initialized.								
VM-Execution	PML address	Address must be:	NULL_PA (-1)	8	1	0x002400030000200E	RO	RW	0	0xffffffffffff000
Controls		• Valid shared physical address								
		(HKID bits encode a shared HKID).								
		• Aligned on 4KB.								
		See enable PML execution control.		+			L	L		
VM-Execution	Virtualization-exception		Address of the VE Info structure in TDVPS,	8	1	0x002400030000202A	None	RO	0	0
Controls	information address		including the TD's ephemeral HKID							
<u> </u>	L	<u> </u>		1		ļ	<u> </u>	<u> </u>	L	<u> </u>

VM-Execution Controls	EPTP index		Ø	2	1	0x00240001000000004	None	RO	0	0
VM-Execution Controls	XSS-Exiting Bitmap		0	8	1	0x002400030000202C	None	RW	0	-1
VM-Execution Controls	low PASID directory address		Implementation-dependent	8	1	0x0024000300002038	None	RO	0	0
VM-Execution Controls	high PASID directory address		Implementation-dependent	8	1	0x002400030000203A	None	RO	0	0
VM-Execution Controls	Instruction Timeout Control		0	4	1	0x0024000200004024	RW	RW	-1	-1
VM-Execution Controls	PCONFIG-Exiting Bitmap		-1	8	1	0x002400030000203E	None	RO	0	0
VM-Execution Controls	HLAT pointer		0	8	1	0x0024000300002040	None	RO	0	0
VM-Execution Controls	HLAT prefix size		0	2	1	0x0024000100000006	None	RO	0	0
VM-Execution Controls	IA32_SPEC_CTRL mask		Bit 8 (DDPD_U) = 1, other bits = 0	8	1	0x002400030000204A	None	RO	0	0
VM-Execution Controls	IA32_SPEC_CTRL shadow		None	8	1	0x002400030000204C	None	RO	0	0
VM-Exit Controls	VM-Exit Controls		See VM-Exit Ctls page	4	1	0x002400020000400C	None	RO	0×00000000	0×00000000
VM-Exit Controls	Secondary VM-Exit Controls		See VM-Exit Ctls2 page	8	1	0x0024000300002044	None	RO	0×00000000000000000	0×00000000000000000
VM-Exit Controls		Not used	0	4	1	0x002400020000400E	None	RO	0	0
VM-Exit Controls	VM-exit MSR-store address	Not used	NULL_PA (-1)	8	1	0x0024000300002006	None	RO	0	0
VM-Exit Controls	VM-exit MSR-load count	Not used	0	4	1	0x0024000200004010	None	RO	0	0
VM-Exit Controls	VM-exit MSR-load address	Not used	NULL_PA (-1)	8	1	0x0024000300002008	None	RO	0	0
VM-Entry Controls	VM-Entry Controls		See VM-Entry Ctls page	4	1	0x0024000200004012	None	RO	0×00000000	0×00000000
VM-Entry Controls	VM-entry MSR-load count	Not used	0	4	1	0x0024000200004014	None	RO	0	0
VM-Entry Controls	VM-entry MSR-load address	Not used	NULL_PA (-1)	8	1	0x002400030000200A	None	RO	0	0
VM-Entry Controls	VM-entry interruption information		N/A	4	1	0x0024000200004016	None	RO	0	0
VM-Entry Controls	VM-entry exception error code		N/A	4	1	0x0024000200004018	None	RO	0	0
VM-Entry Controls	VM-entry instruction length		N/a	4	1	0x002400020000401A	None	RO	0	0
VM-Exit Information	Exit reason	If the Intel TDX module decides to perform a TD exit, it returns this in RAX bits 31:0. Bit 27 (enclave mode) is not set. Bit 28 (Pending MTF VM exit) is not set. Bit 29 (VM exit from VMX root operation) is not set. Bit 31 (VM-entry failure) is not set.	N/A	4	1	0x0024000200004402	None	RO	0	0
VM-Exit Information	Exit qualification	If the Intel TDX module decides to perform a TD exit, it returns this in RCX. If the exit is due to EPT violation, bits 12-7 of the exit qualification are cleared to 0.	N/A	8	1	0x0024000300006400	None	RO	0	Θ

VM-Exit	Guest-Linear Address		N/A	8	1 0x002400030000640A	None	RO	0	0
Information									
VM-Exit	Guest-physical Address	If the Intel TDX module decides to perform	N/A	8	1 0x0024000300002400	None	RO	0	0
Information		a TD exit, it returns this in R8. It the							
		EPT fault was caused by an access attempt							
		to a private page, the Intel TDX module							
		clears bits 11:0 to 0.							
VM-Exit	VM-exit interruption	On asynchronous TD exit, the Intel TDX	N/A	4	1 0×0024000200004404	None	RO	0	0
Information	information	module returns this in R9. Bits 63:32 are							
		cleared to 0.							
VM-Exit	VM-exit interruption error		N/A	4	1 0x0024000200004406	None	RO	0	0
Information	code								
VM-Exit	IDT-vectoring information		N/A	4	1 0x0024000200004408	None	RO	0	0
Information									
VM-Exit	IDT-vectoring error code		N/A	4	1 0x002400020000440A	None	RO	0	0
Information									
VM-Exit	VM-exit instruction length		N/A	4	1 0x002400020000440C	None	RO	0	0
Information									
VM-Exit	VM-exit instruction		N/A	4	1 0×002400020000440E	None	RO	0	0
Information	information								
VM-Exit	I/O RCX		N/A	8	1 0x0024000300006402	None	RO	0	0
Information									
VM-Exit	I/O RSI		N/A	8	1 0x0024000300006404	None	RO	0	0
Information									
VM-Exit	I/O RDI		N/A	8	1 0x0024000300006406	None	RO	0	0
Information									
VM-Exit	I/O RIP		N/A	8	1 0x0024000300006408	None	RO	0	0
Information									
VM-Exit	VM-instruction error		N/A	4	1 0x0024000200004400	None	RO	0	0
Information									
VM-Exit	VM-exit extended		N/A	8	1 0x0024000300002406	None	RO	0	0
Information	instruction information								