| TDX_       | Class      | Field                          | Description  | Туре                    | VM      | Init Value  | Field   | Max    | Num | Elem.   | Base FIELD_ID (Hex)  | VMM    | VMM    | Guest  | VMM Wr Mask Prod.         | VMM Wr Mask Debug        | Guest Wr Mask |
|------------|------------|--------------------------------|--|-------------------------|---------|---|---------|--------|-----|---------|----------------------|--------|--------|--------|---------------------------|--------------------------|---------------|
| FEATURES   | Ciuss      | riciu                          | Description  | Турс                    | Applic. | line value  | Size    | Num    |     | Size    | base HEED_ID (HEX)   | Access | Access | Access | VIVIIVI VVI IVIUSK I IOU. | VIVIIVI VVI IVIUSK DEBUG | Guest Wi Wask |
| Enum. Bits |            |                                |  |                         |         |   | (Bytes) | Fields |     | (Bytes) |                      | Prod.  | Debug  |        |                           |                          |               |
| None       | Management | VCPU_STATE                     | The activity state of the VCPU. The values below are provided only for debug, and are subject to change with new TDX module releases.  0x8: VCPU_UNINITIALIZED 0x2: VCPU_READY 0x4: VCPU_ACTIVE 0x8: VCPU_DISABLED 0x10: VCPU_IMPORT   | VCPU_STATE              |         | VCPU_READY_<br>ASYNC  | 1       | 1      | 1   | 1       | 0xA0200000000000000  | None   | RO     | None   | ø                         | 0                        | О             |
| None       | Management | LAST_TD_EXIT                   | Type of the last TD exit. The values below are subject to change with new TDX module releases.  0x0: ASYNC_FAULT 0x1: ASYNC_TRAP 0x2: TDVMCALL   | LAST_TD_EXI<br>T        |         | ASYNC_FAULT   | 1       | 1      | 1   |         | 0xA020000000000000F  |        | RO     | None   | 0                         | 0                        | 0             |
| Always     | Management | VCPU_INDEX                     | Sequential index of the VCPU in the parent TD. VCPU_INDEX indicates the order of VCPU initialization (by TDH.VP.INIT), starting from 0, and is made available to the TD via TDINFO. VCPU_INDEX is in the range 0 to (TDCS.MAX_VCPUS - 1), up to 0xFFFE   | 32b Unsigned<br>Integer |         | From<br>TDCS.NUM_V<br>CPUS, see<br>description                  | 4       | 1      | 1   | 4       | 0xA0200002000000002  | RO     | RO     | RO     | 0                         | 0                        | 0             |
| Always     | Management | NUM_TDVPS_PAGES                | Number of pages in this TDVPS  | Unsigned<br>Integer     |         | Depends on<br>the number of<br>pages added<br>by<br>TDH.VP.ADDC | 1       | 1      | 1   | 1       | 0xA0200000000000003  | RO     | RO     | None   | в                         | 0                        | 0             |
| Always     | Management | TDVPS_PAGE_PA                  | An array of TDVPS_PAGES physical address pointers to the TDVPS physical pages. The actual number of entries is enumerated by NUM_TDVPS_PAGES.  | Array of PA             |         | N/A   | 8       | 24     | 1   | 8       | 0xA020000300000010   | RO     | RO     | None   | 9                         | 0                        | 0             |
| Always     | Management | ASSOC_LPID                     | The unique, hardware-derived identifier of the logical processor on which this VCPU is currently associated (either by TDENTER or by other VCPU-specific SEAMCALL flow):  • A value of -1 indicates that VCPU is not associated with any LP.  • Initialized by TDH.VP.INIT to the LP_ID on which it ran. | Integer                 |         | LPID on which<br>TDH.VP.INIT<br>runs                            | 4       | 1      | 1   | 4       | 0xA020000200000004   | RO     | RO     | None   | 0                         | 0                        | 0             |
| Always     | Management | VCPU_EPOCH                     | The value of TDCS.TD_EPOCH at the time this VCPU entered TDX non-root mode   | Integer                 |         | 0   | 8       | 1      | 1   | 8       | 0xA020000300000006   | RO     | RO     | None   | 0                         | 0                        | 0             |
| Always     | Management | CPUID_SUPERVISOR_VE            | When set, the Intel TDX module injects<br>#VE on guest TD execution of CPUID in CPL<br>= 0.  | Boolean                 |         | FALSE   | 1       | 1      | 1   | 1       | 0×A0200000000000007  | RO     | RO     | RW     | 0                         | 0                        | -1            |
| Always     | Management | CPUID_USER_VE                  | When set, the Intel TDX module injects<br>#VE on guest TD execution of CPUID in CPL<br>> 0.  | Boolean                 |         | FALSE   | 1       | 1      | 1   | 1       | 0×A0200000000000008  | RO     | RO     | RW     | 0                         | 0                        | -1            |
| None       | Management | LAST_EXIT_TSC                  | Initialized to the value returned rdtsc<br>on TDH.VP.INIT  | Unsigned 64b<br>Integer |         | rdtsc value at<br>TDH.VP.INIT                                   | 8       | 1      | 1   | 8       | 0×A02000030000000A   | None   | RO     | None   | 0                         | 0                        | 0             |
| Always     | Ü          | PEND_NMI                       | NMI to the guest TD at the next available opportunity (NMT window open after TDENTER). the Intel TDX module then clears PEND_NMI.  | Boolean                 |         | FALSE   | 1       | 1      | 1   |         | 0x20200000000000000B | RW     | RW     | None   | -1                        | -1                       | 0             |
| None       | Management | NMI_UNBLOCKING_DUE_<br>TO_IRET | Flags that on the last VM exit NMI unblocing due to IRET was indicated   | Boolean                 |         | FALSE   | 1       | 1      | 1   | 1       | 0xA0200000000000040  | None   | RO     | None   | 0                         | 0                        | 0             |

|      |            |                                     | I  |                               |               |                                    |     |   |   | T                      | 1    |    |      | T- | T-                  | 1-                  |
|------|------------|-------------------------------------|--|-------------------------------|---------------|------------------------------------|-----|---|---|------------------------|------|----|------|----|---------------------|---------------------|
| None | Management | LAST_EPF_GPA_LIST_IDX               | Number of valid entries in<br>LAST EPF GPA LIST  | Unsigned<br>Integer           |               | 0                                  | 1 1 |   | 1 | 1 0xA02000000000000D   | None | RO | None | 0  | 0                   | 0                   |
| None | Management | POSSIBLY_EPF_STEPPING               | Number of possibly legal EPT Faults  | Unsigned                      |               | 0                                  | 1 1 |   | 1 | 1 0xA020000000000000E  | None | RO | None | 0  | 0                   | 0                   |
|      |            |                                     | (EPFs) detected so far at this TD vCPU instruction   | Integer                       |               |                                    |     |   |   |                        |      |    |      |    |                     |                     |
| None | Management | HP_LOCK_BUSY_START                  | TSC value at start of the host priority busy period  | Unsigned 64b<br>Integer       |               | 0                                  | 8 1 |   | 1 | 8 0xA020000300000030   | None | RO | None | 0  | 0                   | 0                   |
| None | Management | HP_LOCK_BUSY                        | Indicates that the guest has encountered a busy host priority lock   | Boolean                       |               | FALSE                              | 1 1 |   | 1 | 1 0xA020000000000031   | None | RO | None | 0  | 0                   | 0                   |
| None | Management | LAST_SEAMDB_INDEX                   | VCPU-to-LP association   | 64-bit<br>unsigned<br>integer |               | Copied from<br>PL.SEAMDB_I<br>NDEX | 8 1 |   | 1 | 8 0xA020000300000032   | None | RO | None | 0  | 0                   | 0                   |
| None | Management | CURR_VM                             | VM index currently used for this VCPU  | 16-bit<br>unsigned<br>integer |               | 0                                  | 2 1 | : | 1 | 2 0xA020000100000041   | None | RO | None | 0  | 0                   | 0                   |
| None | Management | L2_EXIT_HOST_ROUTING                | Sticky status of L2-to-L1 routing by the host (TDH.VP.ENTER with RESUME_L1 set): 0: L2 TD exit not routed to L1 1: L2 async TD exit routed to L1 2: L2 sync (TDG.VP.VMCALL) TD exit routed to L1               |                               |               | 0                                  | 1 1 |   | 1 | 1 0xA0200000000000042  | None | RO | None | 0  | 0                   | 0                   |
| None | Management | VM_LAUNCHED                         | A Boolean flag per VM, indicating whether the VM has been VMLAUNCH'ed on this LP since it has last been associated with this VCPU.  If TRUE, VM entry should use VMRESUME. Else, VM entry should use VMLAUNCH. | Boolean                       | L1_AND<br>_L2 | FALSE                              | 1 4 | ı | 1 | 1 0xA0200000000000044  | None | RO | None | 0  | 0                   | 0                   |
| None | Management | LP_DEPENDENT_HPA_UPD<br>ATED        | A Boolean flag per VM, indicating that<br>the LP-dependent HPA fields have been<br>updated. Cleared after new VCPU-to-LP<br>association.   | Boolean                       | L1_AND<br>_L2 | FALSE                              | 1 4 | : | 1 | 1 0xA0200000000000048  | None | RO | None | 0  | 0                   | 0                   |
| None | Management | MODULE_DEPENDENT_FIE<br>LDS_UPDATED | A Boolean flag per VM, indicating that<br>the TDX module dependent HPA fields have<br>been updated. Cleared after new VCPU-to-<br>LP association that follows a TD<br>preserving update.                       | Boolean                       | L1_AND<br>_L2 | FALSE                              | 1 4 |   | 1 | 1 0xA0200000000000004C | None | RO | None | 0  | 0                   | 0                   |
| 7    | Management | L2_CTLS                             | L2 VM control flags, used by the L1 VMM:<br>Bit 0: ENABLE_SHARED_EPTP<br>Bit 1: ENABLE_TDVMCALL<br>Bits 63:2: RESERVED, must be 0  | 64-bit bitmap                 | L2_ONL<br>Y   | 0                                  | 8 4 | 1 | 1 | 8 0xA0200003000000050  | None | RW | RW   | 0  | 0x00000000000000003 | 0x00000000000000003 |
| None | Management | L2_DEBUG_CTLS                       | L2 VM debug control flags, used by the off-TD debugger: Bit 0: TD_EXIT_ON_L1_TO_L2 Bit 1: TD_EXIT_ON_L2_TO_L1 Bit 2: TD_EXIT_ON_L2_VM_EXIT Bits 63:3: RESERVED, must be 0                                      | 64-bit bitmap                 | L2_ONL<br>Y   | 0                                  | 8 4 |   | 1 | 8 0xA020000300000054   | None | RW | None | 0  | 0x00000000000000007 | 0                   |
| 7    | Management | TSC_DEADLINE                        | TSC deadline, in virtual TSC ticks<br>A value of -1 indicates no TSC deadline<br>Applicable only to L2 VMs   | 64-bit<br>unsigned<br>integer | L2_ONL<br>Y   | -1                                 | 8 4 | ı | 1 | 8 0xA020000300000058   | None | RO | RW   | 0  | 0                   | -1                  |
| None | Management | SHADOW_TSC_DEADLINE                 | TSC deadline, in native TSC ticks<br>Applicable only to L2 VMs   | 64-bit<br>unsigned<br>integer | L2_ONL<br>Y   | 0                                  | 8 4 | 1 | 1 | 8 0xA02000030000005C   | None | RO | None | 0  | 0                   | 0                   |

| L.   | I          |                      | The bear and the standard Comment 12     | Inc           | I=1 6 11 1      |   |   |     |     |                      | 1    | T  | 1    | 10 | 0                                      | 10 |
|------|------------|----------------------|--|---------------|-----------------|---|---|-----|-----|----------------------|------|----|------|----|--|----|
| None |            | BASE_L2_CR0_GUEST_HO |  | 64-bit bitmap | The following   | 8 | 1 | . 1 | L 8 | 8 0×A020000300000080 | None | RW | None | 0  | 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF | 0  |
|      |            |                      | CRO access by the L1 VMM.                |               | bits are set to |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      | Bits 5, 29 and 30 can't be written even  |               | 1, indicating   |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      | in debug mode.                           |               | they are        |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | owned by the    |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | Intel TDX       |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | module:         |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | • NE (5)        |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | • NW (29)       |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | • CD (30)       |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | Any bit set     |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | to 1 in         |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | IA32_VMX_CR     |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | 0_FIXED0        |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               |                 |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | (i.e., a bit    |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | whose value     |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | must be 1),     |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | except for      |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | PE (0) and      |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | PG(31) which    |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | are set to 0,   |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | since the       |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | guest TD        |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | runs as an      |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | unrestricted    |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | guest.          |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | Any bit set     |   |   |     |     |                      |      |    |      |    |  |    |
| None | Management | BASE 12 CRO READ SHA | The base read shadow used for any L2 CR0 | 64-bit bitmap | The following   | 8 | 1 | 1   |     | 8 0xA020000300000081 | None | RW | None | 0  | 0xFFFFFFFF9FFFFDF                      | 0  |
|      |            |                      | access by the L1 VMM.                    |               | bits are set to |   | _ |     |     |                      |      |    |      |    |  |    |
|      |            |                      | Bits 0 and 5 can't be written even in    |               | 1:              |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      | debug mode.                              |               | • NE (5)        |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      | · ·                                      |               | Any bit set     |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | to 1 in         |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | IA32_VMX_CR     |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | 0_FIXED0        |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               |                 |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | (i.e., a bit    |   |   |     |     |                      |      |    |      |    |  |    |
|      |            |                      |  |               | whose value     |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | must be 1),     |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | except for      |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | PE (0) and      |   | l | 1   | 1   |                      | 1    | 1  | 1    |    |  | ]  |
|      |            |                      |  |               | PG(31) which    |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | are set to 0,   |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | since the       |   | l | 1   | 1   |                      |      | 1  | 1    |    |  | 1  |
|      |            |                      |  |               | guest TD        |   | l | 1   | 1   |                      | 1    | 1  | 1    |    |  | j  |
|      |            |                      |  |               | runs as an      |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | unrestricted    |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | guest.          |   | l | 1   | 1   |                      |      | 1  | 1    |    |  |    |
|      |            |                      |  |               | All other bits  |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | are cleared to  |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | 0.              |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | 0.              |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               |                 |   |   |     | 1   |                      |      | 1  |      |    |  |    |
|      |            |                      |  |               | 1               |   | 1 |     |     |                      | 1    |    | 1    | 1  | 11                                     | 1  |

|         | 1             | T                    |  |                |          | T   | - | - |   |         |                     |        |     |         | I a |                   | 10 |
|---------|---------------|----------------------|--|----------------|----------|---|---|---|---|---------|---------------------|--------|-----|---------|-----|-------------------|----|
| None    | Management    |                      | The base guest/host mask used for any L2 CR4 access by the L1 VMM. | 64-bit bitmap  |          | • Bits MCE (6),                               | 8 | 1 | 1 | 8       | 0xA020000300000082  | None   | RW  | None    | в   | 0xFFFFFFFFFFF9FBF | В  |
|         |               | ST_MASK              | Bits 6, 13 and 14 can't be written even                            |                |          | VMXE (13)                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      | in debug mode.   |                |          | and SMXE (14)<br>are                          |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      | in debug mode.   |                |          | set to 1,                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | indicating                                    |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | they are                                      |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | owned   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | by the Intel                                  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | TDX module.                                   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | • Bit PKE (22)                                |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | is set to                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | ~TDCS.XFAM[                                   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | 9] to   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | intercept                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | writes to CR4                                 |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | If PK is not                                  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | enabled.                                      |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | • If  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | TDCS.XFAM[1                                   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | 2:11] is 11,                                  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | then bit CET                                  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | (23)  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | is cleared to                                 |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | Otherwise     (CET is not                     |   |   |   | 1       |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | enabled), bit                                 |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          |   |   |   |   |         |                     |        |     |         | _   |                   | _  |
| None    | Management    |                      |  | 64-bit bitmap  |          | • Bit MCE (6)                                 | 8 | 1 | 1 | 8       | 0xA020000300000083  | None   | RW  | None    | 0   | 0xFFFFFFFF9FFFFDF | 0  |
|         |               | DOW                  | access by the L1 VMM.<br>Bit 6 can't be written even in debug      |                |          | is set to 1.                                  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      | mode.  |                |          | Bit VMXE     (1.2) is set to                  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      | mode:  |                |          | (13) is set to                                |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | Any other                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | bit whose                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | value is set to                               |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | 1 in  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | ±   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | IA32_VMX_CR                                   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | 4 FIXEDO (i.e.,                               |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | a bit   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | whose value                                   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | must be 1) is                                 |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | set to 1.                                     |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | <ul> <li>All other bits</li> </ul>            |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | are cleared to                                |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          | 0.  |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      |  |                |          |   |   |   |   |         |                     |        |     |         |     |                   |    |
| None    | Management    |                      |  | 64-bit bitmap  | L2_ONL   | For L2: all-1                                 | 8 | 4 | 1 | 8       | 0xA020000300000084  | None   | RO  | None    | 0   | 0                 | 0  |
|         |               | ST_MASK              | value, as set by the L1 VMM.<br>Applicable only to L2              |                | Y        |   |   |   |   | 1       |                     |        |     |         |     |                   |    |
| Ness    | Managana      | CHADOM CDO DEAD CHA  | The L2 VMCS CR0 read shadow original                               | 64-bit bitmap  | 12.00"   | F==12: =   C                                  | 8 | 4 | - | _       | 0×A020000300000088  | Nana   | 00  | Ness    | 0   | 0                 | 0  |
| None    | Management    | DOW CRO_READ_SHA     | value, as set by the L1 VMM  | 64-DIT DITMAP  | LZ_UNL   | For L2: all-0                                 | 8 | 4 | 1 | 8       | 0XA0200003000000088 | None   | RO  | None    | О   | o .               | Ø  |
|         |               | DOW                  | Applicable only to L2  |                | ľ        |   |   |   |   | 1       |                     |        |     |         |     |                   |    |
| None    | Management    | SHADOW CRA GUEST HO  |  | 64-bit bitmap  | 12 ON!   | For L2: all-1                                 | 0 | 1 | 1 |         | 0×A02000030000008C  | None   | RO  | None    | a   | a                 | 0  |
| THOTIC  | ividilagement | ST_MASK              | value, as set by the L1 VMM.                                       | 04 DIC DICINAP | Y OINL   | I OI LZ. all-1                                | ٥ | 4 | 1 | ľ       |                     | INOTIE | 1.0 | NOTIC   | ľ   | ľ                 | ľ  |
|         |               | SIVINSIK             | Applicable only to L2  |                | ľ        |   |   |   |   | 1       |                     |        |     |         |     |                   |    |
| None    | Management    | SHADOW CR4 READ SHA  | The L2 VMCS CR4 read shadow original                               | 64-bit bitmap  | L2 ONI   | For L2: all-0                                 | R | 4 | 1 | Я       | 0xA020000300000090  | None   | RO  | None    | 0   | 0                 | 0  |
| 1       |               | DOW                  | value, as set by the L1 VMM.                                       |                | Υ        | 1   | ٦ | 1 | - | l       |                     |        | 1   | 1       |     |                   |    |
|         |               | 1                    | Applicable only to L2  |                | 1        |   |   |   |   | 1       |                     |        |     |         |     |                   |    |
| None    | Management    | SHADOW_INSTRUCTION_T | Shadow value of VMCS instruction timeout,                          | 32-bit         | L1_AND   | 0   | 4 | 4 | 1 | 4       | 0xA020000200000094  | None   | RO  | None    | 0   | 0                 | 0  |
|         |               | IMEOUT_CONTROL       | in crystal clock ticks   | unsigned       | _<br>_L2 |   |   |   |   | 1       |                     |        |     |         |     |                   |    |
|         |               | _                    | Applicable to all VMs  | integer        | Ľ.       | <u>                                      </u> |   |   |   | <u></u> |                     | L_     |     | <u></u> |     | <u> </u>          |    |
| None    | Management    | SHADOW_PID_HPA       | Shadow value of VMCS posted interrupt                              | Shared HPA     | L1_ONL   | NULL_PA (-1)                                  | 8 | 4 | 1 | 8       | 0xA020000300000098  | None   | RO  | None    | 0   | 0                 | 0  |
|         |               |                      | descriptor address   |                | Υ        |   |   |   |   |         |                     |        |     |         |     |                   |    |
| <u></u> |               |                      | Applicable only to L1  |                |          |   |   |   |   |         |                     |        |     |         |     |                   |    |
|         |               |                      | <del>-</del>   |                |          |   |   |   |   |         |                     |        |     |         |     |                   |    |

| None                                    | Management  | SHADOW_PINBASED_EXE   | Shadow value of VMCS pin-based execution   | 32-bit bitmap  | L1_ONL  | Same as                                 | 1 4                                     | 1                                    | 4   | 0xA02000020000009C  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|---|---|---|--|----------------|---------|---|---|--------------------------------------|---|---|---|--|--|--|-----------------------|---|
|   |   | C_CTLS  | controls   |                | Υ       | VMCS field                              |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Applicable only to L1  |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | SHADOW_PLE_GAP  |  | 32-bit         | L2_ONL  | 0                                       | 1 4                                     | 1                                    | 4   | 0xA0200002000000A4  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   |   |   | TSC ticks  | unsigned       | Υ       |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Applicable only to L2 VMs  | integer        |         |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | SHADOW_PLE_WINDOW   | Shadow value of VMCS PLE_WINDOW, in  | 32-bit         | L2_ONL  | 0                                       | 1 4                                     | 1                                    | 4   | 0xA0200002000000A8  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   |   |   | virtual TSC ticks  | unsigned       | Υ       |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Applicable only to L2 VMs  | integer        |         |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | SHADOW_POSTED_INT_N   | Shadow value of VMCS posted interrupt  | 16-bit         | L1 ONL  | 0xFFFF                                  | 2 4                                     | 1                                    | 2   | 0xA0200001000000AC  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   | , and the second  | OTIFICATION VECTOR  | notification vector  | unsigned       | Υ _     |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   | _   | Applicable only to L1  | integer        |         |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | SHADOW PROCBASED EX   | Shadow value of VMCS secondary processor   | 32-bit bitmap  | L1 AND  | Same as                                 | 1 4                                     | 1                                    | 4   | 0xA0200002000000B0  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   |   | EC CTLS2  | based execution controls   |                | L2      | VMCS field                              |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Applicable to all VMs  |                | _       |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | SHADOW SHARED EPTP  | Shadow value of VMCS shared EPTP   | HPA            | L1 AND  | NULL PA (-1)                            | 3 4                                     | 1                                    | 8   | 0xA0200003000000B4  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   |   |   | Applicable to all VMs  |                | 12      |   |   | _                                    |   |   |   |  |  |  |                       |   |
| None                                    | Management  | L2_ENTER_GUEST_STATE_   | GPA of TDG.VP.ENTER guest state output   | GPA            | I2 ONI  | NULL PA (-1)                            | 3 4                                     | 1                                    | 9   | 0xA020000300000100  | None                                    | RO                                     | None   | а  | a                     | 0   |
| 110110                                  | Management  | GPA   | buffer   | 0.71           | ν       | 11022_171(12)                           | 1 '                                     | 1 -                                  |   | 0311020000300000200   |   |  | i tone                                       |  |                       | ŭ   |
|   |   | GI A  | Applicable only to L2 VMs  |                | ľ       |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | 12 ENTED GUEST STATE  | HPA (incl. HKID) of TDG.VP.ENTER guest   | НРА            | I2 ONI  | NULL PA (-1)                            | 2 4                                     | 1                                    |   | 0xA020000300000104  | None                                    | RO                                     | None   | a  | a                     | 0   |
| None                                    | ivianagement  | HPA   | state output buffer  | III A          | V V     | NOLL_FA (-1)                            | 1 7                                     | 1 -                                  |   | 0XA02000030000104   | None                                    | NO                                     | None   | o .  | Ŭ                     | Ŭ   |
|   |   | IIIA  | Applicable only to L2 VMs  |                | '       |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | Management  | VE INFO GPA   | Shadow GPA of the VE INFO area   | GPA            | I 2 ONI | NULL PA (-1)                            | 2 4                                     | 1                                    |   | 0xA020000300000108  | None                                    | RO                                     | None   | a  | a                     | 0   |
| None                                    | ivialiagement   | VE_INFO_GFA   | Applicable only to L2 VMs  | GFA            | LZ_OINL | NULL_PA (-1)                            | 4                                       | 1 *                                  |   | 0XA020000300000108  | None                                    | KO .                                   | None   | o .  | ľ                     | ľ   |
| None                                    | Management  | VE_INFO_HPA   | Shadow HPA (incl. HKID) of the VE INFO   | HPA            | I ONII  | NULL_PA (-1)                            | . 4                                     | - 1                                  |   | 0xA02000030000010C  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
| None                                    | ivianagement  | VE_INFO_HPA   | area   | пра            | LZ_UNL  | NULL_PA (-1)                            | 4                                       | 1 1                                  | ٥   | 0XA02000030000010C  | None                                    | RU                                     | None   | О  | Ø                     | 0   |
|   |   |   | Applicable only to L2 VMs  |                | Ť       |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | 14  | L2 VAPIC GPA  | Shadow GPA of the L2 virtual APIC address  | CDA            | 12 011  | NULL DA ( 1)                            | 2 4                                     | -                                    |   | 0xA020000300000110  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
| None                                    | Management  | LZ_VAPIC_GPA  | (used by the L1 VMM)   | GPA            | LZ_OINL | NULL_PA (-1)                            | 4                                       | 1 1                                  | ٥   | 0XA020000300000110  | None                                    | RU                                     | None   | О  | 0                     | Ø   |
|   |   |   |  |                | Y       |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Applicable only to L2 VMs  |                |         |   |   | <b>.</b>                             | _   |   |   |  |  |  |                       |   |
| None                                    | Management  | L2_VAPIC_HPA  | Shadow HPA (incl. HKID) of the L2 virtual APIC address   | HPA            | L2_ONL  | NULL_PA (-1)                            | 3 4                                     | 1                                    | 8   | 0xA020000300000114  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   |   |   |  |                | Y       |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Applicable only to L2 VMs  |                |         |   |   | <b>.</b>                             | _   |   |   |  |  |  |                       |   |
| None                                    | EPT Violation   | LAST_EPF_GPA_LIST   | Array of GPAs that caused EPF so far at  | GPA            |         | N/A                                     | 3 None                                  | 1                                    | 8   | 0xA220000300000200  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   | Log   |   | this TD vCPU instruction   |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
| Always                                  | CPUID Control   | CPUID_CONTROL   | Bit 0: When set, the Intel TDX module  | Array of 8-bit |         | 0                                       | 512                                     | 1                                    | 1   | 0xA1200000000000000   | None                                    | RO                                     | RW   | 0  | 0                     | 0x03  |
|   |   |   | injects #VE on guest TD execution of CPUID in CPL = 0.   | bitmaps        |         |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Bit 1: When set, the Intel TDX module  |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | injects #VE on guest TD  |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | execution of CPUID in CPL > 0.   |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   | Other: Reserved, must be 0.  |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
|   |   |   |  |                |         |   |   |                                      |   |   |   |  |  |  |                       |   |
| None                                    | VAPIC   | VAPIC   | Virtual APIC Page  | Page           |         | 0                                       | 3 128                                   | 1                                    |   | 0x0120000300000000  |   | RO                                     | None   | 0  | 0                     | 0   |
| None                                    | VE_INFO   | EXIT_REASON   |  |                |         | 0                                       | 1 1                                     | 1                                    |   | 0x0220000200000000  | None                                    |  | None   | 0  | 0                     | 0   |
| None                                    | VE_INFO   | VALID   | 0xFFFFFFF: valid   |                |         |   |   |                                      |   |   | None                                    | RO                                     | None   | 0  | 0                     | 0   |
|   |   |   |  |                |         | 0                                       | 1 1                                     | 1                                    | 4   | 0x0220000200000001  | None                                    | NO.                                    |  |  |                       |   |
| None                                    | VE INFO   |   | 0x00000000: not valid  |                |         | 0                                       | 1 1                                     | 1                                    |   |   |   |  |  |  |                       |   |
|   |   | EXIT_QUALIFICATION  | 0x00000000: not valid  |                |         | 0 :                                     | 1 1                                     | 1                                    | 8   | 0x0220000300000002  | None                                    | RO                                     | None   | 0  | 0                     | 0   |
| None                                    | VE_INFO   | GLA   | 0x00000000: not valid  |                |         | 0 0                                     | 1 1<br>3 1<br>3 1                       | 1 1                                  | 8   | 0x0220000300000002<br>0x02200003000000003   | None<br>None                            | RO<br>RO                               | None<br>None                                 | 0  | 0                     | 0   |
| None                                    | VE_INFO<br>VE_INFO  | GLA<br>GPA  | 0x00000000: not valid  |                |         | 0 0                                     | 1 1<br>3 1<br>3 1<br>3 1                | 1<br>1<br>1                          | 8   | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004  | None<br>None<br>None                    | RO<br>RO                               | None<br>None<br>None                         | 0 0  | 0 0                   | 0 0   |
|   | VE_INFO VE_INFO VE_INFO   | GLA<br>GPA<br>EPTP_INDEX  | 0x00000000: not valid  |                |         | 0 0 0                                   | 1 1<br>3 1<br>3 1<br>3 1<br>2 1         | 1<br>1<br>1<br>1                     | 8<br>8                                    | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005  | None<br>None<br>None                    | RO<br>RO<br>RO                         | None<br>None<br>None<br>None                 | 0 0 0  | 0<br>0<br>0           | 0 0   |
| None                                    | VE_INFO<br>VE_INFO  | GLA<br>GPA  | 0x00000000: not valid  |                |         | 0 | 1 1 1 3 1 3 1 3 1 1 2 1 1 1 1 1 1 1 1 1 | 1<br>1<br>1<br>1<br>1                | 8<br>8                                    | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000010  | None<br>None<br>None                    | RO<br>RO                               | None<br>None<br>None                         | 0        | 0<br>0<br>0<br>0      | 0<br>0<br>0<br>0<br>0   |
| None<br>None                            | VE_INFO VE_INFO VE_INFO   | GLA<br>GPA<br>EPTP_INDEX  | 0x00000000: not valid  |                |         | 0 | 1 1 1 3 1 3 1 3 1 1 1 1 1 1 1 1 1 1 1 1 | 1<br>1<br>1<br>1<br>1<br>1           | 8<br>8                                    | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005  | None<br>None<br>None                    | RO<br>RO<br>RO                         | None<br>None<br>None<br>None                 | 0<br>0<br>0<br>0<br>0<br>0                     | 0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0<br>0  |
| None<br>None<br>None                    | VE_INFO VE_INFO VE_INFO   | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON  |  |                |         | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   | 1 1 1 3 1 3 1 3 1 1 1 1 1 1 1 1 1 1 1 1 | 1<br>1<br>1<br>1<br>1<br>1           | 8<br>8                                    | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000010<br>0x82200002000000011   | None<br>None<br>None<br>None            | RO<br>RO<br>RO<br>RO                   | None<br>None<br>None<br>None                 | 0<br>0<br>0<br>0<br>0<br>0                     | 0                     | 0<br>0<br>0<br>0<br>0<br>0  |
| None<br>None                            | VE_INFO VE_INFO VE_INFO   | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH   | 0x000000000: not valid  Category of #VE exception, see [ABI Spec]  |                |         | 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8                                    | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000010  | None<br>None<br>None<br>None            | RO<br>RO<br>RO<br>RO                   | None<br>None<br>None<br>None                 | 0        | 0                     | 0<br>0<br>0<br>0<br>0<br>0<br>0   |
| None<br>None<br>None                    | VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO   | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON  |  |                |         | 0 | 1 1 1 3 1 1 3 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8                                    | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000010<br>0x82200002000000011   | None<br>None<br>None<br>None<br>None    | RO<br>RO<br>RO<br>RO<br>RO             | None<br>None<br>None<br>None<br>None         | 0<br>0<br>0<br>0<br>0<br>0<br>0                | 0                     | 0<br>0<br>0<br>0<br>0<br>0<br>0   |
| None<br>None<br>None                    | VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO   | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON  |  |                |         | 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1<br>1 | 8<br>8<br>8<br>2<br>4<br>4                | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000010<br>0x82200002000000011   | None<br>None<br>None<br>None<br>None    | RO<br>RO<br>RO<br>RO<br>RO             | None<br>None<br>None<br>None<br>None         | 0<br>0<br>0<br>0<br>0<br>0                     | 0                     | 6<br>0<br>0<br>0<br>0<br>0<br>0   |
| None<br>None<br>None<br>None            | VE_INFO  VE INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO                                       | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY  | Category of #VE exception, see [ABI Spec]  |                |         | 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4                | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x8220000000000013   | None<br>None<br>None<br>None<br>None    | RO<br>RO<br>RO<br>RO<br>RO<br>RO       | None<br>None<br>None<br>None<br>None<br>None | 0<br>0<br>0<br>0<br>0<br>0<br>0                | 0                     | 0<br>0<br>0<br>0<br>0<br>0<br>0   |
| None<br>None<br>None<br>None            | VE_INFO  VE INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO                                       | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION   | Category of #VE exception, see [ABI Spec]  |                |         | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1           | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x8220000000000013   | None<br>None<br>None<br>None<br>None    | RO<br>RO<br>RO<br>RO<br>RO<br>RO       | None<br>None<br>None<br>None<br>None<br>None | 0<br>0<br>0<br>0<br>0<br>0                     | 0                     | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0  |
| None None None None None None           | VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO                                       | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY  EXTENDED_INSTRUCTION _INFORMATION                           | Category of #VE exception, see [ABI Spec]  |                |         | 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1           | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000011<br>0x82200000000000013<br>0x82200003000000012                      | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO       | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | 0                     | 6<br>6<br>6<br>9<br>9<br>9<br>9   |
| None None None None None None           | VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO  VE_INFO                                       | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY  EXTENDED_INSTRUCTION _INFORMATION                           | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time   |                |         | 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8 8 8 8 8 8 2 2 4 4 4 4 4 4 4 4 4 4 4 4   | 0x0220000300000002<br>0x0220000300000003<br>0x0220000300000004<br>0x0220000100000005<br>0x8220000200000011<br>0x82200000000000013<br>0x82200003000000012                      | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO       | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0                | 0                     | 6<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0                                    |
| None None None None None None None      | VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO                             | GLA GPA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION _INFORMATION INTERRUPTIBILITY_STATE | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time   |                |         | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8 8 8 8 8 8 2 2 4 4 4 4 4 4 4 4 4 4 4 4   | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x8220000000000013 0x8220000300000012 0x8220000200000014                       | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO       | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | 0<br>0<br>0<br>0      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0   |
| None None None None None None None      | VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO VE_INFO  VE_INFO  Guest GPR                         | GLA GPA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION _INFORMATION INTERRUPTIBILITY_STATE | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time   |                |         | 0                                       | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1<br>1<br>8 | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x8220000000000013 0x8220000300000012 0x8220000200000014                       | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO       | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | 0<br>0<br>0<br>0      | 6<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0                               |
| None None None None None None None None | VE_INFO     | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION _INFORMATION INTERRUPTIBILITY_STATE RAX | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time of #VE injection  |                |         | 0 Provided as                           | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1<br>1<br>8 | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x82200002000000013 0x82200003000000012 0x82200002000000014 0x1020000300000000 | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO<br>RO | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | 0<br>0<br>0<br>0<br>0 | 6<br>6<br>8<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9<br>9      |
| None None None None None None None None | VE_INFO Guest GPR Guest GPR | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION _INFORMATION INTERRUPTIBILITY_STATE RAX | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time of #VE injection  Init value is provided as an input to |                |         | 0                                       | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1<br>1<br>8 | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x82200002000000013 0x82200003000000012 0x82200002000000014 0x1020000300000000 | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO<br>RO | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | 0<br>0<br>0<br>0<br>0 | 0   |
| None None None None None None None None | VE_INFO Guest GPR Guest GPR | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION _INFORMATION INTERRUPTIBILITY_STATE RAX | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time of #VE injection  Init value is provided as an input to |                |         | 0 Provided as an input to TDH.VP.INIT   | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1<br>1<br>8 | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x82200002000000013 0x82200003000000012 0x82200002000000014 0x1020000300000000 | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO<br>RO | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0      | 0<br>0<br>0<br>0<br>0 | 6<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0 |
| None None None None None None None None | VE_INFO Guest GPR Guest GPR | GLA GPA EPTP_INDEX INSTRUCTION_LENGTH INSTRUCTION_INFORMATI ON VE_CATEGORY EXTENDED_INSTRUCTION _INFORMATION INTERRUPTIBILITY_STATE RAX | Category of #VE exception, see [ABI Spec]  VMCS Interruptibility State at the time of #VE injection  Init value is provided as an input to |                |         | 0 Provided as an input to               | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1   | 1<br>1<br>1<br>1<br>1<br>1<br>1      | 8<br>8<br>8<br>2<br>4<br>4<br>1<br>1<br>8 | 0x0220000300000002 0x0220000300000003 0x0220000300000004 0x0220000100000005 0x8220000200000011 0x82200002000000013 0x82200003000000012 0x82200002000000014 0x1020000300000000 | None None None None None None None None | RO<br>RO<br>RO<br>RO<br>RO<br>RO<br>RO | None None None None None None None None      | 0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0 | 0<br>0<br>0<br>0<br>0 | 6<br>6<br>8<br>9<br>9<br>9<br>9<br>9<br>9   |

| None   Guest GPR   State   S | 0  |
|--|----|
| State  • Bits [05:00]: GPAW is the effective GPA width (in bits) for this TD (do not confuse with MAXPA); SHARED bit is at GPA bit GPAW-1; only GPAW values 48 and 52 are with MAXPA).   | 0  |
| *Bits [63:06]: Reserved for future additional details, set to 0, must be ignored by vBIOS  *SHARED bits at GPA bit GPAW-1. In TDX1, only GPAW values 48 and 52 are possible. Bits [63:06]: Reserved for future additional details, set to 0, must be ignored by vBIOS  |    |
| None   Guest GPR   State   S | 0  |
| None   Guest GPR   State   S | 0  |
| None Guest GPR RDI Init value is provided as an input to State TDH.VP.INIT (same value as RCX) 0 8 1 1 8 0x1020000300000007 None RW None 0 -1  | 0  |
| None   Guest GPR   R8   Provided as   an input to   TDH.VP.INIT   (same value   as RCX)   RW   None   RW   None   O   -1   | Ø  |
| None   Guest GPR   R9     0   8   1   1   8   Øx1020000300000009   None   RW   None   0   -1   | 0  |
| State  | la |

| None   | Guest GPR<br>State | R11                   |                |   | 0   | 8 | 1   | 1 | 8 | 0×102000030000000B | None | RW | None | 0 | -1 | 0 |
|--------|--------------------|-----------------------|----------------|---|---|---|-----|---|---|--------------------|------|----|------|---|----|---|
| None   | Guest GPR<br>State | R12                   |                |   | 0   | 8 | 1   | 1 | 8 | 0x102000030000000C | None | RW | None | 0 | -1 | 0 |
| None   |                    | R13                   |                |   | 0   | 8 | 1   | 1 | 8 | 0x102000030000000D | None | RW | None | 0 | -1 | 0 |
| None   |                    | R14                   |                |   | 0   | 8 | 1   | 1 | 8 | 0×102000030000000E | None | RW | None | 0 | -1 | 0 |
| None   |                    | R15                   |                |   | 0   | 8 | 1   | 1 | 8 | 0×102000030000000F | None | RW | None | 0 | -1 | 0 |
| None   |                    | XCR0                  |                |   | 1   | 8 | 1   | 1 | 8 | 0x1120000300000020 | None | RO | None | 0 | 0  | 0 |
| Always | Guest State        |                       | See [ABI Spec] |   | N/A   | 8 | 1   | 1 |   | 0x9120000300000100 | RO   | RO | RO   | a | a  | 0 |
| None   | Guest MSR          | IA32_SPEC_CTRL        | see [har spee] |   | All-0, except   | 0 | 1   | 1 |   | 0x1320000300000048 | None | RW | None | a | -1 | 0 |
|        | State              |                       |                |   | bit 8 (DDPD_U) which is set to 1 if the CPU supports DDPD_U (h/w CPUID(7.2).ED X[3] == 1) but |   |     |   |   |                    |      |    |      |   |    |   |
|        |                    |                       |                |   | X[3] == 1) but<br>(virtual<br>CPUID(7.2).ED<br>X[3] == 0)                                     |   |     |   |   |                    |      |    |      |   |    |   |
| None   | Guest MSR<br>State | IA32_UMWAIT_CONTROL   |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000000E1 | None | RW | None | 0 | -1 | 0 |
| None   | Guest MSR<br>State | IA32_TSX_CTRL         |                |   | 0   | 8 | 1   | 1 | 8 | 0x1320000300000122 | None | RW | None | 0 | -1 | 0 |
| None   | Guest MSR<br>State | IA32_PMC_GP_CFG_Ax    |                |   | 0   | 8 | 16  | 1 | 8 | 0×1320000300000186 | None | RW | None | 0 | -1 | 0 |
| None   | Guest MSR<br>State | MSR_OFFCORE_RSPx      |                |   | 0   | 8 | 2   | 1 | 8 | 0x13200003000001A6 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_XFD              |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000001C4 | None | RO | None | 0 | 0  | 0 |
| None   |                    | IA32_XFD_ERR          |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000001C5 | None | RO | None | 0 | 0  | 0 |
| None   |                    | IA32_PMC_FX_CTRx      |                |   | 0   | 8 | 16  | 1 | 8 | 0x1320000300000309 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_PERF_METRICS     |                |   | 0   | 8 | 1   | 1 | 8 | 0x1320000300000329 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_FIXED_CTR_CTRL   |                |   | 0   | 8 | 1   | 1 | 8 | 0x132000030000038D | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_PERF_GLOBAL_STAT |                |   | 0   | 8 | 1   | 1 | 8 | 0x132000030000038E | None | RO | None | 0 | 0  | 0 |
| None   | _                  | IA32_PEBS_ENABLE      |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000003F1 | None | RW | None | 0 | -1 | 0 |
| None   |                    | MSR_PEBS_DATA_CFG     |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000003F2 | None | RW | None | 0 | -1 | 0 |
| None   |                    | MSR_PEBS_LD_LAT       |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000003F6 | None | RW | None | 0 | -1 | 0 |
| None   |                    | MSR_PEBS_FRONTEND     |                |   | 0   | 8 | 1   | 1 | 8 | 0x13200003000003F7 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_PMC_GP_CTRx      |                |   | 0   | 8 | 16  | 1 | 8 | 0x13200003000004C1 | None | RW | None | 0 | -1 | 0 |
| None   | Guest MSR<br>State | IA32_PMC_FX_CFG_Bx    |                |   | 0   | 8 | 16  | 1 | 8 | 0x1320000300010200 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_PMC_FX_CFG_Cx    |                |   | 0   | 8 | 16  | 1 | 8 | 0×1320000300010000 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_PMC_GP_CFG_Bx    |                |   | 0   | 8 | 16  | 1 | 8 | 0×1320000300010300 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_PMC_GP_CFG_Cx    |                |   | 0   | 8 | 16  | 1 | 8 | 0×1320000300010100 | None | RW | None | 0 | -1 | 0 |
| None   |                    | IA32_XSS              |                |   | 0   | 8 | 1   | 1 | 8 | 0×1320000300000DA0 | None | RO | None | 0 | 0  | 0 |
|        | state              |                       |                | I | 1 1   |   | - 1 |   |   | 1                  |      | 1  |      | I |    | 1 |

| None | Guest MSR<br>State       | IA32_LBR_DEPTH      |   |                     | (n + 1) * 8,<br>where n is the<br>index of the | 8 | 1    | 1 | 1 8 0x13200003000014CF  | None | RW | None | 0 | -1                | 0  |
|------|--------------------------|---------------------|---|---------------------|--|---|------|---|-------------------------|------|----|------|---|-------------------|----|
|      |                          |                     |   |                     | highest bit set<br>to 1 in                     |   |      |   |                         |      |    |      |   |                   |    |
|      |                          |                     |   |                     | CPUID(0x1C,0)<br>.EAX[7:0]                     |   |      |   |                         |      |    |      |   |                   |    |
| None | Guest MSR<br>State       | IA32_UARCH_MISC_CTL |   |                     | 0  | 8 | 1    | 1 | 1 8 0x1320000300001B01  | None | RW | None | 0 | -1                | 0  |
| None |                          | IA32_FRED_RSP0      |   |                     | 0  | 8 | 1    | 1 | 8 0x13200003000001CC    | None | RW | None | 0 | -1                | 0  |
| None |                          | IA32_PL0_SSP        | This field is only used if FRED is enabled and CET is disabled  |                     | 0  | 8 | 1    | 1 | 8 0x13200003000006A4    | None | RW | None | 0 | -1                | 0  |
| None |                          | IA32_USER_MSR_CTL   |   |                     | 0  | 8 | 1    | 1 | 8 0x132000030000001C    | None | RW | None | 0 | -1                | 0  |
| None |                          | IA32_PEBS_BASE      |   |                     | 0  | 8 | 1    | 1 | 8 0x13200003000003F4    | None | RW | None | 0 | -1                | 0  |
| None | Guest MSR<br>State       | IA32_PEBS_INDEX     |   |                     | 0  | 8 | 1    | 1 | 8 0x13200003000003F5    | None | RW | None | 0 | -1                | 0  |
| None |                          | IA32_MISC_ENABLE    | Shadow of IA32_MISC_ENABLE. Value is never written to the h/w.  |                     | See the [ABI<br>Spec]                          | 8 | 1    | 1 | 1 8 0x13200003000001A0  | None | RW | None | 0 | -1                | 0  |
| None |                          | MSR_SMI_COUNT       | Shadow of MSR_SMI_COUNT. Value is never written to the h/w.   |                     | 0  | 8 | 1    | 1 | 1 8 0x1320000300000034  | None | RW | None | 0 | -1                | 0  |
| None |                          | DR0                 | m. recent to the nyw.   |                     | 0  | Q | 1    | 1 | 1 8 0×1120000300000000  | None | RW | None | 0 | -1                | 0  |
| None |                          | DR1                 |   |                     | 0  | Я | 1    | 1 | 1 8 0×11200003000000001 | None | RW | None | 0 | -1                | 0  |
| None | Guest State              | DR2                 |   |                     | 0  | 8 | 1    | 1 | 1 8 0×1120000300000002  | None | RW | None | 0 | -1                | 0  |
| None | Guest State              | DR3                 |   |                     | 0  | 8 | 1    | 1 | 1 8 0×11200003000000003 | None | RW | None | 0 | -1                | 0  |
| None | Guest State              | DR6                 |   |                     | 0xFFFF0FF0                                     | 8 | 1    | 1 | 1 8 0×1120000300000006  | None | RW | None | 0 | 0x00000000FFFFFFF | 0  |
| None | Guest State              | CR2                 |   |                     | 0  | 8 | 1    | 1 | 1 8 0×1120000300000028  | None | RW | None | 0 | -1                | 0  |
| None | Guest MSR<br>State       | IA32_DS_AREA        |   |                     | 0  | 8 | 1    | 1 | 1 8 0x1320000300000600  | None | RW | None | 0 | -1                | 0  |
| None | Guest MSR<br>State       | IA32_STAR           |   |                     | 0  | 8 | 1    | 1 | 1 8 0x1320000300002081  | None | RO | None | 0 | 0                 | 0  |
| None |                          | IA32_LSTAR          |   |                     | 0  | 8 | 1    | 1 | 1 8 0x1320000300002082  | None | RO | None | 0 | 0                 | 0  |
| None | Guest MSR<br>State       | IA32_KERNEL_GS_BASE |   |                     | 0  | 8 | 1    | 1 | 1 8 0×1320000300002102  | None | RO | None | 0 | 0                 | 0  |
| None |                          | IA32_TSC_AUX        |   |                     | 0  | 8 | 1    | 1 | 8 0×1320000300002103    | None | RW | None | 0 | -1                | 0  |
| None |                          | IA32_FMASK          |   |                     | 0x00020200                                     | 8 | 1    | 1 | 8 0x1320000300002084    | None | RO | None | 0 | 0                 | 0  |
| None | Guest Ext. State         | XBUFF               |   | XSAVES buffer       | 0  | 8 | 4096 | 6 | 8 0×1220000300000000    | None | RW | None | 0 | -1                | 0  |
| 7    | MSR<br>Bitmaps[1]        | L2_MSR_BITMAPS_1    | RDMSR/WRMSR VM exit.  | MSR Exit<br>Bitmaps | All-1  | 8 | 512  | 2 | 8 0×2520000300000000    | None | RW | RW   | 0 | -1                | -1 |
|      |                          |                     | On L1 write, original value is stored in the shadow bitmap; the MSR bitmap value is calculated as a bitwise or of the original value and TDCS.MSR_BITMAP value. On L1 read, value is returned from the  |                     |  |   |      |   |                         |      |    |      |   |                   |    |
|      |                          |                     | shadow bitmap.  |                     |  |   |      |   |                         |      |    |      |   |                   |    |
| None | MSR Bitmaps<br>Shadow[1] |                     | Shadow MSR exit bitmaps page, defining<br>the L2 VM policy for handling MSR access,<br>set by the L1 VMM  | MSR Exit<br>Bitmaps | All-1  | 8 | 512  | 2 | 1 8 0xA6200003000000000 | None | RO | None | 0 | 0                 | 0  |
| 7    | MSR<br>Bitmaps[2]        | - 1- 1-             | MSR exit bitmaps page, controlling L2 VM RDMSR/WRMSR VM exit. On L1 write, original value is stored in the shadow bitmap; the MSR bitmap value is calculated as a bitwise or of the original value and TDCS.MSR_BITMAP value. On L1 read, value is returned from the shadow bitmap. | MSR Exit<br>Bitmaps | All-1  | 8 | 512  | 2 | 1 8 0×2D20000300000000  | None | RW | RW   | 0 | -1                | -1 |
| None |                          |                     | Shadow MSR exit bitmaps page, defining the L2 VM policy for handling MSR access,  | MSR Exit            | All-1  | 8 | 512  | 2 | 1 8 0xAE20000300000000  | None | RO | None | 0 | 0                 | 0  |
|      | Shadow[2]                | PS_2                | set by the L1 VMM   | Bitmaps             |  |   |      |   |                         |      |    |      |   |                   |    |

| 7    | 7 MSR<br>Bitmaps[3] |      | MSR exit bitmaps page, controlling L2 VM RDMSR/WRMSR VM exit. On L1 write, original value is stored in the shadow bitmap; the MSR bitmap value is calculated as a bitwise or of the original value and TDCS.MSR_BITMAP value. On L1 read, value is returned from the shadow bitmap. | MSR Exit<br>Bitmaps | All-1 | 8 | 512  | 1 | 8 | Øx3520000300000000 | None | RW | RW   | 0 | -1 | -1 |
|------|---------------------|------|---|---------------------|-------|---|------|---|---|--------------------|------|----|------|---|----|----|
| None |                     | PS_3 | Shadow MSR exit bitmaps page, defining<br>the L2 VM policy for handling MSR access,<br>set by the L1 VMM  | MSR Exit<br>Bitmaps | All-1 | 8 | None | 1 | 8 | 0xB620000300000000 | None | RO | None | 0 | 0  | 0  |