

AMD Processor Recognition

Application Note

Publication # 20734 Rev: F Amendment/0 Issue Date: September 1997

This document contains information on a product under development at Advanced Micro Devices (AMD). The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

© 1997 Advanced Micro Devices, Inc. All rights reserved.

Advanced Micro Devices, Inc. ("AMD") reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

The information in this publication is believed to be accurate at the time of publication, but AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. AMD disclaims responsibility for any consequences resulting from the use of the information included in this publication.

This publication neither states nor implies any representations or warranties of any kind, including but not limited to, any implied warranty of merchantability or fitness for a particular purpose. AMD products are not authorized for use as critical components in life support devices or systems without AMD's written approval. AMD assumes no liability whatsoever for claims associated with the sale or use (including the use of engineering samples) of AMD products except as provided in AMD's Terms and Conditions of Sale for such product.

Trademarks

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am486 is a registered trademark, and K86, $Am5_X$ 86, AMD-K5, AMD-K6, and the AMD-K6 logo are trademarks of Advanced Micro Devices, Inc.

MMX is a trademark of Intel Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

Introduction
Using the CPUID Instruction
Overview
Testing for the CPUID Instruction
Using CPUID Functions
Identifying the Processor's Vendor 4
Testing For Extended Functions 5
Determining the Processor Signature 5
Identifying Supported Features 6
AMD Processor Signature
Displaying the Processor's Name
Displaying Cache Information
Sample Code
Appendix A
CPUID
Standard Functions
Extended Functions14
Appendix B

20734F/0—September 1997

iv Contents

List of Figures

	Figure 1. Figure 2.	ž ,
List of	Tables	
	Table 1.	Summary of CPUID Functions in AMD Processors
	Table 2.	Summary of Processor Signatures for AMD Processors
	Table 3.	Summary of Standard Feature Bits for AMD Processors
	Table 4.	Summary of Extended Feature Bits for AMD Processors
	Table 5.	Standard Feature Flag Descriptions
	Table 6.	Extended Feature Flag Descriptions
	Table 7.	EBX Format Returned by Function 8000_0005h 17
	Table 8.	ECX Format Returned by Function 8000_0005h 17
	Table 9.	EDX Format Returned by Function 8000_0005h 17
	Table 10	Values Returned By AMD Processors 18



AMD Processor Recognition

20734F/0-September 1997

Revision History

Date	Rev	Description
Sept 1997	F	Moved SYSCALL/SYSRET instruction feature bit (in extended feature function 8000_0001h) from bit 10 to bit 11. See Table 6 on page 15 and Table 10 on page 18.
Sept 1997	F	Added bit 31 to the extended feature function 8000_0001h for a new feature. See Table 4 on page 8 and Table 6 on page 15.
Sept 1997	F	Added support for AMD-K6™ MMX™ enhanced processor Model 7, 8, and 9 to Table 1 on page 4 and Table 2 on page 6.
Sept 1997	F	Added return values for AMD-K6 processor Model 7 to Table 10 on page 18.

Revision History vii

20734F/0—September 1997

viii Revision History

AMD Processor Recognition

Introduction

Due to the increasing number of choices available in the x86 processor marketplace, the need for a simple way for hardware and software to identify the type of processor and its feature set has become critical. The CPUID instruction was added to the x86 instruction set for this purpose.

The CPUID instruction provides complete information about the processor (vendor, type, name, etc.) and its capabilities (features). After detecting the processor and its capabilities, software can be accurately tuned to the system for maximum performance and benefit to users. For example, game software can test the performance level available from a particular processor by detecting the type or speed of the processor. If the performance level is high enough, the software can enable additional capabilities or more advanced algorithms. Another example involves testing for the presence of MMXTM instructions on the processor. If the software finds this feature present when it checks the feature bits, it can utilize these more powerful extensions for dramatically better performance on new multimedia software.

Introduction 1

Using the CPUID Instruction

Overview

Software operating at any privilege level can execute the CPUID instruction to identify the processor and its feature set. In addition, the CPUID instruction implements multiple functions, each providing different information about the processor, including the vendor, model number, revision (stepping), features, cache organization, and processor name. The multiple-function approach allows the CPUID instruction to return a complete picture about the type of processor and its capabilities—more detailed information than could be returned by a single function. In addition to gathering all the information by calling multiple functions, the CPUID instruction provides the flexibility of making only one call to obtain the specific data requested once the processor vendor has been identified.

The functions are divided into two types: standard functions and extended functions. Standard functions provide a simple method for software to access information common to all x86 processors. Extended functions provide information on extensions specific to a vendor's processor (for example, AMD's processors).

The flexibility of the CPUID instruction allows for the addition of new CPUID functions in future generations of processors. Appendix A on page 11 contains a detailed description of the CPUID instruction.

Testing for the CPUID Instruction

Beginning with the Am486®DX4 processor, all AMD processors implement the CPUID instruction. In order to avoid an invalid opcode exception on those processors that do not support the CPUID instruction, software must first test to determine if the CPUID instruction is present on the processor. The presence of the CPUID instruction is indicated by the ID bit (21) in the EFLAGS register. If this bit is writeable, the CPUID instruction is implemented on the processor.

Software uses the PUSHFD and POPFD instructions to write to the ID bit in the EFLAGS register. After reading the ID bit, a comparison determines if this operation changed the value of the ID bit. If the value changed, the CPUID instruction is available for identifying the processor and its features. The following code sample demonstrates the way a program uses the PUSHFD and POPFD instructions to test the ID bit.

```
pushfd
                         : Save EFLAGS to stack
pop
      eax
                        ; Store EFLAGS in EAX
mov
      ebx. eax
                        ; Save in EBX for testing later
      eax, 00200000h
                        : Switch bit 21
xor
                          Copy "changed" value to stack
push
      eax
popfd
                         ; Save "changed" EAX to EFLAGS
pushfd
                        ; Push EFLAGS to top of stack
                        ; Store EFLAGS in EAX
pop
      eax
                        : See if bit 21 has changed
cmp
      eax, ebx
                        : If no change, no CPUID
jz.
      NO CPUID
```

Using CPUID Functions

When software uses the CPUID instruction to identify a processor, it is important that it uses the instruction appropriately. The instruction has been defined to make it easy to identify the type and features of x86 processors manufactured by many different vendors.

The standard functions (EAX=0 and EAX=1) are the same for all processors. Having standard functions simplifies software's task of testing for and implementing features common to x86 processors. Software can test for these features and, as new x86 processors are released, benefit from these capabilities immediately.

Extended functions are specific to a vendor's processor. These functions provide additional information about AMD processors that software can use to identify enhanced features and functions. To test for extended functions, software checks for "AuthenticAMD" in the vendor identification string returned by function 0 and for a non-zero value in the EAX register returned by function 8000_000h.

Within AMD's family of processors, different members can execute a different number of functions. Table 1 summarizes the CPUID functions currently implemented on AMD processors.

Table 1. Summary of CPUID Functions in AMD Processors

(Appendix A contains detailed descriptions of the functions.)

Standard Function	Extended Function	Description	Am486 [®] DX4 and Am5 _X 86 [™] Processors	AMD-K5™ Processor (model 0)	AMD-K5 Processor (model 1, 2, and 3)	AMD-K6™ MMX™ Enhanced Processor (model 6, 7, 8, and 9)
0	Vendor String and Largest Standard Function Value		Х	Х	Х	Х
1	_	Processor Signature and Standard Feature Bits	Х	Х	Х	Х
_	8000_0000h	Largest Extended Function Value	_	_	Х	Х
_	8000_0001h	0_0001h Extended Processor Signature and Extended Feature Bits		_	Х	Х
_	8000_0002h	000_0002h Processor Name		_	Х	Х
_	8000_0003h	Processor Name	_	_	Х	Х
_	8000_0004h	Processor Name	_	_	Х	Х
_	8000_0005h	0_0005h Cache Information		_	Х	Х
Note:	•					

Future versions of these processors may implement additional functions.

Identifying the Processor's Vendor

Software must execute the standard function EAX=0. The CPUID instruction returns a 12-character string that identifies the processor's vendor. The instruction also returns the largest standard function input value defined for the CPUID instruction on the processor.

For AMD processors, function 0 returns a vendor string of "AuthenticAMD". This string informs the software to follow AMD's definition for subsequent CPUID functions and the registers returned for those functions.

Once the software identifies the processor's vendor, it knows the definition for all the functions supplied by the CPUID instruction. By using these functions, the software obtains the processor information needed to properly tune its functionality to the capabilities of the processor.

Testing For Extended Functions

Once software has identified the processor's vendor as AMD, it must test for extended functions by executing function 8000_0000h. The EAX register returns the largest extended function input value defined for the CPUID instruction on the processor. If this value is non-zero, extended functions are supported.

To simplify identifying processors and their features, the AMD extended functions include all the information provided in the standard functions as well as the additional AMD-specific feature enhancements. This duplication can minimize the number of function calls required by software.

Determining the Processor Signature

Standard function 1 (EAX=1) of the CPUID instruction returns the standard processor signature and feature bits. The standard processor signature is returned in the EAX register and provides information regarding the specific revision (stepping) and model of the processor and the instruction family level supported by the processor. The revision level is used to determine if the processor requires the implementation of software workarounds. Figure 1 shows the contents of the EAX register obtained by function 1. Table 2 summarizes the specific processor signature values returned for AMD processors.




Figure 1. Contents of EAX Register Returned by Function 1

Table 2. Summary of Processor Signatures for AMD Processors (Appendix A contains details on bit locations and values.)

Processor	Instruction Family	Model	Stepping ID
Am486 and Am5 _X 86 Processors	0100b (4h)	yyyy ²	xxxx ¹
AMD-K5 Processor (Model 0)	0101b (5h)	0000b (0h)	xxxx ¹
AMD-K5 Processor (Model 1)	0101b (5h)	0001b (1h)	xxxx ¹
AMD-K5 Processor (Model 2)	0101b (5h)	0010b (2h)	xxxx ¹
AMD-K5 Processor (Model 3)	0101b (5h)	0011b (3h)	xxxx ¹
AMD-K6 MMX Enhanced Processor (Model 6)	0101b (5h)	0110b (6h)	xxxx ¹
AMD-K6 MMX Enhanced Processor (Model 7)	0101b (5h)	0111b (7h)	xxxx ¹
AMD-K6 MMX Enhanced Processor (Model 8)	0101b (5h)	1000b (8h)	xxxx ¹
AMD-K6 MMX Enhanced Processor (Model 9)	0101b (5h)	1001b (9h)	xxxx ¹

Notes:

- 1. Contact your AMD representative for the latest stepping information.
- 2. Model identifier information is provided in the AMD BIOS Development Guide, order# 19720.

Identifying Supported Features

The feature bits are returned in the EDX register for two CPUID functions: standard function 1 and extended function 8000_0001h. Each bit corresponds to a specific feature and indicates if that feature is present on the processor. Table 3 summarizes the standard feature bits, and Table 4 summarizes the extended feature bits.

Before using any of the enhanced features added to the latest generation of processors, software should test each feature bit returned by functions 1 and 8000_0001h to identify the capabilities available on the processor. For example, software must test bit 23 to determine if the processor executes the MMX technology. Attempting to execute an unavailable feature can cause errors and exceptions.

Table 3. Summary of Standard Feature Bits for AMD Processors (Appendix A contains details on bit locations and values.)

Feature	Description
Floating-Point Unit	A floating-point unit is available.
Virtual Mode Extensions	Virtual mode extensions are available.
Debugging Extensions	I/O breakpoint debug extensions are supported.
Page Size Extensions	4-Mbyte pages are supported.
Time Stamp Counter (with RDTSC and CR4 disable bit)	A time stamp counter is available in the processor, and the RDTSC instruction is supported.
K86™ Model-Specific Registers (with RDMSR and WRMSR)	The K86 model-specific registers are available in the processor, and the RDMSR and WRMSR instructions are supported.
Machine Check Exception	The machine check exception is supported.
CMPXCHG8B Instruction	The CMPXCHG8B instruction is supported.
APIC	A local APIC unit is available.
Global Paging Extension	Global paging extensions are available.
Conditional Move Instruction	The conditional move instructions CMOV, FCMOV, and FCOMI are supported.
Executes the MMX Technology	The MMX instruction set is supported.

 Table 4.
 Summary of Extended Feature Bits for AMD Processors

(Appendix A contains details on bit locations and values.)

Feature	Description
Floating-Point Unit	A floating-point unit is available.
Virtual Mode Extensions	Virtual mode extensions are available.
Debugging Extensions	I/O breakpoint debug extensions are supported.
Page Size Extensions	4-Mbyte pages are supported.
Time Stamp Counter (with RDTSC and CR4 disable bit)	A time stamp counter is available in the processor, and the RDTSC instruction is supported.
K86 Model-Specific Registers (with RDMSR and WRMSR)	The K86 model-specific registers are available in the processor, and the RDMSR and WRMSR instructions are supported.
Machine Check Exception	The machine check exception is supported.
CMPXCHG8B Instruction	The CMPXCHG8B instruction is supported.
Global Paging Extension	Global paging extensions are available.
SYSCALL and SYSRET Extensions	The SYSCALL and SYSRET instructions and associated extensions are supported.
Integer Conditional Move Instruction	The integer conditional move instruction CMOV is supported.
Floating-Point Conditional Move Instructions	The floating-point conditional move instructions FCMOV and FCOMI are supported.
Executes the MMX Technology	The MMX instruction set is supported.
Bit reserved for new feature	Defined in future release.

AMD Processor Signature

Extended function 8000_0001h returns the AMD processor signature. The signature is returned in the EAX register and provides generation, model, and stepping information for AMD processors. Figure 2 shows the contents returned in the EAX register. See Table 2 for a summary of the values returned by specific AMD processors.




Figure 2. Contents of EAX Register Returned by Extended Function 8000_0001h

Displaying the Processor's Name

Functions 8000_0002h, 8000_0003h, and 8000_0004h return an ASCII string containing the name of the processor. These functions eliminate the need for software to search for the processor name in a lookup table, a process requiring a large block of memory and frequent updates. Instead, software can simply call these three functions to obtain the name string (48 ASCII characters in little endian format) and display it on the screen. Although the name string can be up to 48 characters in length, shorter names have the remaining byte locations filled with the ASCII NULL character (00h). To simplify the display routines and avoid using screen space, software only needs to display characters until a NULL character is detected.

Displaying Cache Information

Function 8000_0005h provides cache information for the processor. Some diagnostic software displays information about the system and the processor's configuration. It is common for this type of software to provide cache size and organization of information. Function 8000_0005h provides a simple way for software to obtain information about the on-chip cache and TLB structures. The size and organization information is returned in the registers as described in Appendix A on page 11. Software can simply display these values, eliminating the need for large pieces of code to test the memory structures.

Sample Code

A code sample that uses the CPUID instruction to identify the processor and its features is available from AMD's website at http://www.amd.com.

Appendix A

CPUID

mnemonic	opcode	description
CPUID	0F A2h	Identify the processor and its feature set
Privilege:	none	auchan, are processor and its realarc sec
Registers Affected:	EAX, EBX, I	ECX, EDX
Flags Affected:	none	
Exceptions Generated:	none	

The CPUID instruction is an application-level instruction that software executes to identify the processor and its feature set. This instruction offers multiple functions, each providing a different set of information about the processor. The CPUID instruction can be executed from any privilege level. Software can use the information returned by this instruction to tune its functionality for the specific processor and its features.

Not all processors implement the CPUID instruction. Therefore, software must test to determine if the instruction is present on the processor. If the ID bit (21) in the EFLAGS register is writeable, the CPUID instruction is implemented.

The CPUID instruction supports multiple functions. The information associated with each function is obtained by executing the CPUID instruction with the function number in the EAX register. Functions are divided into two types: standard functions and extended functions. Standard functions are found in the low function space, $0000_0000h-7FFF_FFFFh$. In general, all x86 processors have the same standard function definitions.

Extended functions are defined specifically for processors supplied by the vendor listed in the vendor identification string. Extended functions are found in the high function space, 8000_000h-8FFF_FFFh. Because not all vendors have defined extended functions, software must test for their presence on the processor.

AMD processors have extended functions under the following conditions:

- The processor returns the "AuthenticAMD" vendor identification string.
- The 8000_0000h function returns a non-zero value in the EAX register.

Appendix A 11

Standard Functions

Function 0 - Largest Standard Function Input Value and Vendor Identification String

Input: EAX = 0

Output: EAX = Largest function input value recognized by the CPUID instruction

EBX, EDX, ECX = Vendor identification string

This is a standard function found in all processors implementing the CPUID instruction. It returns two values. The first value is returned in the EAX register and indicates the largest standard function value recognized by the processor. The second value is the vendor identification string. This 12-character ASCII string is returned in the EBX, EDX, and ECX registers in little endian format.

AMD processors return a vendor identification string of "AuthenticAMD" that software uses as follows:

- To identify the processor as an AMD processor
- To apply AMD's definition of the CPUID instruction for all additional function calls

Function 1 – Processor Signature and Standard Feature Flags

Input: EAX = 1

Output: EAX = Processor Signature

EBX = Reserved ECX = Reserved

EDX = Standard Feature Flags

Function 1 returns two values—the Processor Signature and the Standard Feature Flags. The processor signature is returned in the EAX register and identifies the specific processor by providing information on its type—instruction family, model, and revision (stepping). The information is formatted as follows:

- EAX[3–0] Stepping ID
- EAX[7–4] Model
- EAX[11–8] Instruction Family
- EAX[31–2] Reserved

The standard feature flags are returned in the EDX register and indicate the presence of specific features. In most cases, a "1" indicates the feature is present, and a "0" indicates the feature is not present. Table 5 contains a list of the currently defined standard feature flags. Reserved bits will be used for new features as they are added.

Table 5. Standard Feature Flag Descriptions

Bit	Feature	Description	
0	Floating-Point Unit	0 = No FPU 1 = FPU Present	
1	Virtual Mode Extensions	0 = No Support 1= Support	
2	Debugging Extensions	0 = No Support 1= Support	
3	Page Size Extensions	0 = No Support 1= Support 4Mbyte Pages	
4	Time Stamp Counter (with RDTSC and CR4 disable bit)	0 = No Support 1= Support	
5	K86 Model-Specific Registers (with RDMSR and WRMSR)	0 = No Support 1= Support	
6	Reserved	-	
7	Machine Check Exception	0 = No Support 1= Support	
8	CMPXCHG8B Instruction	0 = No Support 1= Support	
9	APIC*	0 = No Support 1= Support	
10-11	Reserved	-	
12	Memory Type Range Registers	0 = No Support 1= Support	
13	Global Paging Extension*	0 = No Support 1= Support	
14	Reserved	_	
15	Conditional Move Instruction	0 = No Support 1= Support	
16-22	Reserved	-	
23	MMX Instructions	0 = No Support 1= Support	
24-31	Reserved	-	

Note:

Appendix A 13

^{*} The AMD-K5 processor (model 0) reserves bit 13 and implements feature bit 9 to indicate support for Global Paging Extensions instead of support for APIC.

Extended Functions

Function 8000_0000h - Largest Extended Function Input Value

Input: EAX = 8000 0000h

Output: EAX = Largest function input value recognized by the CPUID instruction

EBX = Reserved ECX = Reserved EDX = Reserved

Function 8000_0000h returns a value in the EAX register that indicates the largest extended function value recognized by the processor.

Function 8000_0001h - AMD Processor Signature and Extended Feature Flags

Input: $EAX = 8000_0001h$

Output: EAX = AMD Processor Signature

EBX = Reserved ECX = Reserved

EDX = Extended Feature Flags

Function 8000_0001h returns two values—the AMD Processor Signature and the Extended Feature Flags. The AMD processor signature is returned in the EAX register and identifies the specific processor by providing information regarding its type—generation/family, model, and revision (stepping). The information is formatted as follows:

- EAX[3–0] Stepping ID
- EAX[7–4] Model
- EAX[11–8] Generation/Family
- EAX[31–12] Reserved

The extended feature flags are returned in the EDX register and indicate the presence of specific features found in AMD processors. In most cases, a "1" indicates the feature is present, and a "0" indicates the feature is not present. Table 6 contains a list of the currently defined feature flags. Reserved bits will be used for new features as they are added.

Table 6. Extended Feature Flag Descriptions

Bit	Feature	Description
0	Floating-Point Unit	0 = No FPU 1 = FPU Present
1	Virtual Mode Extensions	0 = No Support 1= Support
2	Debugging Extensions	0 = No Support 1= Support
3	Page Size Extensions	0 = No Support 1= Support 4Mbyte Pages
4	Time Stamp Counter (with RDTSC and CR4 disable bit)	0 = No Support 1= Support
5	K86 Model-Specific Registers (with RDMSR and WRMSR)	0 = No Support 1= Support
6	Reserved	-
7	Machine Check Exception	0 = No Support 1= Support
8	CMPXCHG8B Instruction	0 = No Support 1= Support
9–10	Reserved	-
11	SYSCALL and SYSRET Extensions	0 = No Support 1= Support
12	Reserved	_
13	Global Paging Extension	0 = No Support 1= Support
14	Reserved	_
15	Integer Conditional Move Instructions	0 = No Support 1= Support
16	Floating-Point Conditional Move Instructions	0 = No Support 1= Support
17-22	Reserved	_
23	MMX Instructions	0 = No Support 1= Support
24-30	Reserved	-
31	Bit reserved for new feature	0 = No Support 1= Support

Appendix A 15

Functions 8000_0002h, 8000_0003h, and 8000_0004h - Processor Name String

Input: EAX = 8000_0002h, 8000_0003h, or 8000_0004h

Output: EAX = Processor Name String

EBX = Processor Name String ECX = Processor Name String EDX = Processor Name String

Functions 8000_0002h, 8000_0003h, and 8000_0004h return the processor name string in the EAX, EBX, ECX, and EDX registers. These three functions use the four registers to return an ASCII string of up to 48 characters in little endian format. The NULL character (ASCII 00h) is used to indicate the end of the processor name string. This feature is useful for processor names that require fewer than 48 characters.

Function 8000_0005h - Cache Information

Input: $EAX = 8000_0005h$

Output: EAX = Reserved

EBX = TLB Information

ECX = L1 Data Cache Information

EDX = L1 Instruction Cache Information

Function 8000_0005h returns information about the processor's on-chip caches. Tables 7, 8, and 9 provide the format for the information returned by the 8000_0005h function.

Table 7. EBX Format Returned by Function 8000_0005h

	Data TLB		Instruction TLB		
	Associativity*	# Entries	Associativity* # Entries		
EBX	EBX Bits 31–24 Bi		Bits 15-8	Bits 7–0	
Note: * Full associativity is indicated by a value of OFFh.					

Table 8. ECX Format Returned by Function 8000_0005h

	L1 Data Cache				
	Size (Kbytes) Associativity* Lines per Tag Line Size (bytes				
ECX	Bits 31-24	Bits 23-16	Bits 15-8	Bits 7–0	
Note: * Full associativity is indicated by a value of OFFh.					

Table 9. EDX Format Returned by Function 8000_0005h

	L1 Instruction Cache						
	Size (Kbytes)	Associativity*	Lines per Tag	Line Size (bytes)			
EDX	Bits 31-24	Bits 23-16	Bits 15-8	Bits 7–0			
Note:							

* Full associativity is indicated by a value of 0FFh.

Appendix A 17

Appendix B

Table 10 contains all the values returned for AMD processors by the CPUID instruction.

Table 10. Values Returned By AMD Processors

Function Register	Am486 [®] and Am5 _X 86™ Processors	AMD-K5™ Processor (Model 0)	AMD-K5 Processor (Model 1)	AMD-K5 Processor (Model 2)	AMD-K5 Processor (Model 3)	AMD-K6™ Processor (Model 6)	AMD-K6™ Processor (Model 7)
Function: 0							
EAX	0000_0001h	0000_0001h	0000_0001h	0000_0001h	0000_0001h	0000_0001h	0000_0001h
EBX	6874_7541h	6874_7541h	6874_7541h	6874_7541h	6874_7541h	6874_7541h	6874_7541h
ECX	444D_4163h	444D_4163h	444D_4163h	444D_4163h	444D_4163h	444D_4163h	444D_4163h
EDX	6974_6E65h	6974_6E65h	6974_6E65h	6974_6E65h	6974_6E65h	6974_6E65h	6974_6E65h
Function: 1							
EAX	0000_04XXh	0000_050Xh	0000_051Xh	0000_052Xh	0000_053Xh	0000_056Xh	0000_057Xh
EBX	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
ECX EDX	Reserved 0000 0001h	Reserved 0000_03BFh	Reserved 0000_21BFh	Reserved 0000_21BFh	Reserved 0000 21BFh	Reserved 0080_01BFh	Reserved
	0000_000111	0000_03brii	0000_21BFII	UUUU_ZIDFII	UUUU_ZIDFII	UUOU_UIDFII	0080_01BFh
Function: 8000_0000h							
EAX	0000_0000h	0000_0000h	8000_0005h	8000_0005h	8000_0005h	8000_0005h	8000_0005h
EBX	Undefined	Undefined	Reserved	Reserved	Reserved	Reserved	Reserved
ECX	Undefined	Undefined	Reserved	Reserved	Reserved	Reserved	Reserved
EDX	Undefined	Undefined	Reserved	Reserved	Reserved	Reserved	Reserved
Function: 8000_0001h							
EAX	Undefined	Undefined	0000 051Xh	0000 052Xh	0000 053Xh	0000 066Xh	0000 067Xh
EBX	Undefined	Undefined	Reserved	Reserved	Reserved	Reserved	Reserved
ECX	Undefined	Undefined	Reserved	Reserved	Reserved	Reserved	Reserved
EDX	Undefined	Undefined	0000_21BFh	0000_21BFh	0000_21BFh	0080_05BFh	0080_09BFh
Function:							
8000_0002h							
EAX	Undefined	Undefined	2D44_4D41h	2D44_4D41h	2D44_4D41h	2D44_4D41h	2D44_4D41h
EBX	Undefined	Undefined	7428_354Bh	7428_354Bh	7428_354Bh	6D74_364Bh	6D74_364Bh
ECX	Undefined	Undefined	5020_296Dh	5020_296Dh	5020_296Dh	202F_7720h	202F_7720h
EDX	Undefined	Undefined	6563_6F72h	6563_6F72h	6563_6F72h	746C_756Dh	746C_756Dh

Table 10. Values Returned By AMD Processors (continued)

Function Register	Am486 [®] and Am5 _X 86™ Processors	AMD-K5™ Processor (Model 0)	AMD-K5 Processor (Model 1)	AMD-K5 Processor (Model 2)	AMD-K5 Processor (Model 3)	AMD-K6™ Processor (Model 6)	AMD-K6™ Processor (Model 7)
Function: 8000_0003h							
EAX EBX ECX EDX	Undefined Undefined Undefined Undefined	Undefined Undefined Undefined Undefined	726F_7373h 0000_0000h 0000_0000h 0000_0000h	726F_7373h 0000_0000h 0000_0000h 0000_0000h	726F_7373h 0000_0000h 0000_0000h 0000_0000h	6465_6D69h 6520_6169h 6E65_7478h 6E6F_6973h	6465_6D69h 6520_6169h 6E65_7478h 6E6F_6973h
Function: 8000_0004h							
EAX EBX ECX EDX	Undefined Undefined Undefined Undefined	Undefined Undefined Undefined Undefined	0000_0000h 0000_0000h 0000_0000h 0000_0000h	0000_0000h 0000_0000h 0000_0000h 0000_0000h	0000_0000h 0000_0000h 0000_0000h 0000_0000h	0000_0073h 0000_0000h 0000_0000h 0000_0000h	0000_0073h 0000_0000h 0000_0000h 0000_0000h
Function: 8000_0005h							
EAX EBX ECX EDX	Undefined Undefined Undefined Undefined	Undefined Undefined Undefined Undefined	Reserved 0480_0000h 0804_0120h 1004_0120h	Reserved 0480_0000h 0804_0120h 1004_0120h	Reserved 0480_0000h 0804_0120h 1004_0120h	Reserved 0280_0140h 2002_0220h 2002_0220h	Reserved 0280_0140h 2002_0220h 2002_0220h

Appendix B

20734F/0-September 1997