



# **AMD64 Collaborative Processor Performance Control (CPPC) Performance Priority**

Publication # **69206**

Revision: **1.00**

Issue Date: **February 2026**

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

AMD, the AMD Arrow logo, AMD EPYC, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies. PCIe<sup>®</sup> is a registered trademark of PCI-SIG Corporation. Linux<sup>®</sup> is the registered trademark of Linus Torvalds in the U.S. and other countries.

© 2026 Advanced Micro Devices, Inc. All rights reserved.

## Revision History

---

Date	Revision	Change Description
March 2026	1.00	Initial release

# CPPC Performance Priority

## Introduction

This document describes Collaborative Processor Performance Control (CPPC) Performance Priority which is a CPPC extension available on some Zen6 products. Collaborative Processor Performance Control is described in “AMD64 Architecture Programmer’s Manual”, Volume 2, Section 17.6 “Collaborative Processor Performance Control”. With CPPC Performance Priority software can specify different performance floor frequencies on different cores which the platform firmware considers when throttling CPU frequency due to power or thermal constraints.

Support for CPPC Performance Priority is indicated by CPUID Fn8000\_0007\_EDX[CppcPerfPriority] (bit 27)=1.

## CPPC\_CAPABILITY\_1 Register (MSRC001\_02B0)

The following bits are added to CPPC\_CAPABILITY\_1:

Bits	Mnemonic	Description	Access Type
39:32	FloorPerfCnt	Floor Performance Count	RO

The new fields of CPPC\_CAPABILITY\_1 are further described below.

- *FloorPerfCnt (Floor Performance Count)* – Bits 39:32. This field reports the number of distinct Floor Perf values supported by the platform. For example, if this value is 2, then the number of unique values of CPPC\_REQUEST\_2[FloorPerf] across the system should be at most 2 for the throttling behavior described for CPPC\_REQUEST\_2[FloorPerf] to take effect. A zero value implies that the platform supports unlimited Floor Perf levels. When the Floor Performance Count is non-zero, then the throttling behavior is undefined if the number of unique values of Floor Perf on the system exceeds Floor Perf Count.

## CPPC\_REQUEST\_2 Register (MSRC001\_02B5)

Bits	Mnemonic	Description	Access Type
63:8	Reserved		MBZ
7:0	FloorPerf	Floor Performance	RW

The fields of CPPC\_REQUEST\_2 are further described below:

- *FloorPerf (Floor Performance)* – Bits 7:0. This field contains the floor performance level associated with that core. Software can write any value between CPPC\_CAPABILITY\_1[LowestPerf] and CPPC\_CAPABILITY\_1[HighestPerf] to this field. When the system is under power/thermal constraints, the platform firmware will attempt to throttle the CPU frequency to the value corresponding to Floor Performance before throttling further. This allows software to specify different floor frequencies for different cores.