AMD Athion[™] Processor x86 Code Optimization Guide



© 2000 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

Trademarks

AMD, the AMD logo, AMD Athlon, K6, 3DNow!, and combinations thereof, AMD-751, K86, and Super7 are trademarks, and AMD-K6 is a registered trademark of Advanced Micro Devices, Inc.

Microsoft, Windows, and Windows NT are registered trademarks of Microsoft Corporation.

MMX is a trademark and Pentium is a registered trademark of Intel Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Contents

	Revision History xvii
1	Introduction 1
	About this Document 1
	AMD Athlon™ Processor Family
	AMD Athlon Processor Microarchitecture Summary 4
2	Top Optimizations 7
	Optimization Star
	Group I Optimizations — Essential Optimizations
	Memory Size and Alignment Issues
	Instructions
	Select DirectPath Over VectorPath Instructions 10
	Group II Optimizations—Secondary Optimizations 10
	Load-Execute Instruction Usage
	Take Advantage of Write Combining. 12 Liss 2DNowl Instructions 12
	Use 3DNow! Instructions
	Avoid Placing Code and Data in the Same 64-Byte
	Cache Line
3	C Source Level Optimizations 15
	Ensure Floating-Point Variables and Expressions are of
	Type Float
	Use 32-Bit Data Types for Integer Code
	Consider the Sign of Integer Operands
	Use Array Style Instead of Pointer Style Code
	Completely Unroll Small Loops
	Avoid Unnecessary Store-to-Load Dependencies
	Always Match the Size of Stores and Loads
	·

AMD Athlon™ Processor x86 Code Optimization

Consider Expression Order in Compound Branch Conditions	25
Switch Statement Usage	26
Optimize Switch Statements	26
Use Prototypes for All Functions	27
Use Const Type Qualifier	27
Generic Loop Hoisting	28
Generalization for Multiple Constant Control Code	28
Declare Local Functions as Static	30
Dynamic Memory Allocation Consideration	31
Introduce Explicit Parallelism into Code	31
Explicitly Extract Common Subexpressions	33
C Language Structure Component Considerations	34
Sort Local Variables According to Base Type Size	35
Accelerating Floating-Point Divides and Square Roots	36
Fast Floating-Point-to-Integer Conversion	37
Speeding Up Branches Based on Comparisons Between Floats	39
Avoid Unnecessary Integer Division.	41
Copy Frequently De-Referenced Pointer Arguments to Local Variables	41
Instruction Decoding Optimizations	43
Overview	43
Select DirectPath Over VectorPath Instructions	44
Load-Execute Instruction Usage	44
Use Load-Execute Integer Instructions	44
Use Load-Execute Floating-Point Instructions with Floating-Point Operands	45
Avoid Load-Execute Floating-Point Instructions with Integer Operands	45
	46
Align Branch Targets in Program Hot Spots	48

Use 32-Bit LEA Rather than 16-Bit LEA Instruction	18
Use Short Instruction Encodings 4	18
Avoid Partial Register Reads and Writes	19
Use LEAVE Instruction for Function Epilogue Code 5	50
Replace Certain SHLD Instructions with Alternative Code 5	51
Use 8-Bit Sign-Extended Immediates 5	51
Use 8-Bit Sign-Extended Displacements5	52
Code Padding Using Neutral Code Fillers	52
Recommendations for AMD-K6 [®] Family and AMD Athlon Processor Blended Code 5	53
Cache and Memory Optimizations 5	57
Memory Size and Alignment Issues	57
Avoid Memory Size Mismatches	57
Align Data Where Possible	59
Use the 3DNow! PREFETCH and PREFETCHW Instructions 5	59
Determining Prefetch Distance	33
Take Advantage of Write Combining 6	35
Avoid Placing Code and Data in the Same 64-Byte Cache Line. \ldots 6	35
Store-to-Load Forwarding Restrictions 6	36
Store-to-Load Forwarding Pitfalls—True Dependencies6 Summary of Store-to-Load Forwarding Pitfalls to Avoid6	
Stack Alignment Considerations7	70
Align TBYTE Variables on Quadword Aligned Addresses	70
C Language Structure Component Considerations 7	71
Sort Variables According to Base Type Size	72

AMD Athlon™ Processor x86 Code Optimization

73

6 Branch Optimizations

	Avoid Branches Dependent on Random Data	73
	AMD Athlon Processor Specific Code	74
	Blended AMD-K6 and AMD Athlon Processor Code	74
	Always Pair CALL and RETURN	76
	Replace Branches with Computation in 3DNow! Code	77
	Muxing Constructs	77
	Sample Code Translated into 3DNow! Code	78
	Avoid the Loop Instruction	82
	Avoid Far Control Transfer Instructions	82
	Avoid Recursive Functions	83
Schedu	ling Optimizations	85
	Schedule Instructions According to their Latency	85
	Unrolling Loops	86
	Complete Loop Unrolling	86
	Partial Loop Unrolling	86
	Use Function Inlining	89
	Overview	89
	Always Inline Functions if Called from One Site	90
	Always Inline Functions with Fewer than 25 Machine Instructions	90
	Avoid Address Generation Interlocks	91
	Use MOVZX and MOVSX	91
	Minimize Pointer Arithmetic in Loops	92
	Push Memory Data Carefully	94

8 Integer Optimizations

•	•	
	Replace Divides with Multiplies	95
	Multiplication by Reciprocal (Division) Utility	95
	Unsigned Division by Multiplication of Constant	96
	Signed Division by Multiplication of Constant	97
	Consider Alternative Code When Multiplying by a Constant	99
	Use MMX [™] Instructions for Integer-Only Work 1	102
	Repeated String Instruction Usage	102
	Latency of Repeated String Instructions	102
	Guidelines for Repeated String Instructions	103
	Use XOR Instruction to Clear Integer Registers 1	04
	Efficient 64-Bit Integer Arithmetic 1	104
	Efficient Implementation of Population Count Function	14
	Efficient Binary-to-ASCII Decimal Conversion	18
	Derivation of Multiplier Used for Integer Division by	
	Constants 1	23
	Derivation of Algorithm, Multiplier, and Shift Factor for Unsigned Integer Division	123
	Derivation of Algorithm, Multiplier, and Shift Factor for Signed Integer Division	127
Floating	-Point Optimizations	131
	Ensure All FPU Data is Aligned 1	131
	Use Multiplies Rather than Divides 1	131
	Use FFREEP Macro to Pop One Register from the	
	FPU Stack 1	132
	Floating-Point Compare Instructions	133
	Use the FXCH Instruction Rather than FST/FLD Pairs 1	133
	Avoid Using Extended-Precision Data 1	134
	Minimize Floating-Point-to-Integer Conversions	134

	Check Argument Range of Trigonometric Instructions Efficiently
	Take Advantage of the FSINCOS Instruction 139
10	3DNow! [™] and MMX [™] Optimizations 141
	Use 3DNow! Instructions 141
	Use FEMMS Instruction
	Use 3DNow! Instructions for Fast Division
	Optimized 14-Bit Precision Divide
	Optimized Full 24-Bit Precision Divide
	Pipelined Pair of 24-Bit Precision Divides
	Newton-Raphson Reciprocal
	Use 3DNow! Instructions for Fast Square Root and Reciprocal Square Root
	Optimized 15-Bit Precision Square Root
	Optimized 24-Bit Precision Square Root
	Newton-Raphson Reciprocal Square Root 146
	Use MMX PMADDWD Instruction to Perform Two 32-Bit Multiplies in Parallel 147
	Use PMULHUW to Compute Upper Half of Unsigned Products 147
	3DNow! and MMX Intra-Operand Swapping
	Fast Conversion of Signed Words to Floating-Point
	Width of Memory Access Differs Between PUNPCKL* andPUNPCKH*151
	Use MMX PXOR to Negate 3DNow! Data
	Use MMX PCMP Instead of 3DNow! PFCMP
	Use MMX Instructions for Block Copies and Block Fills 154
	Efficient 64-Bit Population Count Using MMX Instructions 161
	Use MMX PXOR to Clear All Bits in an MMX Register 162
	Use MMX PCMPEQD to Set All Bits in an MMX Register 163

	Use MMX PAND to Find Floating-Point Absolute Value in 3DNow! Code	. 163
	Integer Absolute Value Computation Using MMX Instructions	. 164
	Optimized Matrix Multiplication	. 164
	Efficient 3D-Clipping Code Computation Using 3DNow! Instructions	. 167
	Efficiently Determining Similarity Between RGBA Pixels	. 169
	Use 3DNow! PAVGUSB for MPEG-2 Motion Compensation	. 172
	Efficient Implementation of floor() Using 3DNow! Instructions	. 174
	Stream of Packed Unsigned Bytes	
	Complex Number Arithmetic.	
11 Genera	al x86 Optimization Guidelines	177
	Short Forms	. 177
	Dependencies	. 178
	Register Operands	. 178
	Stack Allocation	. 178
Appendix A	AMD Athlon [™] Processor Microarchitecture	179
	Introduction	. 179
	AMD Athlon Processor Microarchitecture	. 180
	Superscalar Processor	. 180
	Instruction Cache	
	Predecode	
	Branch Prediction	
	Early Decoding	
	Instruction Control Unit	
	Data Cache	. 184

AMD Athlon™ Processor x86 Code Optimization

	Integer Scheduler	185
	Integer Execution Unit	185
	Floating-Point Scheduler	186
	Floating-Point Execution Unit	
	Load-Store Unit (LSU)	
	L2 Cache Controller	
	Write Combining	
	AMD Athlon System Bus	189
Appendix B	Pipeline and Execution Unit Resources Overview	191
	Fetch and Decode Pipeline Stages	191
	Integer Pipeline Stages	194
	Floating-Point Pipeline Stages	196
	Execution Unit Resources	198
	Terminology	
	Integer Pipeline Operations	199
	Floating-Point Pipeline Operations	200
	Load/Store Pipeline Operations	
	Code Sample Analysis	202
Appendix C	Implementation of Write Combining	205
	Introduction	205
	Write-Combining Definitions and Abbreviations	206
	What is Write Combining?	206
	Programming Details	206
	Write-Combining Operations	207
	Sending Write-Buffer Data to the System	209

Appendix D	Performance-Monitoring Counters	211
	Overview	211
	Performance Counter Usage	212
	PerfEvtSel[3:0] MSRs (MSR Addresses C001_0000h-C001_0003h)	212
	PerfCtr[3:0] MSRs (MSR Addresses C001_0004h-C001_0007h)	216
	Starting and Stopping the Performance-Monitoring Counters	216
	Event and Time-Stamp Monitoring Software	217
	Monitoring Counter Overflow	218
Appendix E	Programming the MTRR and PAT	219
	Introduction	219
	Memory Type Range Register (MTRR) Mechanism	219
	Page Attribute Table (PAT)	225
Appendix F	Instruction Dispatch and Execution Resources/Timing	235
Appendix G	DirectPath versus VectorPath Instructions	277
	Select DirectPath Over VectorPath Instructions	277
	DirectPath Instructions	277
	VectorPath Instructions	289
	Index	295

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

List of Figures

Figure 1.	AMD Athlon [™] Processor Block Diagram
Figure 2.	Integer Execution Pipeline
Figure 3.	Floating-Point Unit Block Diagram 187
Figure 4.	Load/Store Unit
Figure 5.	Fetch/Scan/Align/Decode Pipeline Hardware 192
Figure 6.	Fetch/Scan/Align/Decode Pipeline Stages 192
Figure 7.	Integer Execution Pipeline 194
Figure 8.	Integer Pipeline Stages 194
Figure 9.	Floating-Point Unit Block Diagram 196
Figure 10.	Floating-Point Pipeline Stages 196
Figure 11.	PerfEvtSel[3:0] Registers 213
Figure 12.	MTRR Mapping of Physical Memory
Figure 13.	MTRR Capability Register Format 222
Figure 14.	MTRR Default Type Register Format 223
Figure 15.	Page Attribute Table (MSR 277h) 225
Figure 16.	MTRRphysBasen Register Format 231
Figure 17.	MTRRphysMaskn Register Format 232

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

List of Tables

Table 1.	Latency of Repeated String Instructions)2
Table 2.	Integer Pipeline Operation Types 19	9
Table 3.	Integer Decode Types 19	9
Table 4.	Floating-Point Pipeline Operation Types 20	
Table 5.	Floating-Point Decode Types 20	0
Table 6.	Load/Store Unit Stages 20)1
Table 7.	Sample 1 – Integer Register Operations 20)3
Table 8.	Sample 2 – Integer Register and Memory Load Operations)4
Table 9.	Write Combining Completion Events	
Table 10.	AMD Athlon [™] System Bus Commands	
	Generation Rules 20	9
Table 11.	Performance-Monitoring Counters	4
Table 12.	Memory Type Encodings 22	2
Table 13.	Standard MTRR Types and Properties	24
Table 14.	PATi 3-Bit Encodings 22	26
Table 15.	Effective Memory Type Based on PAT and MTRRs	07
Table 16.	Final Output Memory Types	
Table 10. Table 17.	MTRR Fixed Range Register Format	
Table 17. Table 18.	MTRR-Related Model-Specific Register	Ū
Table 10.	(MSR) Map	3
Table 19.	Integer Instructions	57
Table 20.	MMX [™] Instructions	53
Table 21.	MMX Extensions 26	57
Table 22.	Floating-Point Instructions 26	8
Table 23.	3DNow! TM Instructions	'4
Table 24.	3DNow! Extensions 27	6'
Table 25.	DirectPath Integer Instructions 27	'8
Table 26.	DirectPath MMX Instructions	5
Table 27.	DirectPath MMX Extensions	6
Table 28.	DirectPath Floating-Point Instructions	57

AMD Athlon™ Processor x86 Code Optimization

Table 29.	VectorPath Integer Instructions	289
Table 30.	VectorPath MMX Instructions	293
Table 31.	VectorPath MMX Extensions	293
Table 32.	VectorPath Floating-Point Instructions	294

DD

A

Revision History

Date	Rev	Description
		Added "About this Document" on page 1.
		Further clarification of "Consider the Sign of Integer Operands" on page 20.
		Added the optimization, "Use Array Style Instead of Pointer Style Code" on page 22.
		Added the optimization, "Accelerating Floating-Point Divides and Square Roots" on page 40.
		Clarified examples in "Copy Frequently De-Referenced Pointer Arguments to Local Variables" on page 46.
		Further clarification of "Select DirectPath Over VectorPath Instructions" on page 52.
		Further clarification of "Align Branch Targets in Program Hot Spots" on page 56.
		Further clarification of REP instruction as filler in "Code Padding Using Neutral Code Fillers" on page 60.
		Further clarification of "Use the 3DNow!™ PREFETCH and PREFETCHW Instructions" on page 67.
		Modified Examples 1 and 2 of "Unsigned Division by Multiplication of Constant" on page 110.
		Added the optimization, "Efficient Implementation of Population Count Function" on page 128.
Nov.	E	Further clarification of "Use FFREEP Macro to Pop One Register from the FPU Stack" on page 146.
1999		Further clarification of "Minimize Floating-Point-to-Integer Conversions" on page 148.
		Added the optimization, "Check Argument Range of Trigonometric Instructions Efficiently" on page 152.
		Added the optimization, "Take Advantage of the FSINCOS Instruction" on page 154.
		Further clarification of "Use 3DNow!™ Instructions for Fast Division" on page 160.
		Further clarification of "Use FEMMS Instruction" on page 160.
		Further clarification of "Use 3DNow!™ Instructions for Fast Square Root and Reciprocal Square Root" on page 163.
		Clarified "3DNow!™ and MMX™ Intra-Operand Swapping" on page 167.
		Corrected PCMPGT information in "Use MMX [™] PCMP Instead of 3DNow! [™] PFCMP" on page 171.
		Added the optimization, "Use MMX™ Instructions for Block Copies and Block Fills" on page 172.
		Modified the rule for "Use MMX™ PXOR to Clear All Bits in an MMX Register" on page 180.

Date	Rev	Description					
		Modified the rule for "Use MMX [™] PCMPEQD to Set All Bits in an MMX Register" on page 181.					
	Added the optimization, "Optimized Matrix Multiplication" on page 182.						
	Added the optimization, "Efficient 3D-Clipping Code Computation Using 3DNow!™ Instructions' page 185.						
	Added the optimization, "Complex Number Arithmetic" on page 194.						
		Added Appendix E, "Programming the MTRR and PAT".					
		Rearranged the appendices.					
		Added Index					

Date	Rev	Description				
		Added more details to the optimizations in the chapter, "Top Optimizations" on page 7.				
		Further clarification of "Use Array Style Instead of Pointer Style Code" on page 22.				
		Added the optimization, "Always Match the Size of Stores and Loads" on page 26.				
		Added the optimization, "Fast Floating-Point-to-Integer Conversion" on page 42.				
		Added the optimization, "Speeding Up Branches Based on Comparisons Between Floats" on page 44.				
		Added the optimization, "Use Read-Modify-Write Instructions Where Appropriate" on page 54.				
		Further clarification of "Align Branch Targets in Program Hot Spots" on page 56.				
		Added the optimization, "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.				
		Added the optimization, "Use LEAVE Instruction for Function Epilogue Code" on page 58.				
		Added more examples to "Memory Size and Alignment Issues" on page 65.				
		Further clarification of "Use the 3DNow!™ PREFETCH and PREFETCHW Instructions" on page 67.				
		Further clarification of "Store-to-Load Forwarding Restrictions" on page 74.				
April	G	Changed epilogue code in Example 1 of "Stack Alignment Considerations" on page 79.				
2000		Added Example 8 to "Avoid Branches Dependent on Random Data" on page 86.				
		Fixed comments in Example 1 and 2 of "Unsigned Division by Multiplication of Constant" on page 110.				
		Revised code in "Algorithm: Divisors 1 <= d < 2^{31} , Odd d" on page 110 and "Algorithm: Divisors 2 <= d < 2^{31} " on page 111.				
		Added more examples to "Efficient 64-Bit Integer Arithmetic" on page 118.				
		Fixed typo in the Integer example and added an MMX version in "Efficient Implementation of Population Count Function" on page 128.				
		Added the optimization, "Efficient Binary-to-ASCII Decimal Conversion" on page 132.				
			Updated the codes for "Derivation of Multiplier Used for Integer Division by Constants" on page 137 and in the AMD Software Development Kit (SDK).			
		Further clarification of "Use FFREEP Macro to Pop One Register from the FPU Stack" on page 146.				
		Corrected Example 1 in "Minimize Floating-Point-to-Integer Conversions" on page 148.				
		Added the optimization, "Use PMULHUW to Compute Upper Half of Unsigned Products" on page 165.				

Date	Rev	Description				
April 2000	G cont.	Added the information that the "Width of Memory Access Differs Between PUNPCKL* and PUNPCKH*" on page 169Rewrote the section "Use MMX [™] Instructions for Block Copies and Block Fills" on page 172. Added the optimization, "Integer Absolute Value Computation Using MMX [™] Instructions" on page 182. Added the optimization, "Efficient 64-Bit Population Count Using MMX [™] Instructions" on page 179. Added the optimization, "Efficiently Determining Similarity Between RGBA Pixels" on page 187. Added the optimization, "Efficient Implementation of floor() Using 3DNow! [™] Instructions" on page 192. Corrected the instruction mnemonics for AAM, AAD, BOUND, FDIVP, FMULP, FDUBP, DIV, IDIV, IMUL, MUL, and TEST in "Instruction Dispatch and Execution Resources/Timing" on page 261 and in "DirectPath versus VectorPath Instructions" on page 303.				
June 2000	Н	Added Appendix D, "Performance-Monitoring Counters" on page 233.				
Sept. 2000	I	Corrected Example 1 under "Muxing Constructs" in Chapter 6, "Branch Optimizations."				

Introduction

The AMD Athlon[™] processor is the newest microprocessor in the AMD K86[™] family of microprocessors. The advances in the AMD Athlon processor take superscalar operation and out-of-order execution to a new level. The AMD Athlon processor has been designed to efficiently execute code written for previous-generation x86 processors. However, to enable the fastest code execution with the AMD Athlon processor, programmers should write software that includes specific code optimization techniques.

About this Document

This document contains information to assist programmers in creating optimized code for the AMD Athlon processor. In addition to compiler and assembler designers, this document has been targeted to C and assembly language programmers writing execution-sensitive code sequences.

This document assumes that the reader possesses in-depth knowledge of the x86 instruction set, the x86 architecture (registers, programming modes, etc.), and the IBM PC-AT platform.

This guide has been written specifically for the AMD Athlon processor, but it includes considerations for

previous-generation processors and describes how those optimizations are applicable to the AMD Athlon processor. This guide contains the following chapters:

Chapter 1: Introduction. Outlines the material covered in this document. Summarizes the AMD Athlon microarchitecture.

Chapter 2: Top Optimizations. Provides convenient descriptions of the most important optimizations a programmer should take into consideration.

Chapter 3: C Source Level Optimizations. Describes optimizations that C/C++ programmers can implement.

Chapter 4: Instruction Decoding Optimizations. Describes methods that will make the most efficient use of the three sophisticated instruction decoders in the AMD Athlon processor.

Chapter 5: Cache and Memory Optimizations. Describes optimizations that make efficient use of the large L1 caches and high-bandwidth buses of the AMD Athlon processor.

Chapter 6: Branch Optimizations. Describes optimizations that improve branch prediction and minimizes branch penalties.

Chapter 7: Scheduling Optimizations. Describes optimizations that improve code scheduling for efficient execution resource utilization.

Chapter 8: Integer Optimizations. Describes optimizations that improve integer arithmetic and makes efficient use of the integer execution units in the AMD Athlon processor.

Chapter 9: Floating-Point Optimizations. Describes optimizations that make maximum use of the superscalar and pipelined floating-point unit (FPU) of the AMD Athlon processor.

Chapter 10: 3DNow![™] and MMX[™] Optimizations. Describes code optimization guidelines for 3DNow!, MMX, and Enhanced 3DNow!/MMX.

Chapter 11: General x86 Optimizations Guidelines. Lists generic optimization techniques applicable to x86 processors.

Appendix A: AMD Athlon Processor Microarchitecture. Describes in detail the microarchitecture of the AMD Athlon processor.

Appendix B: Pipeline and Execution Unit Resources Overview. Describes in detail the execution units and its relation to the instruction pipeline.

Appendix C: Implementation of Write Combining. Describes the algorithm used by the AMD Athlon processor to write combine.

Appendix D: Performance-Monitoring Counters. Describes the usage of the performance counters available in the AMD Athlon processor.

Appendix E: Programming the MTRR and PAT. Describes the steps needed to program the Memory Type Range Registers and the Page Attribute Table.

Appendix F: Instruction Dispatch and Execution Resources/Timing. Lists the instruction's execution resource usage and its latency.

Appendix G: DirectPath versus VectorPath Instructions. Lists the x86 instructions that are DirectPath and VectorPath instructions.

AMD Athlon[™] Processor Family

The AMD Athlon processor family uses state-of-the-art decoupled decode/execution design techniques to deliver next-generation performance with x86 binary software compatibility. This next-generation processor family advances x86 code execution by using flexible instruction predecoding, wide and balanced decoders, aggressive out-of-order execution, parallel integer execution pipelines, parallel floating-point execution pipelines, deep pipelined execution for higher delivered operating frequency, dedicated backside cache memory, and a new high-performance double-rate 64-bit local bus. As an x86 binary-compatible processor, the AMD Athlon processor implements the industry-standard x86 instruction set by decoding and executing the x86 instructions using a proprietary microarchitecture. This microarchitecture allows the delivery of maximum performance when running x86-based PC software.

AMD Athlon™ Processor Microarchitecture Summary

The AMD Athlon processor brings superscalar performance and high operating frequency to PC systems running industry-standard x86 software. A brief summary of the next-generation design features implemented in the AMD Athlon processor is as follows:

- High-speed double-rate local bus interface
- Large, split 128-Kbyte level-one (L1) cache
- Dedicated backside level-two (L2) cache
- Instruction predecode and branch detection during cache line fills
- Decoupled decode/execution core
- Three-way x86 instruction decoding
- Dynamic scheduling and speculative execution
- Three-way integer execution
- Three-way address generation
- Three-way floating-point execution
- 3DNow!TM technology and MMXTM single-instruction multiple-data (SIMD) instruction extensions
- Super data forwarding
- Deep out-of-order integer and floating-point execution
- Register renaming
- Dynamic branch prediction

The AMD Athlon processor communicates through a next-generation high-speed local bus that is beyond the current Socket 7 or Super7[™] bus standard. The local bus can transfer data at twice the rate of the bus operating frequency by using both the rising and falling edges of the clock (see "AMD Athlon[™] System Bus" on page 209 for more information).

To reduce on-chip cache miss penalties and to avoid subsequent data load or instruction fetch stalls, the AMD Athlon processor has a dedicated high-speed backside L2 cache. The large 128-Kbyte L1 on-chip cache and the backside L2 cache allow the AMD Athlon execution core to achieve and sustain maximum performance.

As a decoupled decode/execution processor, the AMD Athlon processor makes use of a proprietary microarchitecture, which defines the heart of the AMD Athlon processor. With the inclusion of all these features, the AMD Athlon processor is capable of decoding, issuing, executing, and retiring multiple x86 instructions per cycle, resulting in superior scaleable performance.

The AMD Athlon processor includes both the industry-standard MMX SIMD integer instructions and the 3DNow! SIMD floating-point instructions that were first introduced in the AMD-K6[®]-2 processor. The design of 3DNow! technology was based on suggestions from leading graphics and independent software vendors (ISVs). Using SIMD format, the AMD Athlon processor can generate up to four 32-bit, single-precision floating-point results per clock cycle.

The 3DNow! execution units allow for high-performance floating-point vector operations, which can replace x87 instructions and enhance the performance of 3D graphics and other floating-point-intensive applications. Because the 3DNow! architecture uses the same registers as the MMX instructions, switching between MMX and 3DNow! has no penalty.

The AMD Athlon processor designers took another innovative step by carefully integrating the traditional x87 floating-point, MMX, and 3DNow! execution units into one operational engine. With the introduction of the AMD Athlon processor, the switching overhead between x87, MMX, and 3DNow! technology is virtually eliminated. The AMD Athlon processor combined with 3DNow! technology brings a better multimedia experience to mainstream PC users while maintaining backwards compatibility with all existing x86 software.

Although the AMD Athlon processor can extract code parallelism on-the-fly from off-the-shelf, commercially available x86 software, specific code optimization for the AMD Athlon processor can result in even higher delivered performance. This document describes the proprietary microarchitecture in the AMD Athlon processor and makes recommendations for optimizing execution of x86 software on the processor. The coding techniques for achieving peak performance on the AMD Athlon processor include, but are not limited to, those for the AMD-K6, AMD-K6-2, Pentium[®], Pentium Pro, and Pentium II processors. However, many of these optimizations are not necessary for the AMD Athlon processor to achieve maximum performance. Due to the more flexible pipeline control and aggressive out-of-order execution, the AMD Athlon processor is not as sensitive to instruction selection and code scheduling. This flexibility is one of the distinct advantages of the AMD Athlon processor.

The AMD Athlon processor uses the latest in processor microarchitecture design techniques to provide the highest x86 performance for today's PC. In short, the AMD Athlon processor offers true next-generation performance with x86 binary software compatibility.

Top Optimizations

	This chapter contains descriptions of the best optimizations for improving the performance of the AMD Athlon [™] processor. Subsequent chapters contain more detailed descriptions of these and other optimizations. The optimizations in this chapter are divided into two groups and listed in order of importance.				
Group I – Essential Optimizations	Group I contains essential optimizations. Users should follow these critical guidelines closely. The optimizations in Group I are as follows:				
	 Memory Size and Alignment Issues—Avoid memory size mismatches—Align data where possible 				
	■ Use the 3DNow! [™] PREFETCH and PREFETCHW Instructions				
	 Select DirectPath Over VectorPath Instructions 				
Group II – Secondary Optimizations	Group II contains secondary optimizations that can significantly improve the performance of the AMD Athlon processor. The optimizations in Group II are as follows:				
	 Load-Execute Instruction Usage—Use Load-Execute instructions—Avoid load-execute floating-point instructions with integer operands 				
	 Take Advantage of Write Combining 				
	 Use 3DNow! Instructions 				
	 Avoid Branches Dependent on Random Data 				
	 Avoid Placing Code and Data in the Same 64-Byte Cache Line 				

Optimization Star



The top optimizations described in this chapter are flagged with a star. In addition, the star appears beside the more detailed descriptions found in subsequent chapters.

Group I Optimizations – Essential Optimizations

Memory Size and Alignment Issues

Avoid Memory Size Mismatches



Avoid memory size mismatches when different instructions operate on the same data. When an instruction stores and another instruction reloads the same data, keep their operands aligned and keep the loads/stores of each operand the same size. The following code examples result in a store-to-load-forwarding (STLF) stall:

Example 1 (Avoid):

MOV DWORD PTR [FOO], EAX MOV DWORD PTR [FOO+4], EDX FLD QWORD PTR [FOO]

Avoid large-to-small mismatches, as shown in the following code:

Example 2 (Avoid):

FST	QWORE) PTR	[F00]	
MOV	EAX,	DWORD	PTR	[F00]
MOV	EDX,	DWORD	PTR	[F00+4]

Align Data Where Possible



Avoid misaligned data references. All data whose size is a power of 2 is considered aligned if it is *naturally* aligned. For example:

- WORD accesses are aligned if they access an address divisible by 2.
- DWORD accesses are aligned if they access an address divisible by 4.
- QWORD accesses are aligned if they access an address divisible by 8.
- TBYTE accesses are aligned if they access an address divisible by 8.

A misaligned store or load operation suffers a minimum one-cycle penalty in the AMD Athlon processor load/store pipeline. In addition, using misaligned loads and stores increases the likelihood of encountering a store-to-load forwarding pitfall. For a more detailed discussion of store-toload forwarding issues, see "Store-to-Load Forwarding Restrictions" on page 74.

Use the 3DNow![™] PREFETCH and PREFETCHW Instructions



For code that can take advantage of prefetching, use the 3DNow! PREFETCH and PREFETCHW instructions to increase the effective bandwidth to the AMD Athlon processor, which significantly improves performance. All the prefetch instructions are essentially integer instructions and can be used anywhere, in any type of code (integer, x87, 3DNow!, MMX, etc.). Use the following formula to determine prefetch distance:

Prefetch Length = $200 \times (^{DS}/_{C})$

- Round up to the nearest cache line.
- **DS** is the data stride per loop iteration.
- C is the number of cycles per loop iteration when hitting in the L1 cache.

See "Use the 3DNow!TM PREFETCH and PREFETCHW Instructions" on page 67 for more details.

Select DirectPath Over VectorPath Instructions



Use DirectPath instructions rather than VectorPath instructions. DirectPath instructions are optimized for decode and execute efficiently by minimizing the number of operations per x86 instruction, which includes 'register \leftarrow register op memory' as well as 'register \leftarrow register op register' forms of instructions. Up to three DirectPath instructions can be decoded per cycle. VectorPath instructions block the decoding of DirectPath instructions.

The AMD Athlon processor implements the majority of instructions used by a compiler as DirectPath instructions. Nevertheless, assembly writers must still take into consideration the usage of DirectPath versus VectorPath instructions.

See Appendix F, "Instruction Dispatch and Execution Resources/Timing" on page 261 and Appendix G, "DirectPath versus VectorPath Instructions" on page 303 for tables of DirectPath and VectorPath instructions.

Group II Optimizations—Secondary Optimizations

Load-Execute Instruction Usage

Use Load-Execute Instructions



Most load-execute integer instructions are DirectPath decodable and can be decoded at the rate of three per cycle. Splitting a load-execute integer instruction into two separate instructions—a load instruction and a "reg, reg" instruction reduces decoding bandwidth and increases register pressure, which results in lower performance. Use the split-instruction form to avoid scheduler stalls for longer executing instructions and to explicitly schedule the load and execute operations.

Use Load-Execute Floating-Point Instructions with Floating-Point Operands



When operating on single-precision or double-precision floating-point data, wherever possible use floating-point load-execute instructions to increase code density.

Note: This optimization applies only to <u>floating-point instructions</u> <u>with floating-point operands</u> and not with integer operands, as described in the immediately following section.

This coding style helps in two ways. First, denser code allows more work to be held in the instruction cache. Second, the denser code generates fewer internal OPs and, therefore, the FPU scheduler holds more work, which increases the chances of extracting parallelism from the code.

Example 1 (Avoid):

FLD	QWORD PTR	[TEST1]
FLD	QWORD PTR	[TEST2]
FMUL	ST, ST(1)	

Example 1 (Preferred):

FLD	QWORD	PTR	[TEST1]
FMUL	QWORD	PTR	[TEST2]

Avoid Load-Execute Floating-Point Instructions with Integer Operands



Do not use load-execute floating-point instructions with *integer* operands: FIADD, FISUB, FISUBR, FIMUL, FIDIV, FIDIVR, FICOM, and FICOMP. Remember that floating-point instructions can have integer operands while integer instruction cannot have floating-point operands.

Use separate FILD and arithmetic instructions for floatingpoint computations involving integer-memory operands. This optimization has the potential to increase decode bandwidth and OP density in the FPU scheduler. The floating-point loadexecute instructions with integer operands are VectorPath and generate two OPs in a cycle, while the discrete equivalent enables a third DirectPath instruction to be decoded in the same cycle. In some situations this optimizations can also reduce execution time if the FILD can be scheduled several instructions ahead of the arithmetic instruction in order to cover the FILD latency.

Example 2 (Avoid):

QWORD	PTR	[foo]
DWORD	PTR	[bar]
DWORD	PTR	[baz]
	DWORD	QWORD PTR DWORD PTR DWORD PTR

Example 2 (Preferred):

FILD	DWORD PT	
FILD	DWORD PT	R [baz]
FLD	QWORD PT	R [foo]
FMULP	ST(2), S	Τ
FADDP	ST(1),ST	-

Take Advantage of Write Combining



This guideline applies only to operating system, device driver, and BIOS programmers. In order to improve system performance, the AMD Athlon processor aggressively combines multiple memory-write cycles of any data size that address locations within a 64-byte cache line aligned write buffer.

See Appendix C, "Implementation of Write Combining" on page 227 for more details.

Use 3DNow!™ Instructions



When single precision is required, perform floating-point computations using the 3DNow! instructions instead of x87 instructions. The SIMD nature of 3DNow! instructions achieves twice the number of FLOPs that are achieved through x87 instructions. 3DNow! instructions also provide for a flat register file instead of the stack-based approach of x87 instructions.

See Table 24 on page 300 for a list of 3DNow! instructions. For information about instruction usage, see the $3DNow!^{TM}$ Technology Manual, order# 21928.

Avoid Branches Dependent on Random Data



Avoid conditional branches depending on random data, as these are difficult to predict. For example, a piece of code receives a random stream of characters "A" through "Z" and branches if the character is before "M" in the collating sequence. Data-dependent branches acting upon basically random data causes the branch prediction logic to mispredict the branch about 50% of the time.

If possible, design branch-free alternative code sequences, which results in shorter average execution time. This technique is especially important if the branch body is small. See "Avoid Branches Dependent on Random Data" on page 86 for more details.

Avoid Placing Code and Data in the Same 64-Byte Cache Line



Sharing code and data in the same 64-byte cache line may cause the L1 caches to thrash (unnecessary castout of code/data) in order to maintain coherency between the separate instruction and data caches. The AMD Athlon processor has a cache-line size of 64 bytes, which is twice the size of previous processors. Avoid placing code and data together within this larger cache line, especially if the data becomes modified.

For example, consider that a memory indirect JMP instruction may have the data for the jump table residing in the same 64-byte cache line as the JMP instruction. This mixing of code and data in the same cache line would result in lower performance.

Although rare, do not place critical code at the border between 32-byte aligned code segments and a data segments. Code at the start or end of a data segment should be as seldom executed as possible or simply padded with garbage.

In general, avoid the following:

- self-modifying code
- storing data in code segments

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

3

C Source Level Optimizations

This chapter details C programming practices for optimizing code for the AMD AthlonTM processor. Guidelines are listed in order of importance.

Ensure Floating-Point Variables and Expressions are of Type Float

For compilers that generate $3DNow!^{TM}$ instructions, make sure that all floating-point variables and expressions are of type float. Pay special attention to floating-point constants. These require a suffix of "F" or "f" (for example: 3.14f) to be of type float, otherwise they default to type double. To avoid automatic promotion of float arguments to double, always use function prototypes for all functions that accept float arguments.

Use 32-Bit Data Types for Integer Code

Use 32-bit data types for integer code. Compiler implementations vary, but typically the following data types are included—*int, signed, signed int, unsigned, unsigned int, long, signed long, long int, signed long int, unsigned long,* and *unsigned long int.*

Consider the Sign of Integer Operands

In many cases, the data stored in integer variables determines whether a signed or an unsigned integer type is appropriate. For example, to record the weight of a person in pounds, no negative numbers are required so an unsigned type is appropriate. However, recording temperatures in degrees Celsius may require both positive and negative numbers so a signed type is needed.

Where there is a choice of using either a signed or an unsigned type, take into consideration that certain operations are faster with unsigned types while others are faster for signed types.

Integer-to-floating-point conversion using integers larger than 16 bit is faster with signed types, as the x86 architecture provides instructions for converting signed integers to floatingpoint, but has no instructions for converting unsigned integers. In a typical case, a 32-bit integer is converted by a compiler to assembly as follows:

Example 1 (Avoid):

double x;	====>	MOV	[temp+4], 0
unsigned int i;		MOV	EAX, i
		MOV	[temp], EAX
x = i;		FILD	QWORD PTR [temp]
		FSTP	QWORD PTR [x]

The above code is slow not only because of the number of instructions, but also because a size mismatch prevents store-toload forwarding to the FILD instruction. Instead, use the following code:

Example 1 (Preferred):

double x; int i;	====>	DWORD QWORD	
x = i;			

Computing quotients and remainders in integer division by constants are faster when performed on unsigned types. The following typical case is the compiler output for a 32-bit integer divided by four:

Example 2 (Avoid):

int i;	====>	MOV	EAX, i
		CDQ	
i = i / 4;		AND	EDX, 3
		ADD	EAX, EDX
		SAR	EAX, 2
		MOV	i, EAX

Example 2 (Preferred):

unsigned int i; ====> SHR i, 2

i = i / 4;

In summary:

Use unsigned types for:

- Division and remainders
- Loop counters
- Array indexing

Use signed types for:

Integer-to-float conversion

Use Array Style Instead of Pointer Style Code

The use of pointers in C makes work difficult for the optimizers in C compilers. Without detailed and aggressive pointer analysis, the compiler has to assume that writes through a pointer can write to any place in memory. This includes storage allocated to other variables, creating the issue of aliasing, i.e., the same block of memory is accessible in more than one way.

To help the C compiler optimizer in its analysis, avoid the use of pointers where possible. One example where this is trivially possible is in the access of data organized as arrays. C allows the use of either the array operator [] or pointers to access the array. Using array-style code makes the task of the optimizer easier by reducing possible aliasing.

For example, x[0] and x[2] can not possibly refer to the same memory location, while *p and *q could. It is highly recommended to use the array style, as significant performance advantages can be achieved with most compilers.

Example 1 (Avoid):

```
typedef struct {
  float x,y,z,w;
} VERTEX;
typedef struct {
  float m[4][4];
} MATRIX;
void XForm (float *res, const float *v, const float *m, int
numverts)
{
   float dp;
   int i;
   const VERTEX* vv = (VERTEX *)v;
   for (i = 0; i < numverts; i++) {
      dp = vv - x * *m + +:
      dp += vv - >y * *m ++;
      dp += vv - z * *m ++;
      dp += vv->w * *m++;
      *res++ = dp; /* write transformed x */
      dp = yy - x * *m + +:
      dp += vv->y * *m++;
      dp += vv - z * *m ++;
      dp += vv->w * *m++;
```

C Source Level Optimizations

}

{

}

AMD Athlon[™] Processor x86 Code Optimization

```
*res++ = dp; /* write transformed y */
      dp = vv - >x * *m ++;
      dp += vv - >y * *m ++;
      dp += vv->z * *m++:
      dp += vv->w * *m++;
      *res++ = dp; /* write transformed z */
      dp = vv - x * *m + ;
      dp += vv->y * *m++;
      dp += vv - z * *m ++;
      dp += vv->w * *m++;
      *res++ = dp; /* write transformed w */
                /* next input vertex */
      ++vv;
      m -= 16; /* reset to start of transform matrix */
   }
Example 1 (Preferred):
typedef struct {
 float x,y,z,w;
} VERTEX:
typedef struct {
  float m[4][4];
} MATRIX;
void XForm (float *res, const float *v, const float *m, int
numverts)
   int i;
   const VERTEX* vv = (VERTEX *)v;
   const MATRIX* mm = (MATRIX *)m;
   VERTEX* rr = (VERTEX *)res;
   for (i = 0; i < numverts; i++) {
      rr - x = vv - x*mm - m[0][0] + vv - y*mm - m[0][1] +
              vv \rightarrow z*mm \rightarrow m[0][2] + vv \rightarrow w*mm \rightarrow m[0][3];
      rr - y = vv - x mm - m[1][0] + vv - y mm - m[1][1] +
              vv->z*mm->m[1][2] + vv->w*mm->m[1][3];
      rr->z = vv->x*mm->m[2][0] + vv->y*mm->m[2][1] +
              vv - z mm - m[2][2] + vv - wmm - m[2][3];
      rr->w = vv->x*mm->m[3][0] + vv->y*mm->m[3][1] +
              vv->z*mm->m[3][2] + vv->w*mm->m[3][3];
   }
```

Reality Check Note that source code transformations interact with a compiler's code generator and that it is difficult to control the generated machine code from the source level. It is even possible that source code transformations for improving performance and compiler optimizations "fight" each other. Depending on the compiler and the specific source code, it is therefore possible that pointer style code will be compiled into machine code that is faster than that generated from equivalent array style code. It is advisable to check the performance after any source code transformation to see whether performance really has improved.

Completely Unroll Small Loops

Take advantage of the AMD Athlon processor's large, 64-Kbyte instruction cache and completely unroll small loops. Unrolling loops can be beneficial to performance, especially if the loop body is small which makes the loop overhead significant. Many compilers are not aggressive at unrolling loops. For loops that have a small fixed loop count and a small loop body, completely unroll the loops at the source level.

Example 1 (Avoid):

```
// 3D-transform: multiply vector V by 4x4 transform matrix M
for (i=0; i<4; i++) {
    r[i] = 0;
    for (j=0; j<4; j++) {
        r[i] += M[j][i]*V[j];
    }
}</pre>
```

Example 1 (Preferred):

Avoid Unnecessary Store-to-Load Dependencies

A store-to-load dependency exists when data is stored to memory, only to be read back shortly thereafter. See "Store-to-Load Forwarding Restrictions" on page 74 for more details. The AMD Athlon processor contains hardware to accelerate such store-to-load dependencies, allowing the load to obtain the store data before it has been written to memory. However, it is still faster to avoid such dependencies altogether and keep the data in an internal register.

Avoiding store-to-load dependencies is especially important if they are part of a long dependency chains, as may occur in a recurrence computation. If the dependency occurs while operating on arrays, many compilers are unable to optimize the code in a way that avoids the store-to-load dependency. In some instances the language definition may prohibit the compiler from using code transformations that would remove the storeto-load dependency. It is therefore recommended that the programmer remove the dependency manually, e.g., by introducing a temporary variable that can be kept in a register. This can result in a significant performance increase. The following is an example of this.

Example 1 (Avoid):

```
double x[VECLEN], y[VECLEN], z[VECLEN];
unsigned int k;
for (k = 1; k < VECLEN; k++) {
    x[k] = x[k-1] + y[k];
}
for (k = 1; k < VECLEN; k++) {
    x[k] = z[k] * (y[k] - x[k-1]);
}
```

Example 1 (Preferred):

```
double x[VECLEN], y[VECLEN], z[VECLEN];
unsigned int k;
double t;
t = x[0];
for (k = 1; k < VECLEN; k++) {
   t = t + y[k];
   x[k] = t;
}
```

```
t = x[0];
for (k = 1; k < VECLEN; k++) {
    t = z[k] * (y[k] - t);
    x[k] = t;
}
```

Always Match the Size of Stores and Loads

The AMD Athlon processor contains a load/store buffer (LS) to speed up the forwarding of store data to dependent loads. However, this store-to-load forwarding (STLF) inside the LS occurs in general only when the addresses and sizes of the store and the dependent load match, and when both memory accesses are aligned (see section "Store-to-Load Forwarding Restrictions" on page 74 for details).

It is impossible to control load and store activity at the source level as to avoid all cases that violate restrictions placed on store-to-load-forwarding. In some instances it is possible to spot such cases in the source code. Size mismatches can easily occur when different sized data items are joined in a union. Address mismatches could be the result of pointer manipulation.

The following examples show a situation involving a union of differently sized data items. The examples show a user defined unsigned 16.16 fixed point type, and two operations defined on this type. Function fixed_add() adds two fixed point numbers, and function fixed_int() extracts the integer portion of a fixed point number. Example 1 (Avoid) shows an inappropriate implementation of fixed_int(), which when used on the result of fixed_add() causes misalignment, address mismatch, or size mismatch between memory operands, such that no STLF in LS takes place. Example 1 (Preferred) shows how to properly implement fixed_int() in order to allow store-to-load-forwarding in LS.

Example 1 (Avoid):

```
typedef union {
    unsigned int whole;
    struct {
        unsigned short frac; /* lower 16 bits are fraction */
        unsigned short intg; /* upper 16 bits are integer */
        } parts;
    } FIXED_U_16_16;
```

```
FIXED_U_16_16 y)
{
  FIXED_U_16_16 z;
  z.whole = x.whole + y.whole;
  return (z);
}
 _inline unsigned int fixed_int (FIXED_U_16_16 x)
{
  return ((unsigned int)(x.parts.intg));
}
[...]
FIXED_U_16_16 y, z;
unsigned int q;
[...]
label1:
  y = fixed_add(y, z);
  q = fixed int (y);
label2:
[...]
```

The object code generated for the source code between \$label1 and \$label2 typically follows one of these following two variants:

```
;variant 1
      EDX, DWORD PTR [z]
MOV
MOV
      EAX, DWORD PTR [y]
                            ;-+
                            ; |
ADD
      EAX, EDX
MOV
      DWORD PTR [y], EAX
                            ; |
MOV
      EAX, DWORD PTR [y+2] ;<+ misaligned/address
                            ; mismatch, no forwarding in LS
AND
      EAX. OFFFFh
MOV
      DWORD PTR [q], EAX
;variant 2
      EDX, DWORD PTR [z]
MOV
      EAX, DWORD PTR [y]
MOV
                            ; -+
ADD
      EAX, EDX
                            ;
MOV
      DWORD PTR [y], EAX
                            ; |
MOVZX EAX, WORD PTR [y+2]
                            ;<+ size and address mismatch,
                            ; no forwarding in LS
MOV
      DWORD PTR [q], EAX
```

Example 1 (Preferred):

```
typedef union {
    unsigned int whole;
    struct {
      unsigned short frac; /* lower 16 bits are fraction */
      unsigned short intg; /* upper 16 bits are integer */
    } parts;
 } FIXED U 16 16;
   FIXED_U_16_16 y)
 {
    FIXED U 16 16 z;
    z.whole = x.whole + y.whole;
    return (z);
 }
   _inline unsigned int fixed_int (FIXED_U_16_16 x)
 {
    return (x.whole >> 16);
 }
 [...]
 FIXED_U_16_16 y, z;
 unsigned int q;
 [...]
 label1:
    y = fixed_add(y, z);
    q = fixed_int(y);
 label2:
 [...]
```

The object code generated for the source code between \$label1 and \$label2 typically looks as follows:

```
MOV EDX, DWORD PTR [z]
MOV EAX, DWORD PTR [y]
ADD EAX, EDX
MOV DWORD PTR [y], EAX
MOV EAX, DWORD PTR [y]
SHR EAX, 16
MOV DWORD PTR [q], EAX
```

Consider Expression Order in Compound Branch Conditions

Branch conditions in C programs are often compound conditions consisting of multiple boolean expressions joined by the boolean operators && and ||. C guarantees a short-circuit evaluation of these operators. This means that in the case of ||, the first operand to evaluate to TRUE terminates the evaluation, i.e., following operands are not evaluated at all. Similarly for &&, the first operand to evaluate to FALSE terminates the evaluation. Because of this short-circuit evaluation, it is not always possible to swap the operands of || and &&. This is especially the case when the evaluation of one of the operands causes a side effect. However, in most cases the exchange of operands is possible.

When used to control conditional branches, expressions involving || and && are translated into a series of conditional branches. The ordering of the conditional branches is a function of the ordering of the expressions in the compound condition, and can have a significant impact on performance. It is unfortunately not possible to give an easy, closed-form formula on how to order the conditions. Overall performance is a function of a variety of the following factors:

- probability of a branch mispredict for each of the branches generated
- additional latency incurred due to a branch mispredict
- cost of evaluating the conditions controlling each of the branches generated
- amount of parallelism that can be extracted in evaluating the branch conditions
- data stream consumed by an application (mostly due to the dependence of mispredict probabilities on the nature of the incoming data in data dependent branches)

It is therefore recommended to experiment with the ordering of expressions in compound branch conditions in the most active areas of a program (so called hot spots) where most of the execution time is spent. Such hot spots can be found through the use of profiling. Feed a "typical" data stream to the program while doing the experiments.

Switch Statement Usage

Optimize Switch Statements

Switch statements are translated using a variety of algorithms. The most common of these are jump tables and comparison chains/trees. It is recommended to sort the cases of a switch statement according to the probability of occurrences, with the most probable first. This improves performance when the switch is translated as a comparison chain. It is further recommended to make the case labels small, contiguous integer values, as this allows the switch to be translated as a jump table. Most compilers allow the switch statement to be translated as a jump table if the case labels are small and contiguous integer values.

Example 1 (Avoid):

Example 1 (Preferred):

Use Prototypes for All Functions

In general, use prototypes for all functions. Prototypes can convey additional information to the compiler that might enable more aggressive optimizations.

Use Const Type Qualifier

Use the "const" type qualifier as much as possible. This optimization makes code more robust and may enable higher performance code to be generated due to the additional information available to the compiler. For example, the C standard allows compilers to not allocate storage for objects that are declared "const" if their address is never taken.

Generic Loop Hoisting

To improve the performance of inner loops, it is beneficial to reduce redundant constant calculations (i.e., loop invariant calculations). However, this idea can be extended to invariant control structures.

The first case is that of a constant if() statement in a for() loop.

Example 1:

```
for( i ... ) {
    if( CONSTANTO ) {
        DoWorkO( i ); // does not affect CONSTANTO
    } else {
        DoWork1( i ); // does not affect CONSTANTO
    }
}
```

Transform the above loop into:

```
if( CONSTANTO ) {
    for( i ... ) {
        DoWorkO( i );
    }
} else {
    for( i ... ) {
        DoWork1( i );
    }
}
```

This makes the inner loops tighter by avoiding repetitious evaluation of a known if() control structure. Although the branch would be easily predicted, the extra instructions and decode limitations imposed by branching are saved, which are usually well worth it.

Generalization for Multiple Constant Control Code

To generalize this further for multiple constant control code, some more work may have to be done to create the proper outer loop. Enumeration of the constant cases will reduce this to a simple switch statement.

Example 2:

```
for(i ... ) {
  if( CONSTANTO ) {
         DoWorkO( i ):
                           //does not affect CONSTANTO
                            // or CONSTANT1
   } else {
         DoWork1( i );
                           //does not affect CONSTANTO
                            // or CONSTANT1
   }
   if( CONSTANT1 ) {
         DoWork2( i );
                            //does not affect CONSTANTO
                            // or CONSTANT1
   } else {
         DoWork3( i );
                           //does not affect CONSTANTO
                            // or CONSTANT1
   }
}
```

Transform the above loop by using the switch statement into:

```
#define combine( c1, c2 ) (((c1) << 1) + (c2))</pre>
switch( combine( CONSTANTO!=0, CONSTANT1!=0 ) ) {
         case combine( 0, 0 ):
                for( i ... ) {
                      DoWorkO( i );
                      DoWork2( i );
                }
               break:
         case combine( 1, 0 ):
                for( i ... ) {
                      DoWork1( i );
                      DoWork2( i );
                }
               break;
         case combine( 0, 1 ):
                for( i ... ) {
                      DoWorkO( i );
                      DoWork3( i );
                }
                break;
         case combine( 1, 1 ):
                for( i ... ) {
                      DoWork1( i );
                      DoWork3( i ):
                }
               break:
         default:
               break:
}
```

The trick here is that there is some up-front work involved in generating all the combinations for the switch constant and the total amount of code has doubled. However, it is also clear that the inner loops are "if()-free". In ideal cases where the "DoWork*()" functions are inlined, the successive functions will have greater overlap leading to greater parallelism than would be possible in the presence of intervening if() statements.

The same idea can be applied to constant switch() statements, or combinations of switch() statements and if() statements inside of for() loops. The method for combining the input constants gets more complicated but will be worth it for the performance benefit.

However, the number of inner loops can also substantially increase. If the number of inner loops is prohibitively high, then only the most common cases need to be dealt with directly, and the remaining cases can fall back to the old code in a "default:" clause for the switch() statement.

This typically comes up when the programmer is considering runtime generated code. While runtime generated code can lead to similar levels of performance improvement, it is much harder to maintain, and the developer must do their own optimizations for their code generation without the help of an available compiler.

Declare Local Functions as Static

Functions that are not used outside the file in which they are defined should always be declared static, which forces internal linkage. Otherwise, such functions default to external linkage, which might inhibit certain optimizations with some compilers—for example, aggressive inlining.

Dynamic Memory Allocation Consideration

Dynamic memory allocation ('malloc' in C language) should always return a pointer that is suitably aligned for the largest base type (quadword alignment). Where this aligned pointer cannot be guaranteed, use the technique shown in the following code to make the pointer quadword aligned, if needed. This code assumes the pointer can be cast to a long.

Example 1:

double* p; double* np; p = (double *)malloc(sizeof(double)*number_of_doubles+7L); np = (double *)((((long)(p))+7L) & (-8L));

Then use 'np' instead of 'p' to access the data. 'p' is still needed in order to deallocate the storage.

Introduce Explicit Parallelism into Code

Where possible, break long dependency chains into several independent dependency chains which can then be executed in parallel exploiting the pipeline execution units. This is especially important for floating-point code, whether it is mapped to x87 or 3DNow! instructions because of the longer latency of floating-point operations. Since most languages, including ANSI C, guarantee that floating-point expressions are not re-ordered, compilers can not usually perform such optimizations unless they offer a switch to allow ANSI noncompliant reordering of floating-point expressions according to algebraic rules.

Note that re-ordered code that is algebraically identical to the original code does not necessarily deliver identical computational results due to the lack of associativity of floating point operations. There are well-known numerical considerations in applying these optimizations (consult a book on numerical analysis). In some cases, these optimizations may lead to unexpected results. Fortunately, in the vast majority of cases, the final result will differ only in the least significant bits.

Example 1 (Avoid):

```
double a[100],sum;
int i;
sum = 0.0f;
for (i=0; i<100; i++) {
    sum += a[i];
}
```

Example 1 (Preferred):

```
double a[100],sum1,sum2,sum3,sum4,sum;
int i;
sum1 = 0.0;
sum2 = 0.0;
sum3 = 0.0;
for (i=0; i<100; i+4) {
    sum1 += a[i];
    sum2 += a[i+1];
    sum3 += a[i+2];
    sum4 += a[i+3];
    }
sum = (sum4+sum3)+(sum1+sum2);
```

Notice that the 4-way unrolling was chosen to exploit the 4-stage fully pipelined floating-point adder. Each stage of the floatingpoint adder is occupied on every clock cycle, ensuring maximal sustained utilization.

Explicitly Extract Common Subexpressions

In certain situations, C compilers are unable to extract common subexpressions from floating-point expressions due to the guarantee against reordering of such expressions in the ANSI standard. Specifically, the compiler can not re-arrange the computation according to algebraic equivalencies before extracting common subexpressions. In such cases, the programmer should manually extract the common subexpression. Note that re-arranging the expression may result in different computational results due to the lack of associativity of floating-point operations, but the results usually differ in only the least significant bits.

Example 1 (Avoid):

double a,b,c,d,e,f;

e = b*c/d; f = b/d*a;

Example 1 (Preferred):

double a,b,c,d,e,f,t;

t = b/d; e = c*t; f = a*t;

Example 2 (Avoid):

double a,b,c,e,f;

e = a/c; f = b/c;

Example 2 (Preferred):

double a,b,c,e,f,t;

t = 1/c; e = a*t f = b*t;

C Language Structure Component Considerations

	Many compilers have options that allow padding of structures to make their size multiples of words, doublewords, or quadwords, in order to achieve better alignment for structures. In addition, to improve the alignment of structure members, some compilers might allocate structure elements in an order that differs from the order in which they are declared. However, some compilers might not offer any of these features, or their implementation might not work properly in all situations. Therefore, to achieve the best alignment of structures and structure members while minimizing the amount of padding regardless of compiler optimizations, the following methods are suggested.		
Sort by Base Type Size	Sort structure members according to their base type size, declaring members with a larger base type size ahead of members with a smaller base type size.		
Pad by Multiple of Largest Base Type Size	Pad the structure to a multiple of the largest base type size of any member. In this fashion, if the first member of a structure is naturally aligned, all other members are naturally aligned as well. The padding of the structure to a multiple of the largest based type size allows, for example, arrays of structures to be perfectly aligned.		
	The following example demonstrates the reordering of structure member declarations:		
	<pre>Example 1, Original ordering (Avoid): struct { char a[5]; long k; double x; } baz; Example 1, New ordering with padding (Preferred): struct { double x; long k; char a[5]; char a[5]; char pad[7]; } baz;</pre>		
	See "C Language Structure Component Considerations" on		

See "C Language Structure Component Considerations" on page 81 for a different perspective.

Sort Local Variables According to Base Type Size

When a compiler allocates local variables in the same order in which they are declared in the source code, it can be helpful to declare local variables in such a manner that variables with a larger base type size are declared ahead of the variables with smaller base type size. Then, if the first variable is allocated so that it is naturally aligned, all other variables are allocated contiguously in the order they are declared, and are naturally aligned without any padding.

Some compilers do not allocate variables in the order they are declared. In these cases, the compiler should automatically allocate variables in such a manner as to make them naturally aligned with the minimum amount of padding. In addition, some compilers do not guarantee that the stack is aligned suitably for the largest base type (that is, they do not guarantee quadword alignment), so that quadword operands might be misaligned, even if this technique is used and the compiler does allocate variables in the order they are declared.

The following example demonstrates the reordering of local variable declarations:

Example 1, Original ordering (Avoid):

```
short ga, gu, gi;
long foo, bar;
double x, y, z[3];
char a, b;
float baz;
```

Example 1, Improved ordering (Preferred):

```
double z[3];
double x, y;
long foo, bar;
float baz;
short ga, gu, gi;
```

See "Sort Variables According to Base Type Size" on page 82 for more information from a different perspective.

Accelerating Floating-Point Divides and Square Roots

Divides and square roots have a much longer latency than other floating-point operations, even though the AMD Athlon processor provides significant acceleration of these two operations. In some codes, these operations occur so often as to seriously impact performance. In these cases, it is recommended to port the code to 3DNow! inline assembly or to use a compiler that can generate 3DNow! code. If code has hot spots that use single-precision arithmetic only (i.e., all computation involves data of type float) and for some reason cannot be ported to 3DNow!, the following technique may be used to improve performance.

The x87 FPU has a precision-control field as part of the FPU control word. The precision-control setting determines what precision results get rounded to. It affects the basic arithmetic operations, including divides and square roots. AMD Athlon and AMD-K6[®] family processors implement divide and square root in such fashion as to only compute the number of bits necessary for the currently selected precision. This means that setting precision control to single precision (versus Win32 default of double precision) lowers the latency of those operations.

The Microsoft[®] Visual C environment provides functions to manipulate the FPU control word and thus the precision control. Note that these functions are not very fast, so insert changes of precision control where it creates little overhead, such as outside a computation-intensive loop. Otherwise the overhead created by the function calls outweighs the benefit from reducing the latencies of divide and square root operations.

The following example shows how to set the precision control to single precision and later restore the original settings in the Microsoft Visual C environment.

```
Example 1:
/* prototype for _controlfp() function */
#include <float.h>
unsigned int orig_cw;
/* Get current FPU control word and save it */
orig_cw = _controlfp (0,0);
/* Set precision control in FPU control word to single
precision. This reduces the latency of divide and square
root operations.
*/
_controlfp (_PC_24, MCW_PC);
/* restore original FPU control word */
_controlfp (orig_cw, 0xfffff);
```

Fast Floating-Point-to-Integer Conversion

Floating-point-to-integer conversion in C programs is typically a very slow operation. The semantics of C and C++ demand that the conversion use truncation. If the floating-point operand is of type float, and the compiler supports 3DNow! code generation, the 3DNow! PF2ID instruction, which performs truncating conversion, can be utilized by the compiler to accomplish rapid floating-point to integer conversion.

For double-precision operands, the usual way to accomplish truncating conversion involves the following algorithm:

- 1. Save the current x87 rounding mode (this is usually round to nearest or even).
- 2. Set the x87 rounding mode to truncation.
- 3. Load floating-point source operand and store out integer result.
- 4. Restore original x87 rounding mode.

This algorithm is typically implemented through a C runtime library function called **ftol(**). While the AMD Athlon processor has special hardware optimizations to speed up the changing of x87 rounding modes and therefore ftol(), calls to ftol() may still tend to be slow.

For situations where very fast floating-point-to-integer conversion is required, the conversion code in the "Fast" example below may be helpful. Note that this code uses the current rounding mode instead of truncation when performing the conversion. Therefore the result may differ by 1 from the ftol() result. The replacement code adds the "magic number" $2^{52}+2^{51}$ to the source operand, then stores the double precision result to memory and retrieves the lower DWORD of the stored result. Adding the magic number shifts the original argument to the right inside the double precision mantissa, placing the binary point of the sum immediately to the right of the least significant mantissa bit. Extracting the lower DWORD of the sum then delivers the integral portion of the original argument.

Note: This conversion code causes a 64-bit store to feed into a 32-bit load. The load is from the lower 32 bits of the 64-bit store, the one case of size mismatch between a store and a

depending load specifically supported by the store-to-load-forwarding hardware of the AMD Athlon processor.

Example 1 (Slow):

Speeding Up Branches Based on Comparisons Between Floats

	Branches based on floating-point comparisons are often slow. The AMD Athlon processor supports the FCOMI, FUCOMI, FCOMIP, and FUCOMIP instructions which allow implementation of fast branches based on comparisons between operands of type double or type float. However, many compilers do not support generating these instructions. Likewise, floating-point comparisons between operands of type float can be accomplished quickly by using the 3DNow! PFCMP instruction if the compiler supports 3DNow! code generation.
	With many compilers, the only way they implement branches based on floating-point comparisons is to use the FCOM or FCOMP instructions to compare the floating-point operands, followed by "FSTSW AX" in order to transfer the x87 condition code flags into EAX. This allows a branch based on the contents of that register. Although the AMD Athlon processor has acceleration hardware to speed up the FSTSW instruction, this process is still fairly slow.
Branches Dependent on Integer Comparisions are Fast	One alternative for branches based on comparisons between operands of type float is to store the operand(s) into a memory location and then perform an integer comparison with that memory location. Branches dependent on integer comparisons are very fast. It should be noted that the replacement code uses a load dependent on an immediately prior store. If the store is not DWORD aligned, no store-to-load-forwarding takes place and the branch is still slow. Also, if there is a lot of activity in the load-store queue forwarding of the store data may be somewhat delayed, thus negating some of the advantages of using the replacement code. It is recommended to experiment with the replacement code to test whether it actually provides a performance increase in the code at hand.
	The replacement code works well for comparisons against zero, including correct behavior when encountering a negative zero as allowed by IEEE-754. It also works well for comparing to positive constants. In that case the user must first determine the integer representation of that floating-point constant. This can be accomplished with the following C code snippet:

AMD Athlon[™] Processor x86 Code Optimization

```
float x;
scanf ("%g", &x);
printf ("%08X\n", (*((int *)(&x))));
```

The replacement code is IEEE-754 compliant for all classes of floating-point operands except NaNs. However, NaNs do not occur in properly working software.

Examples:

```
#define FLOAT2INTCAST(f) (*((int *)(&f)))
#define FLOAT2UINTCAST(f) (*((unsigned int *)(&f)))
// comparisons against zero
if (f < 0.0f) ==> if (FLOAT2UINTCAST(f) > 0x8000000U)
if (f <= 0.0f) ==>
                    if (FLOAT2INCAST(f) \leq 0)
if (f > 0.0f) \implies if (FLOAT2INTCAST(f) > 0)
if (f \ge 0.0f) = \Rightarrow if (FLOAT2UINTCAST(f) \le 0x8000000U)
// comparisons against positive constant
if (f < 3.0f) \implies if (FLOAT2INTCAST(f) < 0x40400000)
if (f <= 3.0f) ==>
                    if (FLOAT2INTCAST(f) \leq 0 \times 40400000)
if (f > 3.0f) \implies if (FLOAT2INTCAST(f) > 0x40400000)
if (f \ge 3.0f) = \Rightarrow if (FLOAT2INTCAST(f) \ge 0x40400000)
// comparisons among two floats
if (f1 < f2)
               ==>
                    float t = f1 - f2;
                     if (FLOAT2UINTCAST(t) > 0x8000000U)
if (f1 <= f2)
               ==
                    float t = f1 - f2;
                    if (FLOAT2INTCAST(t) \leq 0)
if (f1 > f2)
               = float t = f1 - f2:
                    if (FLOAT2INTCAST(t) > 0)
                    float t = f1 - f2;
if (f1 \ge f2) \Longrightarrow
                     if (FLOAT2UINTCAST(f) \leq 0 \times 80000000)
```

Avoid Unnecessary Integer Division

Integer division is the slowest of all integer arithmetic operations and should be avoided wherever possible. One possibility for reducing the number of integer divisions is multiple divisions, in which division can be replaced with multiplication as shown in the following examples. This replacement is possible only if no overflow occurs during the computation of the product. This can be determined by considering the possible ranges of the divisors.

Example 1 (Avoid):

int i,j,k,m;

m = i / j / k;

Example 1 (Preferred): int i,j,k,l;

m = i / (j * k);

Copy Frequently De-Referenced Pointer Arguments to Local Variables

Avoid frequently de-referencing pointer arguments inside a function. Since the compiler has no knowledge of whether aliasing exists between the pointers, such de-referencing can not be optimized away by the compiler. This prevents data from being kept in registers and significantly increases memory traffic.

Note that many compilers have an "assume no aliasing" optimization switch. This allows the compiler to assume that two different pointers always have disjoint contents and does not require copying of pointer arguments to local variables.

Otherwise, copy the data pointed to by the pointer arguments to local variables at the start of the function and if necessary copy them back at the end of the function.

Example 1 (Avoid):

Example 1 (Preferred):

```
//assumes pointers are different and g!=r
void isqrt (unsigned long a,
              unsigned long *q,
              unsigned long *r)
{
unsigned long qq, rr;
qq = a;
if (a > 0)
   {
   while (qq > (rr = a / qq))
         {
         qq = (qq + rr) >> 1;
   }
rr = a - qq * qq;
*q = qq;
*r = rr;
}
```


AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

4

Instruction Decoding Optimizations

This chapter describes ways to maximize the number of instructions decoded by the instruction decoders in the AMD Athlon[™] processor. Guidelines are listed in order of importance.

Overview

The AMD Athlon processor instruction fetcher reads 16-byte aligned code windows from the instruction cache. The instruction bytes are then merged into a 24-byte instruction queue. On each cycle, the in-order front-end engine selects for decode up to three x86 instructions from the instruction-byte queue.

All instructions (x86, x87, 3DNow![™], and MMX[™]) are classified into two types of decodes—DirectPath and VectorPath (see "DirectPath Decoder" and "VectorPath Decoder" on page 203 for more information). DirectPath instructions are common instructions that are decoded directly in hardware. VectorPath instructions are more complex instructions that require the use of a sequence of multiple operations issued from an on-chip ROM.

Up to three DirectPath instructions can be selected for decode per cycle. Only one VectorPath instruction can be selected for decode per cycle. DirectPath instructions and VectorPath instructions cannot be simultaneously decoded.

Select DirectPath Over VectorPath Instructions



Use DirectPath instructions rather than VectorPath instructions. DirectPath instructions are optimized for decode and execute efficiently by minimizing the number of operations per x86 instruction, which includes 'register \leftarrow register op memory' as well as 'register \leftarrow register op register' forms of instructions. Up to three DirectPath instructions can be decoded per cycle. VectorPath instructions block the decoding of DirectPath instructions.

The AMD Athlon processor implements the majority of instructions used by a compiler as DirectPath instructions. However, assembly writers must still take into consideration the usage of DirectPath versus VectorPath instructions.

See Appendix F, "Instruction Dispatch and Execution Resources/Timing" on page 261 and Appendix G, "DirectPath versus VectorPath Instructions" on page 303 for tables of DirectPath and VectorPath instructions.

Load-Execute Instruction Usage

Use Load-Execute Integer Instructions



Most load-execute integer instructions are DirectPath decodable and can be decoded at the rate of three per cycle.

Splitting a load-execute integer instruction into two separate instructions—a load instruction and a "reg, reg" instruction reduces decoding bandwidth and increases register pressure, which results in lower performance. Use the split-instruction form to avoid scheduler stalls for longer executing instructions and to explicitly schedule the load and execute operations.

Use Load-Execute Floating-Point Instructions with Floating-Point Operands



When operating on single-precision or double-precision floating-point data, use floating-point load-execute instructions wherever possible to increase code density.

Note: This optimization applies only to <u>floating-point instructions</u> <u>with floating-point operands</u> and not with integer operands, as described in the immediately following section.

This coding style helps in two ways. First, denser code allows more work to be held in the instruction cache. Second, the denser code generates fewer internal OPs and, therefore, the FPU scheduler holds more work increasing the chances of extracting parallelism from the code.

Example 1 (Avoid):

FLD	QWORD PTR	[TEST1]
FLD	QWORD PTR	[TEST2]
FMUL	ST, ST(1)	

Example 1 (Preferred):

FLD	QWORD	PTR	[TEST1]
FMUL	QWORD	PTR	[TEST2]

Avoid Load-Execute Floating-Point Instructions with Integer Operands



Do not use load-execute floating-point instructions with *integer* operands: FIADD, FISUB, FISUBR, FIMUL, FIDIV, FIDIVR, FICOM, and FICOMP. Remember that floating-point instructions can have integer operands while integer instructions cannot have floating-point operands.

Floating-point computations involving integer-memory operands should use separate FILD and arithmetic instructions. This optimization has the potential to increase decode bandwidth and OP density in the FPU scheduler. The floatingpoint load-execute instructions with integer operands are VectorPath and generate two OPs in a cycle, while the discrete equivalent enables a third DirectPath instruction to be decoded in the same cycle. In some situations this optimizations can also reduce execution time if the FILD can be scheduled several instructions ahead of the arithmetic instruction in order to cover the FILD latency.

Example 2 (Avoid):

Tyomple	BROND	1 1 1 1	LDUZJ
FIADD	DWORD	PTR	[baz]
FIMUL	DWORD	PTR	[bar]
FLD	QWORD	PTR	[foo]

Example 2 (Preferred):

FILD	DWORD PT	R [bar]
FILD	DWORD PT	R [baz]
FLD	QWORD PT	R [foo]
FMULP	ST(2), ST	Г
FADDP	ST(1),ST	

Use Read-Modify-Write Instructions Where Appropriate

The AMD Athlon processor handles read-modify-write (RMW) instructions such as "ADD [mem], reg32" very efficiently. The vast majority of RMW instructions are DirectPath instructions. Use of RMW instructions can provide a performance benefit over the use of an equivalent combination of load, load-execute and store instructions. In comparison to the load/loadexecute/store combination, the equivalent RMW instruction promotes code density (better I-cache utilization), preserves decode bandwidth, and saves execution resources as it occupies only one reservation station and requires only one address computation. It may also reduce register pressure, as demonstrated in Example 2.

Use of RMW instructions is indicated if an operation is performed on data that is in memory, and the result of that operation is not reused soon. Due to the limited number of integer registers in an x86 processor, it is often the case that data needs to be kept in memory instead of in registers. Additionally, it can be the case that the data, once operated upon, is not reused soon. An example would be an accumulator inside a loop of unknown trip count, where the accumulator result is not reused inside the loop. Note that for loops with a known trip count, the accumulator manipulation can frequently be hoisted out of the loop.

Example 1 (C code):

```
/* C code */
int accu, increment;
while (condition) {
    ...
    /* accu is not read and increment is not written here */
    ...
    accu += increment;
}
```

Example 1 (Avoid):

```
MOV EAX, [increment]
ADD EAX, [accu]
MOV [accu], EAX
```

Example 1 (Preferred):

MOV EAX, [increment] ADD [accu], EAX

Example 2 (C code):

```
/* C code */
int iterationcount;
iteration_count = 0;
while (condition) {
    ...
    /* iteration count is not read here */
    ...
    iteration_count++;
}
```

Example 2 (Avoid):

MOV EAX, [iteration_count] INC EAX MOV [iteration_count], EAX

Example 2 (Preferred):

INC [iteration_count]

Align Branch Targets in Program Hot Spots

In program hot spots (as determined by either profiling or loop nesting analysis), place branch targets at or near the beginning of 16-byte aligned code windows. This guideline improves performance inside hotspots by maximizing the number of instructions fills into the instruction-byte queue and preserves I-cache space in branch intensive code outside such hotspots.

Use 32-Bit LEA Rather than 16-Bit LEA Instruction

The 32-bit Load Effective Address (LEA) instruction is implemented as a DirectPath operation with an execute latency of only two cycles. The 16-bit LEA instruction, however, is a VectorPath instruction, which lowers the decode bandwidth and has a longer execution latency.

Use Short Instruction Encodings

Assemblers and compilers should generate the shortest instruction encodings possible to optimize use of the I-cache and increase average decode rate. Wherever possible, use instructions with shorter lengths. Using shorter instructions increases the number of instructions that can fit into the instruction-byte queue. For example, use 8-bit displacements as opposed to 32-bit displacements. In addition, use the single-byte format of simple integer instructions whenever possible, as opposed to the 2-byte opcode ModR/M format.

Example 1 (Avoid):

81 CO 78 56 34 12	ADD EAX, 12345678h	;uses 2-byte opcode
		; form (with ModR/M)
81 C3 FB FF FF FF	ADD EBX, -5	;uses 32-bit
		; immediate
OF 84 05 00 00 00	JZ \$label1	;uses 2-byte opcode,
		; 32-bit immediate

AMD Athlon[™] Processor x86 Code Optimization

Example 1 (Preferred):

05 78 56 34 12	ADD EAX, 12345678h	;uses single byte
83 C3 FB	ADD EBX5	; opcode form ;uses 8-bit sign
74 05	17 ¢labal1	; extended immediate
74 05	JZ \$label1	;uses 1-byte opcode, ; 8-bit immediate

Avoid Partial Register Reads and Writes

In order to handle partial register writes, the AMD Athlon processor execution core implements a data-merging scheme.

In the execution unit, an instruction writing a partial register merges the modified portion with the current state of the remainder of the register. Therefore, the dependency hardware can potentially force a false dependency on the most recent instruction that writes to any part of the register.

Example 1 (Avoid):

MOV MOV	AL, 10 AH, 12	;inst 1 ;inst 2 has a false dependency on : inst 1
		; inst 1 ;inst 2 merges new AH with current ; EAX register value forwarded ; by inst 1

In addition, an instruction that has a read dependency on any part of a given architectural register has a read dependency on the most recent instruction that modifies any part of the same architectural register.

Example 2 (Avoid):

MOV	BX, 12h	;inst 1
MOV	BL, DL	;inst 2, false dependency on
		; completion of inst 1
MOV	BH, CL	;inst 3, false dependency on
		; completion of inst 2
MOV	AL, BL	; inst 4, depends on completion of
		; inst 2

Use LEAVE Instruction for Function Epilogue Code

A classical approach for referencing function arguments and local variables inside a function is the use of a so called frame pointer. In x86 code, the EBP register is customarily used as a frame pointer. In function prologue code, the frame pointer is set up as follows:

PUSHEBP;save old frame pointerMOVEBP, ESP;new frame pointerSUBESP, nnnnnnn;allocate local variables

Function arguments on the stack can now be accessed at positive offsets relative to EBP, and local variables are accessible at negative offsets relative to EBP. In the function epilogue code, the following work is performed:

MOV	ESP,	EBP	;deal	loca	te 1	ocal	variables
POP	EBP		;rest	ore	old	frame	pointer

The functionality of these two instructions is identical to that of the LEAVE instruction. The LEAVE instruction is a single-byte instruction and thus saves two bytes of code space over the MOV/POP epilogue sequence. Replacing the MOV/POP sequence with LEAVE also preserves decode bandwidth.

Therefore, use the LEAVE instruction in function epilogue code for both specific AMD Athlon optimized and blended code (code that performs well on both AMD-K6 and AMD Athlon processors).

Note that for functions that do not allocate local variables, the prologue and epilogue code can be simplified to the following:

PUSHEBP;save old frame pointerMOVEBP, ESP;new frame pointer[...];restore old frame pointer

This is optimal in cases where the use of a frame pointer is desired. For highest performance code, do not use a frame pointer at all. Function arguments and local variables should be accessed directly via ESP, thus freeing up EBP for use as a general purpose register and reducing register pressure.

Replace Certain SHLD Instructions with Alternative Code

Certain instances of the SHLD instruction can be replaced by alternative code sequences using ADD and ADC or SHR and LEA. The alternative code has lower latency and requires less execution resources. ADD, ADC, SHR and LEA (32-bit version) are DirectPath instructions, while SHLD is a VectorPath instruction. Use of the replacement code optimizes decode bandwidth as it potentially enables the decoding of a third DirectPath instruction. The replacement code may increase register pressure since it destroys the contents of REG2, whereas REG2 is preserved by SHLD. In situations where register pressure is high, use of the replacement sequences may therefore not be indicated.

Example 1 (Avoid):

SHLD REG1, REG2, 1

Example 1 (Preferred):

ADD REG2, REG2 ADC REG1, REG1

Example 2 (Avoid):

SHLD REG1, REG2, 2

Example 2 (Preferred):

SHR REG2, 30 LEA REG1, [REG1*4 + REG2]

Example 3 (Avoid):

SHLD REG1, REG2, 3

Example 3 (Preferred):

SHR REG2, 29 LEA REG1, [REG1*8 + REG2]

Use 8-Bit Sign-Extended Immediates

Using 8-bit sign-extended immediates improves code density with no negative effects on the AMD Athlon processor. For example, encode ADD BX, -5 as "83 C3 FB" and not as "81 C3 FF FB".

Use 8-Bit Sign-Extended Displacements

Use 8-bit sign-extended displacements for conditional branches. Using short, 8-bit sign-extended displacements for conditional branches improves code density with no negative effects on the AMD Athlon processor.

Code Padding Using Neutral Code Fillers

Occasionally a need arises to insert neutral code fillers into the code stream, e.g., for code alignment purposes or to space out branches. Since this filler code can be executed, it should take up as few execution resources as possible, not diminish decode density, and not modify any processor state other than advancing EIP. A one byte padding can easily be achieved using the NOP instructions (XCHG EAX, EAX; opcode 0x90). In the x86 architecture, there are several multi-byte "NOP" instructions available that do not change processor state other than EIP:

- MOV REG, REG
- XCHG REG, REG
- CMOVcc REG, REG
- SHR REG, 0
- SAR REG, 0
- SHL REG, 0
- SHRD REG, REG, 0
- SHLD REG, REG, 0
- LEA REG, [REG]
- LEA REG, [REG+00]
- LEA REG, [REG*1+00]
- LEA REG, [REG+00000000]
- LEA REG, [REG*1+0000000]

Not all of these instructions are equally suitable for purposes of code padding. For example, SHLD/SHRD are microcoded which reduces decode bandwidth and takes up execution resources.

Recommendations for AMD-K6[®] Family and AMD Athlon[™] Processor Blended Code

The instructions and instructions sequences presented below are recommended for code padding on both AMD-K6 family processors and the AMD Athlon processor.

Note that each of the instructions and instruction sequences below utilizes an x86 register. To avoid performance degradation, the register used in the padding should be selected so as to not lengthen existing dependency chains, i.e., select a register that is not used by instructions in the vicinity of the neutral code filler. Note that certain instructions use registers implicitly. For example, PUSH, POP, CALL, and RET all make implicit use of the ESP register. The 5-byte filler sequence below consists of two instructions. If flag changes across the code padding are acceptable, the following instructions may be used as single instruction, 5-byte code fillers:

- TEST EAX, 0FFFF0000h
- CMP EAX, 0FFFF0000h

The following assembly language macros show the recommended neutral code fillers for code optimized for the AMD Athlon processor that also has to run well on other x86 processors. Note for some padding lengths, versions using ESP or EBP are missing due to the lack of fully generalized addressing modes.

```
NOP2_EAX TEXTEQU <DB 08Bh,0C0h> ;MOV EAX, EAX
NOP2_EBX TEXTEQU <DB 08Bh,0DBh> ;MOV EBX, EBX
NOP2_ECX TEXTEQU <DB 08Bh,0C9h> ;MOV ECX, ECX
NOP2_EDX TEXTEQU <DB 08Bh,0D2h> ;MOV EDX, EDX
NOP2 ESI TEXTEQU <DB 08Bh,0F6h> :MOV ESI, ESI
NOP2_EDI TEXTEQU <DB 08Bh,0FFh> ;MOV EDI, EDI
NOP2_ESP TEXTEQU <DB 08Bh,0E4h> ;MOV ESP, ESP
NOP2_EBP TEXTEQU <DB 08Bh,0EDh> ;MOV EBP, EBP
NOP3_EAX TEXTEQU <DB 08Dh,004h,020h> ;LEA EAX, [EAX]
NOP3_EBX TEXTEQU <DB 08Dh,01Ch,023h> ;LEA EBX, [EBX]
NOP3_ECX TEXTEQU <DB 08Dh,00Ch,021h> ;LEA ECX, [ECX]
NOP3_EDX TEXTEQU <DB 08Dh,014h,022h> ;LEA EDX, [EDX]
NOP3 ESI TEXTEQU <DB 08Dh,024h,024h> :LEA ESI, [ESI]
NOP3_EDI TEXTEQU <DB 08Dh,034h,026h> ;LEA EDI, [EDI]
NOP3_ESP TEXTEQU <DB 08Dh,03Ch,027h> ;LEA ESP, [ESP]
NOP3_EBP TEXTEQU <DB 08Dh,06Dh,000h> ;LEA EBP, [EBP]
```

NOP4 EAX TEXTEQU <DB 08Dh.044h.020h.000h> :LEA EAX. [EAX+00] NOP4_EBX TEXTEQU <DB 08Dh,05Ch,023h,000h> ;LEA EBX, [EBX+00] NOP4_ECX TEXTEQU <DB 08Dh,04Ch,021h,000h> ;LEA ECX, [ECX+00] NOP4_EDX TEXTEQU <DB 08Dh,054h,022h,000h> ;LEA EDX, [EDX+00] NOP4 ESI TEXTEQU <DB 08Dh.064h.024h.000h> :LEA ESI. [ESI+00] NOP4_EDI TEXTEQU <DB 08Dh,074h,026h,000h> ;LEA EDI, [EDI+00] NOP4_ESP TEXTEQU <DB 08Dh,07Ch,027h,000h> ;LEA ESP, [ESP+00] ;LEA EAX, [EAX+00];NOP NOP5 EAX TEXTEQU <DB 08Dh,044h,020h,000h,090h> ;LEA EBX, [EBX+00];NOP NOP5 EBX TEXTEQU <DB 08Dh,05Ch,023h,000h,090h> ;LEA ECX, [ECX+00];NOP NOP5 ECX TEXTEQU <DB 08Dh,04Ch,021h,000h,090h> ;LEA EDX, [EDX+00];NOP NOP5 EDX TEXTEQU <DB 08Dh,054h,022h,000h,090h> ;LEA ESI, [ESI+00];NOP NOP5_ESI TEXTEQU <DB 08Dh,064h,024h,000h,090h> :LEA EDI. [EDI+00]:NOP NOP5 EDI TEXTEQU <DB 08Dh,074h,026h,000h,090h> ;LEA ESP, [ESP+00];NOP NOP5 ESP TEXTEQU <DB 08Dh,07Ch,027h,000h,090h> :LEA EAX. [EAX+0000000] NOP6 EAX TEXTEQU <DB 08Dh,080h,0,0,0,0> ;LEA EBX, [EBX+0000000] NOP6 EBX TEXTEQU <DB 08Dh,09Bh,0,0,0,0> ;LEA ECX, [ECX+0000000] NOP6 ECX TEXTEQU <DB 08Dh,089h,0,0,0,0> :LEA EDX. [EDX+0000000] NOP6 EDX TEXTEQU <DB 08Dh,092h,0,0,0,0> ;LEA ESI, [ESI+0000000] NOP6 ESI TEXTEQU <DB 08Dh,0B6h,0,0,0,0> :LEA EDI. [EDI+0000000] NOP6 EDI TEXTEQU <DB 08Dh,0BFh,0,0,0,0> ;LEA EBP, [EBP+0000000] NOP6 EBP TEXTEQU <DB 08Dh,0ADh,0,0,0,0>

AMD Athlon[™] Processor x86 Code Optimization

;LEA EAX, [EAX*1+0000000] NOP7 EAX TEXTEQU <DB 08Dh.004h.005h.0.0.0> ;LEA EBX, [EBX*1+0000000] NOP7_EBX TEXTEQU <DB 08Dh,01Ch,01Dh,0,0,0,0> ;LEA ECX, [ECX*1+0000000] NOP7_ECX TEXTEQU <DB 08Dh,00Ch,00Dh,0,0,0,0> ;LEA EDX, [EDX*1+0000000] NOP7 EDX TEXTEQU <DB 08Dh,014h,015h,0,0,0,0> ;LEA ESI, [ESI*1+0000000] NOP7 ESI TEXTEQU <DB 08Dh,034h,035h,0,0,0,0> ;LEA EDI, [EDI*1+0000000] NOP7 EDI TEXTEQU <DB 08Dh,03Ch,03Dh,0,0,0,0> ;LEA EBP, [EBP*1+0000000] NOP7 EBP TEXTEQU <DB 08Dh,02Ch,02Dh,0,0,0> ;LEA EAX, [EAX*1+0000000] ;NOP NOP8_EAX TEXTEQU <DB 08Dh,004h,005h,0,0,0,90h> ;LEA EBX, [EBX*1+0000000] ;NOP NOP8 EBX TEXTEQU <DB 08Dh,01Ch,01Dh,0,0,0,0,90h> ;LEA ECX, [ECX*1+0000000] ;NOP NOP8 ECX TEXTEQU <DB 08Dh,00Ch,00Dh,0,0,0,0,90h> :LEA EDX. [EDX*1+0000000] :NOP NOP8 EDX TEXTEQU <DB 08Dh,014h,015h,0,0,0,0,90h> ;LEA ESI, [ESI*1+0000000] ;NOP NOP8 ESI TEXTEQU <DB 08Dh,034h,035h,0,0,0,0,90h> ;LEA EDI, [EDI*1+0000000] ;NOP NOP8 EDI TEXTEQU <DB 08Dh,03Ch,03Dh,0,0,0,0,90h> :LEA EBP. [EBP*1+0000000] :NOP NOP8 EBP TEXTEQU <DB 08Dh,02Ch,02Dh,0,0,0,0,90h> ;JMP NOP9 TEXTEQU <DB 0EBh,007h,90h,90h,90h,90h,90h,90h,90h>

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

5

Cache and Memory Optimizations

This chapter describes code optimization techniques that take advantage of the large L1 caches and high-bandwidth buses of the AMD Athlon[™] processor. Guidelines are listed in order of importance.

Memory Size and Alignment Issues

Avoid Memory Size Mismatches



Avoid memory size mismatches when different instructions operate on the same data. When an instruction stores and another instruction reloads the same data, keep their operands aligned and keep the loads/stores of each operand the same size. The following code examples result in a store-to-load-forwarding (STLF) stall:

Example 1 (Avoid):

MOV DWORD PTR [FOO], EAX MOV DWORD PTR [FOO+4], EDX FLD QWORD PTR [FOO]

Example 2 (Avoid):

MOV MOV		, EAX 4], EDX
 MOVQ	MMO,	[F00]

Example 2 (Preferred):

MOV [F00], EAX MOV [F00+4], EDX ... MOVD MM0, [F00] PUNPCKLDQ MM0, [F00+4]

Example 2 (Preferred if stores are close to the load):

MOVD MMO, EAX MOV [F00+4], EDX PUNPCKLDQ MMO, [F00+4]

Avoid large-to-small mismatches, as shown in the following code:

Example 3 (Avoid):

FST QWORD PTR [F00] MOV EAX, DWORD PTR [F00] MOV EDX, DWORD PTR [F00+4]

Example 4 (Avoid):

MOVQ [foo], MMO ... MOV EAX, [foo] MOV EDX, [foo+4]

Example 4 (Preferred):

MOVD	[foo], MMO
PSWAPD	MMO, MMO
MOVD	[foo+4], MMO
PSWAPD	MMO, MMO
MOV	EAX, [foo]
MOV	EDX, [foo+4]

Example 4 (Preferred if the contents of MMO is no longer needed):

MOVD	[foo], MMO
PUNPCKHDQ	MMO, MMO
MOVD	[foo+4], MMO
MOV	EAX, [foo]
MOV	EDX, [foo+4]

Example 4 (Preferred if the stores and loads are close together, Option 1):

MOVD	EAX,	MMO
PSWAPD	MMO,	MMO
MOVD	EDX,	MMO
PSWAPD	MMO,	MMO

Example 4 (Preferred if the stores and loads are close together, Option 2):

MOVD	EAX,	MMO
PUNPCKHDQ	MMO,	MMO
MOVD	EDX,	MM0

Align Data Where Possible



In general, avoid misaligned data references. All data whose size is a power of 2 is considered aligned if it is *naturally* aligned. For example:

- WORD accesses are aligned if they access an address divisible by 2.
- DWORD accesses are aligned if they access an address divisible by 4.
- QWORD accesses are aligned if they access an address divisible by 8.
- TBYTE accesses are aligned if they access an address divisible by 8.

A misaligned store or load operation suffers a minimum one-cycle penalty in the AMD Athlon processor load/store pipeline. In addition, using misaligned loads and stores increases the likelihood of encountering a store-to-load forwarding pitfall. For a more detailed discussion of store-toload forwarding issues, see "Store-to-Load Forwarding Restrictions" on page 74.

Use the 3DNow![™] PREFETCH and PREFETCHW Instructions



For code that can take advantage of prefetching, use the 3DNow! PREFETCH and PREFETCHW instructions to increase the effective bandwidth to the AMD Athlon processor.

The PREFETCH and PREFETCHW instructions take advantage of the AMD Athlon processor's high bus bandwidth to hide long latencies when fetching data from system memory.

The prefetch instructions are essentially integer instructions and can be used anywhere, in any type of code (integer, x87, 3DNow!, MMX, etc.).

Prefetching versus Preloading	Though load instructions may be able to mimic the functionality of prefetch instructions, they do not offer the same performance advantage. Prefetch instructions only updates the cache line in the L1/L2 cache and do not update an architectural register. This saves a register compared to a load instruction. Prefetch instructions also do not cause normal instruction retirement to stall.
	Another benefit of prefetching versus preloading is that the prefetching instructions can retire even if the load data has not arrived yet. A regular load used for preloading will stall the machine if it gets to the bottom of the fixed-issue reorder buffer (part of the Instruction Control Unit) and the load data has not arrived yet. The load is "blocking" whereas the prefetch is "non-blocking".
Unit-Stride Access	Large data sets typically require unit-stride access to ensure that all data pulled in by PREFETCH or PREFETCHW is actually used. If necessary, reorganize algorithms or data structures to allow unit-stride access. See page 71 for a definition of unit-stride access.
PREFETCH/W versus PREFETCHNTA/T0/T1 /T2	The PREFETCHNTA/T0/T1/T2 instructions in the MMX extensions are processor implementation dependent. If the developer needs to maintain compatibility with the 25 million AMD-K6 [®] -2 and AMD-K6-III processors already sold, use the 3DNow! PREFETCH/W instructions instead of the various prefetch instructions that are new MMX extensions.
PREFETCHW Usage	Code that intends to modify the cache line brought in through prefetching should use the PREFETCHW instruction. While PREFETCHW works the same as a PREFETCH on the AMD-K6-2 and AMD-K6-III processors, PREFETCHW gives a hint to the AMD Athlon processor of an intent to modify the cache line. The AMD Athlon processor marks the cache line being brought in by PREFETCHW as <i>modified</i> . Using PREFETCHW can save an additional 15-25 cycles compared to a PREFETCH and the subsequent cache state change caused by a write to the prefetched cache line. Only use PREFETCHW if there will be a write to the same cache line soon afterwards.

Multiple Prefetches Programmers can initiate multiple outstanding prefetches on the AMD Athlon processor. While the AMD-K6-2 and AMD-K6-III processors can have only one outstanding prefetch, the AMD Athlon processor can have up to six outstanding prefetches. When all six buffers are filled by various memory read requests, the processor will simply ignore any new prefetch requests until a buffer frees up. Multiple prefetch requests are essentially handled in-order. Prefetch data in the order that it is needed.

The following example shows how to initiate multiple prefetches when traversing more than one array.

Example 1, Multiple Prefetches Code:

.CODF .K3D .686 ; original C code : #define LARGE NUM 65536 #define ARR_SIZE (LARGE_NUM*8) ; double array_a[LARGE_NUM]; double array b[LARGE_NUM]; double array c[LARGE_NUM]; : int i: : for (i = 0; i < LARGE_NUM; i++) {</pre> a[i] = b[i] * c[i]; : } MOV ECX, (-LARGE_NUM) :used biased index ;used blased index ;get address of array_a MOV EAX, OFFSET array_a MOV EDX, OFFSET array_b ;get address of array_b MOV ECX, OFFSET array_c ;get address of array_c \$loop: PREFETCHW [EAX+128] ;two cachelines ahead PREFETCH [EDX+128] :two cachelines ahead PREFETCH [ECX+128] :two cachelines ahead QWORD PTR [EDX+ECX*8+ARR_SIZE] ;b[i] FLD ;b[i]*c[i] QWORD PTR [ECX+ECX*8+ARR_SIZE] FMUL FSTP QWORD PTR [EAX+ECX*8+ARR_SIZE] ;a[i] = b[i]*c[i] FLD QWORD PTR [EDX+ECX*8+ARR SIZE+8] :b[i+1] FMUL QWORD PTR [ECX+ECX*8+ARR_SIZE+8] :b[i+1]*c[i+1] QWORD PTR [EAX+ECX*8+ARR_SIZE+8] FSTP :a[i+1] = ; b[i+1]*c[i+1]

AMD Athlon[™] Processor x86 Code Optimization

```
FLD
      QWORD PTR [EDX+ECX*8+ARR_SIZE+16]
                                           :b[i+2]
FMUL
      QWORD PTR [ECX+ECX*8+ARR_SIZE+16]
                                           ;b[i+2]*c[i+2]
      QWORD PTR [EAX+ECX*8+ARR_SIZE+16]
                                           ;a[i+2] =
FSTP
                                           ; [i+2]*c[i+2]
FLD
      QWORD PTR [EDX+ECX*8+ARR SIZE+24]
                                           :b[i+3]
FMUL
      QWORD PTR [ECX+ECX*8+ARR_SIZE+24]
                                           ;b[i+3]*c[i+3]
                                           ;a[i+3] =
FSTP
      QWORD PTR [EAX+ECX*8+ARR_SIZE+24]
                                           ; b[i+3]*c[i+3]
FLD
      QWORD PTR [EDX+ECX*8+ARR SIZE+32]
                                           ;b[i+4]
FMUL
      QWORD PTR [ECX+ECX*8+ARR SIZE+32]
                                           ;b[i+4]*c[i+4]
FSTP
      QWORD PTR [EAX+ECX*8+ARR SIZE+32]
                                           :a[i+4] =
                                           ; b[i+4]*c[i+4]
FLD
      QWORD PTR [EDX+ECX*8+ARR SIZE+40]
                                           ;b[i+5]
      QWORD PTR [ECX+ECX*8+ARR_SIZE+40]
FMUL
                                           ;b[i+5]*c[i+5]
ESTP
      QWORD PTR [EAX+ECX*8+ARR_SIZE+40]
                                           ;a[i+5] =
                                           ; b[i+5]*c[i+5]
FLD
      QWORD PTR [EDX+ECX*8+ARR SIZE+48]
                                           ;b[i+6]
      QWORD PTR [ECX+ECX*8+ARR SIZE+48]
FMUL
                                           ;b[i+6]*c[i+6]
FSTP
      QWORD PTR [EAX+ECX*8+ARR SIZE+48]
                                           ;a[i+6] =
                                           ; b[i+6]*c[i+6]
FLD
      QWORD PTR [EDX+ECX*8+ARR SIZE+56]
                                           ;b[i+7]
FMUL
      QWORD PTR [ECX+ECX*8+ARR SIZE+56]
                                           ;b[i+7]*c[i+7]
FSTP
      QWORD PTR [EAX+ECX*8+ARR_SIZE+56]
                                           ;a[i+7] =
                                           ; b[i+7]*c[i+7]
      ECX. 8
ADD
                                           ;next 8 products
JNZ
      $100p
                                           ;until none left
END
```

The following optimization rules were applied to this example:

- Partially unroll loops to ensure that the data stride per loop iteration is equal to the length of a cache line. This avoids overlapping PREFETCH instructions and thus makes optimal use of the available number of outstanding PREFETCHes.
- Since the array "array_a" is written rather than read, use PREFETCHW instead of PREFETCH to avoid overhead for switching cache lines to the correct MESI state. The PREFETCH lookahead is optimized such that each loop iteration is working on three cache lines while six active PREFETCHes bring in the next six cache lines.
- Reduce index arithmetic to a minimum by use of complex addressing modes and biasing of the array base addresses in order to cut down on loop overhead.

Determining Prefetch Distance

When determining how far ahead to prefetch, the basic
guideline is to initiate the prefetch early enough so that the
data is in the cache by the time it is needed, under the
constraint that there can't be more than six PREFETCHes in
flight at any given time. As processors achieve speeds of 1 GHz
and faster, the second constraint starts to limit how far ahead a
programmer can PREFETCH.

FormulaGiven the latency of a typical AMD Athlon processor system
and expected processor speeds, use the following formula to
determine the prefetch distance in bytes for a single array:

Prefetch Distance = $200 \times (^{DS}/_{C})$ bytes

- Round up to the nearest 64-byte cache line.
- The number 200 is a constant based upon expected AMD Athlon processor clock frequencies and typical system memory latencies.
- **DS** is the data stride in bytes per loop iteration.
- C is the number of cycles for one loop to execute entirely from the L1 cache.

Programmers should isolate the loop and have the loop work on a data set that fits in L1 and determine the L1 loop time.

```
L1_loop_time = execution time in cycles / # loop iterations
```

Where multiple arrays are being prefetched, the prefetch distance usually needs to be increased over what the above formula suggests, as prefetches for one array are delayed by prefetches to a different array.

Definitions Unit-stride access refers to a memory access pattern where consecutive memory accesses are to consecutive array elements, in ascending or descending order. If the arrays are made of elemental types, then it implies adjacent memory locations as well. For example:

```
char j, k[MAX];
for (i=0; i<MAX; i++) {
   ...
j += k[i];
   ...
}
```

AMD Athlon™ Processor x86 Code Optimization

```
double x, y[MAX];
for (i=0; i<MAX; i++) {
   ...
   x += y[i];
   ...
}
```

Exception to UnitThe unit-stride concept works well when stepping through
arrays of elementary data types. In some instances, unit stride
alone may not be sufficient to determine how to use
PREFETCH properly. For example, assume a vertex structure
of 256 bytes and the code steps through the vertices in unit
stride, but using only the x, y, z, w components, each being of
type float (e.g., the first 16 bytes of each vertex). In this case,
the prefetch distance obviously should be some function of the
data size structure (for a properly chosen "n"):

```
PREFETCH [EAX+n*STRUCTURE_SIZE]
```

ADD EAX, STRUCTURE_SIZE

Programmers may need to experiment to find the optimal prefetch distance; there is no formula that works for all situations.

Data Stride per LoopAssuming unit-stride access to a single array, the data stride of
a loop refers to the number of bytes accessed in the array per
loop iteration. For example:

```
FLDZ

$add_loop:

FADD QWORD PTR [EBX*8+base_address]

DEC EBX

JNZ $add_loop
```

The data stride of the above loop is 8 bytes. In general, for optimal use of prefetch, the data stride per iteration is the length of a cache line (64 bytes in the AMD Athlon processor). If the "loop stride" is smaller, unroll the loop. Note that this can be unfeasible if the original loop stride is very small, e.g., 2 bytes.

Prefetch at Least 64
Bytes Away fromThe PREFETCH and PREFETCHW instructions can be
affected by false dependencies on stores. If there is a store to an
address that matches a request, that request (the PREFETCH
or PREFETCHW instruction) may be blocked until the store is
written to the cache. Therefore, code should prefetch data that
is located at least 64 bytes away from any surrounding store's
data address.

Take Advantage of Write Combining



Operating system and device driver programmers should take advantage of the write-combining capabilities of the AMD Athlon processor. The AMD Athlon processor has a very aggressive write-combining algorithm that improves performance significantly.

See Appendix C, "Implementation of Write Combining" on page 227 for more details.

Avoid Placing Code and Data in the Same 64-Byte Cache Line



Sharing code and data in the same 64-byte cache line may cause the L1 caches to thrash (unnecessary castout of code/data) in order to maintain coherency between the separate instruction and data caches. The AMD Athlon processor has a cache-line size of 64-bytes, which is twice the size of previous processors. Programmers must be aware that code and data should not be shared within this larger cache line, especially if the data becomes modified.

For example, programmers should consider that a memory indirect JMP instruction may have the data for the jump table residing in the same 64-byte cache line as the JMP instruction, which would result in lower performance.

Although unlikely, do not place critical code at the border between 32-byte aligned code segments and data segments. The code at the start or end of your data segment should be executed as infrequently as possible or simply padded with garbage.

In general, avoid the following:

- self-modifying code
- storing data in code segments

Store-to-Load Forwarding Restrictions

Store-to-load forwarding refers to the process of a load reading (forwarding) data from the store buffer (LS2). There are instances in the AMD Athlon processor load/store architecture when either a load operation is not allowed to read needed data from a store in the store buffer, or a load OP detects a false data dependency on a store in the store buffer

In either case, the load cannot complete (load the needed data into a register) until the store has retired out of the store buffer and written to the data cache. A store-buffer entry cannot retire and write to the data cache until *every* instruction before the store has completed and retired from the reorder buffer.

The implication of this restriction is that all instructions in the reorder buffer, up to and including the store, must complete and retire out of the reorder buffer before the load can complete. Effectively, the load has a false dependency on every instruction up to the store.

Due to the significant depth of the AMD Athlon processor's LS buffer, any load dependent on a store that can not bypass data through LS can experience significant delays of up to tens of clock cycles, where the exact delay is a function of pipeline conditions.

The following sections describe store-to-load forwarding examples that are acceptable and those to avoid.

Store-to-Load Forwarding Pitfalls—True Dependencies

A load is allowed to read data from the store-buffer entry only if all of the following conditions are satisfied:

- The start address of the load matches the start address of the store.
- The load operand size is equal to or smaller than the store operand size.
- Neither the load or store is misaligned.
- The store data is not from a high-byte register (AH, BH, CH, or DH).

The following sections describe common-case scenarios to avoid whereby a load has a true dependency on a LS2-buffered store, but cannot read (forward) data from a store-buffer entry.

If the following conditions are present, there is a narrow-to-wide store-buffer data forwarding restriction:

- The operand size of the store data is smaller than the operand size of the load data.
- The range of addresses spanned by the store data covers some sub-region of range of addresses spanned by the load data.

Avoid the type of code shown in the following two examples.

Example 1 (Avoid):

MOV EAX, 10h MOV WORD PTR [EAX], BX ;word store ... MOV ECX, DWORD PTR [EAX] ;doubleword load ;cannot forward upper ; byte from store buffer

Example 2 (Avoid):

```
MOV EAX, 10h
MOV BYTE PTR [EAX + 3], BL ;byte store
...
MOV ECX, DWORD PTR [EAX] ;doubleword load
;cannot forward upper byte
; from store buffer
```

Wide-to-Narrow Store-Buffer Data Forwarding Restriction If the following conditions are present, there is a wide-to-narrow store-buffer data forwarding restriction:

- The operand size of the store data is greater than the operand size of the load data.
- The start address of the store data does not match the start address of the load.

Example 3 (Avoid):

```
MOV EAX, 10h
ADD DWORD PTR [EAX], EBX ;doubleword store
MOV CX, WORD PTR [EAX + 2] ;word load-cannot forward high
; word from store buffer
```

Narrow-to-Wide Store-Buffer Data Forwarding Restriction

Example 4 (Avoid):

MOVQ [foo], MM1 ;store upper and lower half ... ADD EAX, [foo] ;fine ADD EDX, [foo+4] ;not good!

Example 4 (Preferred):

MOVD[foo], MM1;store lower halfPUNPCKHDQMM1, MM1;get upper half into lower halfMOVD[foo+4], MM1;store lower half.........ADDEAX, [foo];fineADDEDX, [foo+4];fine

Misaligned Store-Buffer Data Forwarding Restriction If the following condition is present, there is a misaligned store-buffer data forwarding restriction:

The store or load address is misaligned. For example, a quadword store is not aligned to a quadword boundary, a doubleword store is not aligned to doubleword boundary, etc.

A common case of misaligned store-data forwarding involves the passing of misaligned quadword floating-point data on the doubleword-aligned integer stack. Avoid the type of code shown in the following example.

Example 5 (Avoid):

```
MOV ESP, 24h

FSTP QWORD PTR [ESP] ;esp=24

. ;store occurs to quadword

; misaligned address

.

FLD QWORD PTR[ESP] ;quadword load cannot forward

; from quadword misaligned

; 'fstp[esp]' store OP
```

High-Byte Store-Buffer Data	If the following condition is present, there is a high-byte store-data buffer forwarding restriction:		
Forwarding Restriction	 The store data DH). 	is from a high-byte register (AH, BH, CH,	
	Avoid the type of code shown in the following example.		
	Example 6 (Avoid):		
	MOV EAX, 10h MOV [EAX], BH	;high-byte store	
	MOV DL, [EAX]	;load cannot forward from ; high-byte store	
One Supported Store- to-Load Forwarding Case	is supported by tl	of a mismatched store-to-load forwarding that he AMD Athlon processor. The lower 32 bits WORD write feeding into a DWORD read is	
	Example 7 (Allowed):		
	MOVQ [AlignedQw	ord], mmO	
	MOV EAX, [Alig	nedQword]	

Summary of Store-to-Load Forwarding Pitfalls to Avoid

To avoid store-to-load forwarding pitfalls, conform code to the following guidelines:

- Maintain consistent use of operand size across all loads and stores. Preferably, use doubleword or quadword operand sizes.
- Avoid misaligned data references.
- Avoid narrow-to-wide and wide-to-narrow forwarding cases.
- When using word or byte stores, avoid loading data from anywhere in the same doubleword of memory other than the identical start addresses of the stores.

Stack Alignment Considerations

Make sure the stack is suitably aligned for the local variable with the largest base type. Then, using the technique described in "C Language Structure Component Considerations" on page 79, all variables can be properly aligned with no padding.

Extend to 32 BitsFunction arguments smaller than 32 bits should be extended to
32 bits before being pushed onto the stack, which ensures that
the stack is always doubleword aligned on entry to a function.

If a function has no local variables with a base type larger than doubleword, no further work is necessary. If the function does have local variables whose base type is larger than a doubleword, insert additional code to ensure proper alignment of the stack. For example, the following code achieves quadword alignment:

Example 1 (Preferred):

Prologue: PUSH EBP MOV EBP, ESP SUB ESP, SIZE_OF_LOCALS ;size of local variables AND ESP, -8 ;push registers that need to be preserved Epilogue: ;pop register that needed to be preserved LEAVE RET

With this technique, function arguments can be accessed via EBP, and local variables can be accessed via ESP. In order to free EBP for general use, it needs to be saved and restored between the prologue and the epilogue.

Align TBYTE Variables on Quadword Aligned Addresses

Align variables of type TBYTE on quadword aligned addresses. In order to make an array of TBYTE variables that are aligned, array elements are 16-bytes apart. In general, TBYTE variables should be avoided. Use double-precision variables instead.

C Language Structure Component Considerations

Structures ('struct' in C language) should be made the size of a multiple of the largest base type of any of their components. To meet this requirement, use padding where necessary. This ensures that all elements of an array of structures are properly aligned provided the array itself is properly aligned.

To minimize padding, sort and allocate structure components (language definitions permitting) such that the components with a larger base type are allocated ahead of those with a smaller base type. For example, consider the following code:

Example 1:

```
struct {
   char a[5];
   long k;
   double x;
   } baz;
```

Allocate the structure components (lowest to highest address) as follows:

x, k, a[4], a[3], a[2], a[1], a[0], padbyte6, ..., padbyte0

See "C Language Structure Component Considerations" on page 38 for more information from a C source code perspective.

Sort Variables According to Base Type Size

Sort local variables according to their base type size and allocate variables with larger base type size ahead of those with smaller base type size. Assuming the first variable allocated is naturally aligned, all other variables are naturally aligned without any padding. The following example is a declaration of local variables in a C function:

Example 1:

```
short ga, gu, gi;
long foo, bar;
double x, y, z[3];
char a, b;
float baz;
```

Allocate variables in the following order from left to right (from higher to lower addresses):

```
x, y, z[2], z[1], z[0], foo, bar, baz, ga, gu, gi, a, b;
```

See "Sort Local Variables According to Base Type Size" on page 39 for more information from a C source code perspective.

6

Branch Optimizations

While the AMD Athlon[™] processor contains a very sophisticated branch unit, certain optimizations increase the effectiveness of the branch prediction unit. This chapter discusses rules that improve branch prediction and minimize branch penalties. Guidelines are listed in order of importance.

Avoid Branches Dependent on Random Data



Avoid conditional branches depending on random data, as these are difficult to predict. For example, a piece of code receives a random stream of characters "A" through "Z" and branches if the character is before "M" in the collating sequence. Data-dependent branches acting upon basically random data causes the branch prediction logic to mispredict the branch about 50% of the time.

If possible, design branch-free alternative code sequences, which results in shorter average execution time. This technique is especially important if the branch body is small. Examples 1 and 2 illustrate this concept using the CMOV instruction. Note that the AMD-K6[®] processor does not support the CMOV instruction. Therefore, blended AMD-K6 and AMD Athlon processor code should use Examples 3 and 4.

AMD Athlon[™] Processor x86 Code Optimization

AMD Athlon™ Processor Specific Code

Example 1	- Signed integ	jer ABS function (X = labs(X)):
MOV	ECX, [X]	;load value
MOV	EBX, ECX	;save value
NEG	ECX	;-value
CMOVS	ECX, EBX	;if -value is negative, select value
MOV	[X], ECX	;save labs result
Example 2	- Unsigned in	teger min function (z = x < y ? x : y):
MOV	EAX, [X]	;load X value
MOV	EBX, [Y]	;load Y value
СМР	EAX, EBX	;EBX<=EAX ? CF=0 : CF=1
CMOVNC	EAX, EBX	;EAX=(EBX<=EAX) ? EBX:EAX

Blended AMD-K6[®] and AMD Athlon[™] Processor Code

Example 3 – Signed integer ABS function (X = labs(X)):

MOV	ECX, [X]	;load value
MOV	EBX, ECX	;save value
SAR	ECX, 31	;x < 0 ? 0xffffffff : 0
XOR	EBX, ECX	;x < 0 ? ~x : x
SUB	EBX, ECX	;x < 0 ? (~x)+1 : x
MOV	[X], EBX	;x < 0 ? -x : x

Example 4 – Unsigned integer min function (z = x < y ? x : y):

MOV	EAX,	[x]	;load x
MOV	EBX,	[y]	;load y
SUB	EAX,	EBX	;x < y ? CF : NC ; x - y
SBB	ECX,	ECX	;x < y ? Oxffffffff : O
AND	ECX,	EAX	;x < y ? x - y : 0
ADD	ECX,	EBX	; x < y ? x - y + y : y
MOV	[z],	ECX	;x < y ? x : y

Example 5 – Hexadecimal to ASCII conversion (y=x < 10 ? x + 0x30: x + 0x41):

MOV	AL, [X]	;load X value
СМР	AL, 10	; if x is less than 10, set carry flag
SBB	AL, 69h	;09 -> 96h, AhFh -> AlhA6h
DAS		;09: subtract 66h, AhFh: Sub. 60h
MOV	[Y], AL	;save conversion in y

AMD Athlon[™] Processor x86 Code Optimization

Example 6 – Increment Ring Buffer Offset:

```
//C Code
char buf[BUFSIZE];
   int a;
   if (a < (BUFSIZE-1)) {</pre>
     a++:
   } else {
     a = 0;
   }
:-----
;Assembly Code
MOV EAX. [a]
                   ; old offset
       EAX, (BUFSIZE-1) ; a < (BUFSIZE-1) ? CF : NC
СМР
INC
      EAX
                        : a++
      EDX, EDX
SBB
                         ; a < (BUFSIZE-1) ? Oxffffffff :0
AND
       EAX, EDX
                        ; a < (BUFSIZE-1) ? a++ : 0
MOV
       [a], EAX
                        ; store new offset
```

Example 7 – Integer Signum Function:

```
//C Code
int a, s;
if (!a) {
    s = 0;
} else if (a < 0) {</pre>
     s = -1;
} else {
     s = 1;
}
:-----
;Assembly Code
MOV EAX, [a]
                        ;load a
CDO
                        ;t = a < 0 ? 0xffffffff : 0
       EDX, EAX
                        ;a > 0 ? CF : NC
СМР
ADC
       EDX, O
                       ;a > 0 ? t+1 : t
MOV
      [s], EDX
                       ;signum(x)
```

Example 8 – Conditional Write:

```
//C Code
int a, b, i, dummy, c[BUFSIZE];
if (a < b) {
   c[i++] = a;
}
:-----
; Assembly code
LEA
        ESI, [dummy]
                      ;&dummy
        ECX, ECX
XOR
                       :i = 0
. . .
LEA
        EDI, [c+ECX*4] ;&c[i]
LEA
        EDX, [ECX+1]
                      :i++
СМР
        EAX, EBX
                       ;a < b ?
CMOVGE EDI, ESI
                       ;ptr = (a >= b) ? &dummy : &c[i]
        ECX, EDX
                      ;a < b ? i : i+1
CMOVL
        [EDI], EAX
MOV
                       ;*ptr = a
```

Always Pair CALL and RETURN

When the 12 entry return-address stack gets out of synchronization, the latency of returns increase. The return-address stack becomes out of sync when:

- calls and returns do not match
- the depth of the return-address stack is exceeded because of too many levels of nested functions calls

Replace Branches with Computation in 3DNow!™ Code

Branches negatively impact the performance of 3DNow! code. Branches can operate only on one data item at a time, i.e., they are inherently scalar and inhibit the SIMD processing that makes 3DNow! code superior. Also, branches based on 3DNow! comparisons require data to be passed to the integer units, which requires either transport through memory, or the use of "MOVD reg, MMreg" instructions. If the body of the branch is small, one can achieve higher performance by replacing the branch with computation. The computation simulates predicated execution or conditional moves. The principal tools for this are the following instructions: PCMPGT, PFCMPGT, PFCMPGE, PFMIN, PFMAX, PAND, PANDN, POR, PXOR.

Muxing Constructs

The most important construct to avoiding branches in 3DNow! and MMX^{TM} code is a 2-way muxing construct that is equivalent to the ternary operator "?:" in C and C++. It is implemented using the PCMP/PFCMP, PAND, PANDN, and POR instructions. To maximize performance, it is important to apply the PAND and PANDN instructions in the proper order.

Example 1 (Avoid):

; r = (x	< y)	? a :	b
; mi	m2 x m3 y		
PCMPGTD MOVQ PANDN PAND POR	MM4, MM3, MM0,	MM3 MM1 ; MM4	<pre>; y > x ? 0xffffffff : C ; duplicate mask y > x ? 0 : b ; y > x ? a: 0 ; r = y > x ? a: b</pre>

Because the use of PANDN destroys the mask created by PCMP, the mask needs to be saved, which requires an additional register. This adds an instruction, lengthens the dependency chain, and increases register pressure. Therefore, write 2-way muxing constructs as follows.

Example 1 (Preferred):

; r	=	(x	<	y)	?	a	:	b							
; in ; ; ; ; ou		mn mn mn	n1 n2 n3	b x y											
PCMP PAND PAND POR			MN MN	10,	MM MM	43 41	;	; y	у >	> X	x >	? 0	Oxfffffff a: O : b x ? a: b	:	0

Sample Code Translated into 3DNow!™ Code

The following examples use scalar code translated into 3DNow! code. Note that it is not recommended to use 3DNow! SIMD instructions for scalar code, because the advantage of 3DNow! instructions lies in their "SIMDness". These examples are meant to demonstrate general techniques for translating source code with branches into branchless 3DNow! code. Scalar source code was chosen to keep the examples simple. These techniques work in an identical fashion for vector code.

Each example shows the C code and the resulting 3DNow! code.

```
Example 2
                      C code:
                      float x,y,z;
                      if (x < y) {
                         z += 1.0;
                      }
                      else {
                         z = 1.0;
                      J.
                      3DNow! code:
                      ; in: MMO = x
                            MM1 = y
                      ;
                            MM2 = z
                      :
                      ; out: MMO = z
                      MOVO
                               MM3, MMO
                                            ;save x
                      MOVO
                               MM4, one
                                            ;1.0
                      PFCMPGE MMO, MM1
                                            ;x < y ? 0 : 0xfffffff
                      PSLLD
                               MMO, 31
                                            ;x < y ? 0 : 0x8000000
                      PXOR
                               MMO, MM4
                                            ;x < y ? 1.0 : -1.0
                                            ;x < y ? z+1.0 : z-1.0
                      PFADD
                               MMO, MM2
```

Example 3	<pre>C code: float x,z; z = abs(x); if (z >= 1) { z = 1/z; }</pre>					
	3DNow! code:					
	<pre>;in: MMO = x ;out: MMO = z MOVQ MM5, mabs ;0x7ffffff PAND MM0, MM5 ;z=abs(x) PFRCP MM2, MM0 ;1/z approx MOVQ MM1, MM0 ;save z PFRCPIT1 MM0, MM2 ;1/z step PFRCPIT2 MM0, MM2 ;1/z final PFMIN MM0, MM1 ;z = z < 1 ? z : 1/z</pre>					
Example 4	C code:					
	<pre>float x,z,r,res; z = fabs(x) if (z < 0.575) { res = r; } else { res = PI/2 - 2*r; }</pre>					
	3DNow! code:					
	<pre>;in: MMO = x ; MM1 = r ;out: MMO = res MOVQ MM7, mabs ;mask for absolute value PAND MM0, MM7 ;z = abs(x) MOVQ MM2, bnd ;0.575 PCMPGTD MM2, MM0 ;z < 0.575 ? 0xffffffff : 0 MOVQ MM3, pio2 ;pi/2 MOVQ MM0, MM1 ;save r PFADD MM1, MM1 ;2*r PFSUBR MM1, MM3 ;pi/2 - 2*r PAND MM0, MM2 ;z < 0.575 ? r : 0 PANDN MM2, MM1 ;z < 0.575 ? o : pi/2 - 2*r POR MM0, MM2 ;z < 0.575 ? r : pi/2 - 2*r</pre>					

AMD Athlon[™] Processor x86 Code Optimization

22007I-0-September 2000

Example 5

```
C code:
#define PI 3.14159265358979323
float x,z,r,res;
/* 0 <= r <= PI/4 */
z = abs(x)
if (z < 1) {
    res = r;
}
else {
    res = PI/2-r;
}
```

3DNow! code:

```
; in: MMO = x
      MM1 = r
;
;out: MM1 = res
MOVQ
        MM5, mabs ; mask to clear sign bit
MOVO
        MM6, one
                   ; 1.0
         MMO, MM5
PAND
                   ; z=abs(x)
PCMPGTD MM6, MM0
                   ; z < 1 ? Oxffffffff : 0
         MM4, pio2 ; pi/2
MOVO
PFSUB
        MM4, MM1
                   ; pi/2-r
        MM6, MM4
PANDN
                   ; z < 1 ? 0 : pi/2-r
PFMAX
        MM1, MM6
                  ; res = z < 1 ? r : pi/2-r
```

C code:		
float x, int xs	PI 3.1415926 y,xa,ya,r,re ,df; 0 ? 1 : 0;	
xa = fab ya = fab df = (xa)	s(x); s(y);	
if (xs &		
else if res }	(xs) { = PI - r;	
else if res }	(df) { = PI/2 - r;	
else { res }	= r;	
3DNow! co	ode:	
; MM ;out: MM	1 = y 2 = x 0 = res	
MOVQ	MM6. sqn	;mask to extract sign bit ;mask to extract sign bit
MOVQ	MM5, mabs	;mask to clear sign bit
PAND PAND	MM7, MM2 MM1, MM5	;xs = sign(x) ;ya = abs(y)
PAND	MM2, MM5	;xa = abs(x)
MOVQ	MM6, MM1	;y ;df = (xa < ya) ? Oxfffffffff : O
	MM6, MM2 MM6, 31	;df = (xa < ya) : 0x1111111 : 0 ;df = bit<31>
MOVQ	MM5, MM7	;XS
PXOR	MM7, MM6	;xs^df ? 0x80000000 : 0
MOVQ PXOR	MM3, npio2 MM5, MM3	;-pi/2 ;xs ? pi/2 : -pi/2
PSRAD	MM6, 31	;df ? Oxffffffff : O
PANDN	MM6, MM5	;xs ? (df ? 0 : pi/2) : (df ? 0 : -pi/2)
PFSUB	MM6, MM3	;pr = pi/2 + (xs ? (df ? 0 : pi/2) : ; (df ? 0 : -pi/2))
POR	MMO, MM7	;ar = xs^df ? -r : r
	MMO MM6	\cdot noc $-$ an \pm nn

;res = ar + pr

MMO, MM6

POR PFADD

Avoid the Loop Instruction

The LOOP instruction in the AMD Athlon processor requires eight cycles to execute. Use the preferred code shown below:

Example 1 (Avoid):LOOPLABELExample 1 (Preferred):DECECXJNZLABEL

Avoid Far Control Transfer Instructions

Avoid using far control transfer instructions. Far control transfer branches can not be predicted by the branch target buffer.

AMD Athlon[™] Processor x86 Code Optimization

Avoid Recursive Functions

Avoid recursive functions due to the danger of overflowing the return address stack. Convert end-recursive functions to iterative code. A recursive function is called end-recursive when the function call to itself is at the end of the code.

Example 1 (Avoid):

```
long fac(long a)
{
    if (a==0) {
        return (1);
    } else {
            return (a*fac(a-1));
    }
    return (t);
}
```

Example 1 (Preferred):

```
long fac(long a)
{
    long t=1;
    while (a > 0) {
        t *= a;
        a--;
    }
    return (t);
}
```


AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

7

Scheduling Optimizations

This chapter describes how to code instructions for efficient scheduling. Guidelines are listed in order of importance.

Schedule Instructions According to their Latency

The AMD Athlon[™] processor can execute up to three x86 instructions per cycle, with each x86 instruction possibly having a different latency. The AMD Athlon processor has flexible scheduling, but for absolute maximum performance, schedule instructions, especially FPU and 3DNow![™] instructions, according to their latency. Dependent instructions will then not have to wait on instructions with longer latencies.

See Appendix F, "Instruction Dispatch and Execution Resources/Timing" on page 261 for a list of latency numbers.

Unrolling Loops

Complete Loop Unrolling

Make use of the large AMD Athlon processor 64-Kbyte instruction cache and unroll loops to get more parallelism and reduce loop overhead, even with branch prediction. Complete unrolling reduces register pressure by removing the loop counter. To completely unroll a loop, remove the loop control and replicate the loop body N times. In addition, completely unrolling a loop increases scheduling opportunities.

Only unrolling very large code loops can result in the inefficient use of the L1 instruction cache. Loops can be unrolled completely, if all of the following conditions are true:

- The loop is in a frequently executed piece of code.
- The loop count is known at compile time.
- The loop body, once unrolled, is less than 100 instructions, which is approximately 400 bytes of code.

Partial Loop Unrolling

Partial loop unrolling can increase register pressure, which can make it inefficient due to the small number of registers in the x86 architecture. However, in certain situations, partial unrolling can be efficient due to the performance gains possible. Consider partial loop unrolling if the following conditions are met:

- Spare registers are available
- Loop body is small, so that loop overhead is significant
- Number of loop iterations is likely > 10

Consider the following piece of C code:

```
double a[MAX_LENGTH], b[MAX_LENGTH];
for (i=0; i< MAX_LENGTH; i++) {
    a[i] = a[i] + b[i];
}</pre>
```

Without loop unrolling, the code looks like the following:

Example 1 (Without Loop Unrolling):

MOV ECX, MOV EAX, MOV EBX,	OFFSET A
\$add_loop	p:
FLD	QWORD PTR [EAX]
FADD	QWORD PTR [EBX]
FSTP	QWORD PTR [EAX]
ADD	EAX, 8
ADD	EBX, 8
DEC	ECX
JNZ	\$add_loop

The loop consists of seven instructions. The AMD Athlon processor can decode/retire three instructions per cycle, so it cannot execute faster than three iterations in seven cycles, or 3/7 floating-point adds per cycle. However, the pipelined floating-point adder allows one add every cycle. In the following code, the loop is partially unrolled by a factor of two, which creates potential endcases that must be handled outside the loop:

Example 1 (With Partial Loop Unrolling):

MOV MOV SHR JNC FLD FADD FSTP ADD ADD	ECX, MAX_LENGTH EAX, offset A EBX, offset B ECX, 1 \$add_loop QWORD PTR [EAX] QWORD PTR [EBX] QWORD PTR [EAX] EAX, 8 EBX, 8
\$add_loop	C:
FLD	QWORD PTR[EAX]
FADD	QWORD PTR[EBX]
FSTP	QWORD PTR[EAX]
FLD	QWORD PTR[EAX+8]
FADD	QWORD PTR[EAX+8]
FSTP	QWORD PTR[EAX+8]
ADD	EAX, 16
ADD	EBX, 16
DEC	ECX
JNZ	\$add_loop

AMD Athlon[™] Processor x86 Code Optimization

Now the loop consists of 10 instructions. Based on the decode/retire bandwidth of three OPs per cycle, this loop goes no faster than three iterations in 10 cycles, or 6/10 floating-point adds per cycle, or 1.4 times as fast as the original loop.

Deriving Loop Control For Partially Unrolled Loops

MD.

A frequently used loop construct is a counting loop. In a typical case, the loop count starts at some lower bound lo, increases by some fixed, positive increment inc for each iteration of the loop, and may not exceed some upper bound hi. The following example shows how to partially unroll such a loop by an unrolling factor of fac, and how to derive the loop control for the partially unrolled version of the loop.

Example 2 (Rolled Loop):

```
for (k = lo; k <= hi; k += inc) {
    x[k] =
    ...
}</pre>
```

Example 2 (Partially Unrolled Loop):

```
for (k = lo; k <= (hi - (fac-1)*inc); k += fac*inc) {
    x[k] =
    ...
    x[k+inc] =
    ...
    x[k+(fac-1)*inc] =
    ...
}
/* handle end cases */
for (k = k; k <= hi; k += inc) {
    x[k] =
    ...
}</pre>
```

Use Function Inlining

Overview

Make use of the AMD Athlon processor's large 64-Kbyte instruction cache by inlining small routines to avoid procedure-call overhead. Consider the cost of possible increased register usage, which can increase load/store instructions for register spilling.

Function inlining has the advantage of eliminating function call overhead and allowing better register allocation and instruction scheduling at the site of the function call. The disadvantage is decreasing code locality, which can increase execution time due to instruction cache misses. Therefore, function inlining is an optimization that has to be used judiciously.

In general, due to its very large instruction cache, the AMD Athlon processor is less susceptible than other processors to the negative side effect of function inlining. Function call overhead on the AMD Athlon processor can be low because calls and returns are executed at high speed due to the use of prediction mechanisms. However, there is still overhead due to passing function arguments through memory, which creates STLF (store-to-load forwarding) dependencies. Some compilers allow for a reduction of this overhead by allowing arguments to be passed in registers in one of their calling conventions, which has the drawback of constraining register allocation in the function and at the site of the function call.

In general, function inlining works best if the compiler can utilize feedback from a profiler to identify the function call sites most frequently executed. If such data is not available, a reasonable heuristic is to concentrate on function calls inside loops. Functions that are directly recursive should not be considered candidates for inlining. However, if they are end-recursive, the compiler should convert them to an iterative equivalent to avoid potential overflow of the AMD Athlon processor return prediction mechanism (return stack) during deep recursion. For best results, a compiler should support function inlining across multiple source files. In addition, a compiler should provide inline templates for commonly used library functions, such as sin(), strcmp(), or memcpy().

Always Inline Functions if Called from One Site

Always inline a function if it can be established that this function is called from just one site in the code. For the C language, determination of this characteristic is made easier if functions are explicitly declared static unless they require external linkage. This case occurs quite frequently, as functionality that could be concentrated in a single large function is split across multiple small functions for improved maintainability and readability.

Always Inline Functions with Fewer than 25 Machine Instructions

In addition, functions that create fewer than 25 machine instructions once inlined should always be inlined because it is likely that the function call overhead is close to or more than the time spent executing the function body. For large functions, the benefits of reduced function call overhead gives diminishing returns. Therefore, a function that results in the insertion of more than 500 machine instructions at the call site should probably not be inlined. Some larger functions might consist of multiple, relatively short paths that are negatively affected by function overhead. In such a case, it can be advantageous to inline larger functions. Profiling information is the best guide in determining whether to inline such large functions.

Avoid Address Generation Interlocks

Loads and stores are scheduled by the AMD Athlon processor to access the data cache in program order. Newer loads and stores with their addresses calculated can be blocked by older loads and stores whose addresses are not yet calculated – this is known as an address generation interlock. Therefore, it is advantageous to schedule loads and stores that can calculate their addresses quickly, ahead of loads and stores that require the resolution of a long dependency chain in order to generate their addresses. Consider the following code examples.

Example 1 (Avoid):

ADD EBX, ECX MOV EAX, DWORD PTR [10h] MOV ECX, DWORD PTR [EAX+EBX] MOV EDX, DWORD PTR [24h]	<pre>;inst 1 ;inst 2 (fast address calc.) ;inst 3 (slow address calc.) ;this load is stalled from ; accessing data cache due ; to long latency for ; generating address for ; inst 3</pre>
Example 1 (Preferred):	
ADD EBX, ECX MOV EAX, DWORD PTR [10h] MOV EDX, DWORD PTR [24h]	;inst 1 ;inst 2 ;place load above inst 3 ; to avoid address
MOV ECX, DWORD PTR [EAX+EBX]	; generation interlock stall ;inst 3

Use MOVZX and MOVSX

Use the MOVZX and MOVSX instructions to zero-extend and sign-extend byte-size and word-size operands to doubleword length. Typical code for zero extension that replaces MOVZX, as shown in Example 1 (Avoid), uses more decode and execution resources than MOVZX. It also has higher latency due to the superset dependency between the XOR and the MOV which requires a merge operation.

Example 1 (Avoid):

Example 1	(Preferred):	
MOV	AL, [MEM]	
XOR	EAX. EAX	

MOVZX EAX, BYTE PTR [MEM]

Minimize Pointer Arithmetic in Loops

Minimize pointer arithmetic in loops, especially if the loop body is small. In this case, the pointer arithmetic would cause significant overhead. Instead, take advantage of the complex addressing modes to utilize the loop counter to index into memory arrays. Using complex addressing modes does not have any negative impact on execution speed, but the reduced number of instructions preserves decode bandwidth.

Example 1 (Avoid):

```
int a[MAXSIZE], b[MAXSIZE], c[MAXSIZE], i;
for (i=0; i < MAXSIZE; i++) {
       c[i] = a[i] + b[i];
}
MOV
       ECX, MAXSIZE
                    ; initialize loop counter
XOR
       ESI, ESI ; initialize offset into array a
XOR
       EDI, EDI
                     ; initialize offset into array b
XOR
       EBX, EBX
                     ; initialize offset into array c
$add loop:
MOV
       EAX, [ESI + a] ;get element a
       EDX, [EDI + b] ; get element b
MOV
ADD
       EAX, EDX
                 ;a[i] + b[i]
       [EBX + c], EAX ;write result to c
MOV
ADD
       ESI, 4 ;increment offset into a
ADD
       EDI. 4
                     :increment offset into b
      EBX, 4
ADD
                     ; increment offset into c
DEC
       ECX
                     ;decrement loop count
JNZ
       $add loop
                     ;until loop count 0
Example 1 (Preferred):
int a[MAXSIZE], b[MAXSIZE], c[MAXSIZE], i;
for (i=0; i < MAXSIZE; i++) {
       c[i] = a[i] + b[i];
}
MOV ECX, MAXSIZE-1
                      ; initialize loop counter
$add loop:
MOV EAX, [ECX*4 + a] ;get element a
MOV EDX, [ECX*4 + b] ; get element b
ADD EAX, EDX
                      ;a[i] + b[i]
MOV [ECX*4 + c], EAX
                      ;write result to c
DEC ECX
                      ;decrement index
JNS $add_loop
                      ;until index negative
```

Note that the code in the preferred example traverses the arrays in a downward direction (i.e., from higher addresses to lower addresses), whereas the original code to avoid traverses the arrays in an upward direction. Such a change in the direction of the traversal is possible if each loop iteration is completely independent of all other loop iterations, as is the case here.

In code where the direction of the array traversal can't be switched, it is still possible to minimize pointer arithmetic by appropriately biasing base addresses and using an index variable that starts with a negative value and reaches zero when the loop expires. Note that if the base addresses are held in registers (e.g., when the base addresses are passed as arguments of a function) biasing the base addresses requires additional instructions to perform the biasing at run time and a small amount of additional overhead is incurred. In the examples shown here, the base addresses are used in the displacement portion of the address and biasing is accomplished at compile time by simply modifying the displacement.

Example 2 (Preferred):

```
int a[MAXSIZE], b[MAXSIZE], c[MAXSIZE], i;
for (i=0; i < MAXSIZE; i++) {
   c [i] = a[i] + b[i];
}
MOV
      ECX. (-MAXSIZE)
                                     ; initialize index
$add loop:
MOV
      EAX, [ECX*4 + a + MAXSIZE*4] ;get a element
      EDX, [ECX*4 + b + MAXSIZE*4] ;get b element
MOV
ADD
      EAX, EDX
                                     ;a[i] + b[i]
      [ECX*4 + c + MAXSIZE*4], EAX ;write result to c
MOV
INC
      ECX
                                     ; increment index
JNZ
      $add_loop
                                     ;until index==0
```

Push Memory Data Carefully

Carefully choose the best method for pushing memory data. To reduce register pressure and code dependencies, follow Example 2 below.

Example 1 (Avoid):

MOV EAX, [MEM] PUSH EAX

Example 1 (Preferred):

PUSH [MEM]

8

Integer Optimizations

This chapter describes ways to improve integer performance through optimized programming techniques. The guidelines are listed in order of importance.

Replace Divides with Multiplies

Replace integer division by constants with multiplication by the reciprocal. Because the AMD AthlonTM processor has a very fast integer multiply (5–9 cycles signed, 4–8 cycles unsigned) and the integer division delivers only one bit of quotient per cycle (22–47 cycles signed, 17–41 cycles unsigned), the equivalent code is much faster. The user can follow the examples in this chapter that illustrate the use of integer division by constants, or access the executables in the opt_utilities directory in the AMD documentation CD-ROM (order# 21860) to find alternative code for dividing by a constant.

Multiplication by Reciprocal (Division) Utility

The code for the utilities can be found at "Derivation of Multiplier Used for Integer Division by Constants" on page 137. All utilities were compiled for the Microsoft Windows[®] 95, Windows 98, and Windows NT[®] environments. All utilities are provided 'as is' and are not supported by AMD.

Signed Division Utility	In the opt_utilities directory of the AMD documentation CDROM, run sdiv.exe in a DOS window to find the fastest code for <i>signed</i> division by a constant. The utility displays the code after the user enters a signed constant divisor. Type "sdiv > example.out" to output the code to a file.
Unsigned Division Utility	In the opt_utilities directory of the AMD documentation CDROM, run udiv.exe in a DOS window to find the fastest code for <i>unsigned</i> division by a constant. The utility displays the code after the user enters an unsigned constant divisor. Type "udiv > example.out" to output the code to a file.

Unsigned Division by Multiplication of Constant

Algorithm: Divisors 1 <= d < 2 ³¹ , Odd d	The following code shows an unsigned division using a constant value multiplier.				
	; a = algorithm ; m = multiplier ; s = shift factor				
	; a == 0 MOV EAX, m MUL dividend SHR EDX, s ;EDX=quotient				
	; a == 1 MOV EAX, m MUL dividend ADD EAX, m ADC EDX, 0 SHR EDX, s ;EDX=quotient				
Determination of a, m, s	How to determine the algorithm (a), multiplier (m), and shift factor (s) from the divisor (d) is found in the section "Derivation of Algorithm, Multiplier, and Shift Factor for Unsigned Integer Division" on page 137.				
Algorithm: Divisors 2 ³¹ <= d < 2 ³²	For divisors $2^{31} \le d < 2^{32}$, the possible quotient values are either 0 or 1. This makes it easy to establish the quotient by simple comparison of the dividend and divisor. In cases where the dividend needs to be preserved, Example 1 is recommended.				

AMD Athlon[™] Processor x86 Code Optimization

Example 1:

```
;In: EAX = dividend
;Out: EDX = quotient
XOR EDX, EDX;O
CMP EAX, d ;CF = (dividend < divisor) ? 1 : 0
SBB EDX, -1 ;quotient = 0+1-CF = (dividend < divisor) ? 0 : 1</pre>
```

In cases where the dividend does not need to be preserved, the division can be accomplished without the use of an additional register, thus reducing register pressure. This is shown in Example 2 below:

Example 2:

```
;In: EAX = dividend
;Out: EDX = quotient
CMP EDX, d ;CF = (dividend < divisor) ? 1 : 0
MOV EAX, 0 ;0
SBB EAX, -1 ;quotient = 0+1-CF = (dividend < divisor) ? 0 : 1</pre>
```

Simpler Code for Restricted Dividend Integer division by a constant can be made faster if the range of the dividend is limited, which removes a shift associated with most divisors. For example, for a divide by 10 operation, use the following code if the dividend is less than 40000005h:

MOV	EAX,	divid	dend
MOV	EDX,	01999	9999Ah
MUL	EDX		
MOV	auoti	ent.	EDX

Signed Division by Multiplication of Constant

Algorithm: DivisorsThese algorithms work if the divisor is positive. If the divisor is
negative, use abs(d) instead of d, and append a 'NEG EDX' to
the code. These changes make use of the fact that n/-d = -(n/d).

; a = algo ; m = mul ; s = shi	tiplier			
; a == 0				
MOV EAX	, m			
IMUL div	idend			
MOV EAX	, dividend			
SHR EAX	, 31			
SAR EDX	, S			
ADD EDX	, EAX	;quotient	in	ЕDХ

	; a == 1 MOV EAX, m IMUL dividend MOV EAX, dividend ADD EDX, EAX SHR EAX, 31 SAR EDX, S ADD EDX, EAX ;	quotient in EDX
Determination for a, m, s	factor (s) is found in the	orithm (a), multiplier (m), and shift section "Derivation of Algorithm, or for Signed Integer Division" on
Signed Division By 2	;IN: EAX = dividend ;OUT:EAX = quotient CMP EAX, 800000000h SBB EAX, -1 SAR EAX, 1	;CY = 1, if dividend >=0 ;Increment dividend if it is < 0 ;Perform a right shift
Signed Division By 2 ⁿ	;IN:EAX = dividend ;OUT:EAX = quotient CDQ AND EDX, (2^n-1) ADD EAX, EDX SAR EAX, (n)	;Sign extend into EDX ;Mask correction (use divisor -1) ;Apply correction if necessary ;Perform right shift by ; log2 (divisor)
Signed Division By –2	;IN:EAX = dividend ;OUT:EAX = quotient CMP EAX, 80000000h SBB EAX, -1 SAR EAX, 1 NEG EAX	;CY = 1, if dividend >= 0 ;Increment dividend if it is < 0 ;Perform right shift ;Use (x/-2) == -(x/2)
Signed Division By –(2 ⁿ)	;IN:EAX = dividend ;OUT:EAX = quotient CDQ AND EDX, (2^n-1) ADD EAX, EDX SAR EAX, (n) NEG EAX	;Sign extend into EDX ;Mask correction (-divisor -1) ;Apply correction if necessary ;Right shift by log2(-divisor) ;Use (x/-(2^n)) == (-(x/2^n))
Remainder of Signed Division by 2 or –2	;IN:EAX = dividend ;OUT:EAX = remainder CDQ AND EDX, 1 XOR EAX, EDX SUB EAX, EDX	;Sign extend into EDX ;Compute remainder ;Negate remainder if ;Dividend was < O

Remainder of Signed Division 2 ⁿ or –(2 ⁿ)	;IN:EAX = dividend ;OUT:EAX = remainder	
	CDQ AND EDX, (2^n-1) ADD EAX, EDX AND EAX, (2^n-1) SUB EAX, EDX	;Sign extend into EDX ;Mask correction (abs(divison)-1) ;Apply pre-correction ;Mask out remainder (abs(divison)-1) ;Apply pre-correction, if necessary

Consider Alternative Code When Multiplying by a Constant

A 32-bit integer multiplied by a constant has a latency of five cycles. For certain constant multipliers, instruction sequences can be devised which accomplish the multiplication with lower latency. Since the AMD Athlon processor contains only one integer multiplier, but three integer execution units the throughput of the replacement code may provide better throughput as well.

Note that most replacement sequences require the use of an additional temporary register, thus increasing register pressure. If register pressure in a piece of code using an integer multiply with a constant is already high, it might still be better for overall performance of that code to use the IMUL instruction instead of the replacement code. Similarly, replacement sequences with low latency but containing many instructions may negatively influence decode bandwidth as compared to the IMUL instruction. In general, replacement sequences containing more than four instructions are not recommended.

The following code samples are designed such that the original source also receives the final result. Other sequences are possible if the result is in a different register. Sequences requiring no temporary register have been favored over ones requiring a temporary register even if the latency is higher. ALU operations have preferred over shifts to keep code size small. Similarly, both ALU operations and shifts have been favored over the LEA instruction.

Replacement sequences for other multipliers are found in the file multiply_by_constants.txt located in the same directory where this document is located in the SDK. The user may also use the program "FINDMUL" to find the appropriate sequence for other multipliers. FINDMUL is located in the opt_utilities directory of the AMD Documentation CDROM.

by	2:	ADD	REG1,	REG1	;1	cycle
by	3:	LEA	REG1,	[REG1+REG1*2]	;2	cycles
by	4:	SHL	REG1,	2	;1	cycle
by	5:	LEA	REG1,	[REG1+REG1*4]	;2	cycles
bу	6:	LEA ADD	REG1, REG1,		;3	cycles
bу	7:	MOV SHL SUB	REG2, REG1, REG1,	3	;2	cycles
by	8:	SHL	REG1,	3	;1	cycle
by	9:	LEA	REG1,	[REG1+REG1*8]	;2	cycles
bу	10:	LEA ADD	REG1, REG1,		;3	cycles
bу	11:	LEA ADD ADD	REG2, REG1, REG1,		;3	cycles
by	12:	LEA SHL	REG1, REG1,	[REG1+REG1*2] 2	;3	cycles
by	13:	LEA SHL ADD	REG2, REG2, REG1,		;3	cycles
by	14:	LEA SHL SUB	REG2, REG1, REG1,	4	;3	cycles
by	15:			[REG1+REG1*2] [REG1+REG1*4]	;4	cycles
by	16:	SHL	REG1,	4	;1	cycle
bу	17:	MOV SHL ADD	REG2, REG1, REG1,	4	;2	cycles
bу	18:		REG1, REG1,	[REG1+REG1*8] REG1	;3	cycles

22007I-0-September 2000

AMD Athlon™ Processor x86 Code Optimization

by 19:	LEA SHL ADD	REG1, 4		;3	cycles
by 20:		REG1, REG1,	[REG1+REG1*4] 2	;3	cycles
by 21:	LEA SHL ADD	REG2,		;3	cycles
by 22:	LEA ADD LEA	REG1,	[REG1+REG1*4] REG1 [REG1+REG2*4]	; 4	cycles
by 23:	LEA SHL SUB	REG1,		;3	cycles
by 24:	LEA SHL		[REG1+REG1*2] 3	;3	cycles
by 25:	LEA LEA		[REG1+REG1*4] [REG1+REG1*4]	;4	cycles
by 26:	LEA ADD LEA	REG1,	[REG1+REG1*2] REG1 [REG1+REG2*8]	;4	cycles
by 27:	LEA LEA		[REG1+REG1*2] [REG1+REG1*8]	;4	cycles
by 28:	LEA SHL SUB	REG1,		;3	cycles
by 29:		REG1,	[REG1+REG1*2] 5 REG2	;3	cycles
by 30:		REG1,		;3	cycles
by 31:		REG1,	5	;2	cycles
by 32:	SHL	REG1,	5	;1	cycle

Use MMX[™] Instructions for Integer-Only Work

In many programs it can be advantageous to use MMX instructions to do integer-only work, especially if the function already uses 3DNow![™] or MMX code. Using MMX instructions relieves register pressure on the integer registers. As long as data is simply loaded/stored, added, shifted, etc., MMX instructions are good substitutes for integer instructions. Integer registers are freed up with the following results:

- May be able to reduce the number of integer registers to saved/restored on function entry/edit.
- Free up integer registers for pointers, loop counters, etc., so that they do not have to be spilled to memory, which reduces memory traffic and latency in dependency chains.

Be careful with regards to passing data between MMX and integer registers and of creating mismatched store-to-load forwarding cases. See "Unrolling Loops" on page 100.

In addition, using MMX instructions increases the available parallelism. The AMD Athlon processor can issue three integer OPs and two MMX OPs per cycle.

Repeated String Instruction Usage

Latency of Repeated String Instructions

Table 2 shows the latency for repeated string instructions on the AMD Athlon processor.

Instruction	ECX=0 (cycles)	DF = 0 (cycles)	DF = 1 (cycles)
REP MOVS	11	15 + (4/3*c)	25 + (4/3*c)
REP STOS	11	14 + (1*c)	24 + (1*c)
REP LODS	11	15 + (2*c)	15 + (2*c)
REP SCAS	11	15 + (5/2*c)	15 + (5/2*c)
REP CMPS	11	16 + (10/3*c)	16 + (10/3*c)
<i>Note:</i> <i>c</i> = <i>value of ECX, (ECX > 0)</i>			

Table 2.	Latency of Repeated String Instructions
----------	---

Table 2 lists the latencies with the direction flag (DF) = 0 (increment) and DF = 1. In addition, these latencies are assumed for aligned memory operands. Note that for MOVS/STOS, when DF = 1 (DOWN), the overhead portion of the latency increases significantly. However, these types are less commonly found. The user should use the formula and round up to the nearest integer value to determine the latency.

Guidelines for Repeated String Instructions

	To help achieve good performance, this section contains guidelines for the careful scheduling of VectorPath repeated string instructions.
Use the Largest Possible Operand Size	Always move data using the largest operand size possible. For example, use REP MOVSD rather than REP MOVSW and REP MOVSW rather than REP MOVSB. Use REP STOSD rather than REP STOSW and REP STOSW rather than REP MOVSB.
Ensure DF=0 (UP)	Always make sure that $DF = 0$ (UP) (after execution of CLD) for REP MOVS and REP STOS. $DF = 1$ (DOWN) is only needed for certain cases of overlapping REP MOVS (for example, source and destination overlap).
	While string instructions with DF = 1 (DOWN) are slower, only the overhead part of the cycle equation is larger and not the throughput part. See Table 2, "Latency of Repeated String Instructions," on page 116 for additional latency numbers.
Align Source and Destination with Operand Size	For REP MOVS, make sure that both source and destination are aligned with regard to the operand size. Handle the end case separately, if necessary. If either source or destination cannot be aligned, make the destination aligned and the source misaligned. For REP STOS, make the destination aligned.
Inline REP String with Low Counts	Expand REP string instructions into equivalent sequences of simple x86 instructions, if the repeat count is constant and less than eight. Use an inline sequence of loads and stores to accomplish the move. Use a sequence of stores to emulate REP STOS. This technique eliminates the setup overhead of REP instructions and increases instruction throughput.
Use Loop for REP String with Low Variable Counts	If the repeated count is variable, but is likely less than eight, use a simple loop to move/store the data. This technique avoids the overhead of REP MOVS and REP STOS.

Using MOVQ and MOVNTQ for Block Copy/Fill To fill or copy blocks of data that are larger than 512 bytes, or where the destination is in uncacheable memory, use the MMX instructions MOVQ/MOVNTQ instead of REP STOS and REP MOVS in order to achieve maximum performance. (See the guideline, "Use MMX[™] Instructions for Block Copies and Block Fills" on page 172.)

Use XOR Instruction to Clear Integer Registers

To clear an integer register to all 0s, use "XOR reg, reg". The AMD Athlon processor is able to avoid the false read dependency on the XOR instruction.

Example 1 (Acceptable):

MOV REG, O

Example 1 (Preferred):

XOR REG, REG

Efficient 64-Bit Integer Arithmetic

This section contains a collection of code snippets and subroutines showing the efficient implementation of 64-bit arithmetic. Addition, subtraction, negation, and shifts are best handled by inline code. Multiplies, divides, and remainders are less common operations and should usually be implemented as subroutines. If these subroutines are used often, the programmer should consider inlining them. Except for division and remainder, the code presented works for both signed and unsigned integers. The division and remainder code shown works for unsigned integers, but can easily be extended to handle signed integers.

Example 1 (Addition):

```
;add operand in ECX:EBX to operand EDX:EAX, result in
; EDX:EAX
ADD EAX, EBX
ADC EDX, ECX
```

Example 2 (Subtraction):

```
;subtract operand in ECX:EBX from operand EDX:EAX, result in
; EDX:EAX
SUB EAX, EBX
SBB EDX, ECX
```

Example 3 (Negation):

;negate operand in EDX:EAX NOT EDX NEG EAX SBB EDX, -1 ;fixup: increment hi-word if low-word was O

Example 4 (Left shift):

;shift operand in EDX:EAX left, shift count in ECX (count ; applied modulo 64) SHLD EDX, EAX, CL ;first apply shift count ; mod 32 to EDX:EAX EAX, CL SHL TEST ECX, 32 ;need to shift by another 32? \$lshift_done JΖ :no. done MOV EDX, EAX ;left shift EDX:EAX XOR EAX, EAX ; by 32 bits

\$lshift_done:

Example 5 (Right shift):

SHRD	EAX, EDX, CL	;first apply shift count
SHR	EDX, CL	; mod 32 to EDX:EAX
TEST	ECX, 32	;need to shift by another 32?
JZ	<pre>\$rshift_done</pre>	;no, done
MOV	EAX, EDX	;left shift EDX:EAX
XOR	EDX, EDX	; by 32 bits

\$rshift_done:

Example 6 (Multiplication):

```
;_llmul computes the low-order half of the product of its
; arguments, two 64-bit integers
;
;INPUT: [ESP+8]:[ESP+4] multiplicand
; [ESP+16]:[ESP+12] multiplier
;
;OUTPUT: EDX:EAX (multiplicand * multiplier) % 2^64
;
;DESTROYS: EAX,ECX,EDX,EFlags
```

```
_llmul PROC
MOV
        EDX, [ESP+8]
                            ;multiplicand hi
MOV
        ECX, [ESP+16]
                            ;multiplier_hi
                            ;one operand \geq 2^{32}?
0 R
        EDX, ECX
                            ;multiplier_lo
MOV
        EDX, [ESP+12]
MOV
        EAX, [ESP+4]
                            ;multiplicand_lo
JNZ
        $twomul
                            ;yes, need two multiplies
                            ;multiplicand_lo * multiplier_lo
MUL
        EDX
RET
                            ;done, return to caller
$twomul:
TMUL
        EDX, [ESP+8] ;p3 lo = multiplicand hi*multiplier lo
TMUL
        ECX, EAX
                      ;p2 lo = multiplier hi*multiplicand lo
ADD
        ECX, EDX
                      ; p2 lo + p3 lo
        DWORD PTR [ESP+12] ;p1=multiplicand_lo*multiplier_lo
MUL
ADD
        EDX, ECX
                      ;p1+p2lo+p3 lo = result in EDX:EAX
RFT
                      ;done, return to caller
llmul ENDP
Example 7 (Unsigned Division):
;_ulldiv divides two unsigned 64-bit integers, and returns
; the quotient.
:INPUT:
           [ESP+8]:[ESP+4]
                              dividend
           [ESP+16]:[ESP+12] divisor
:
:OUTPUT:
           EDX:EAX
                       quotient of division
:DESTROYS: EAX, ECX, EDX, EFlags
_ulldiv PROC
PUSH
        EBX
                         ;save EBX as per calling convention
        ECX, [ESP+20]
                         ;divisor_hi
MOV
MOV
        EBX, [ESP+16]
                         ;divisor_lo
MOV
        EDX. [ESP+12]
                         :dividend hi
        EAX. [ESP+8]
MOV
                         :dividend lo
TEST
        ECX. ECX
                         :divisor > 2^32-1?
JNZ
        $big_divisor
                         ;yes, divisor > 32^32-1
СМР
        EDX. EBX
                         ; only one division needed? (ECX = 0)
JAE
        $two divs
                         :need two divisions
DIV
        EBX
                         ;EAX = quotient_lo
MOV
                         ;EDX = quotient_hi = 0 (quotient in
        EDX. ECX
                         ; EDX:EAX)
POP
        EBX
                     ;restore EBX as per calling convention
RET
```

;done, return to caller

\$two_di MOV MOV XOR DIV XCHG DIV MOV POP RET	ECX, EAX ;s EAX, EDX ;g EDX, EDX ;z EBX ;q EAX, ECX ;E EBX ;E EDX, ECX ;E EBX ;r	ave dividend_lo in ECX et dividend_hi ero extend it into EDX:EAX uotient_hi in EAX CX = quotient_hi, EAX = dividend_lo AX = quotient_lo DX = quotient_hi (quotient in EDX:EAX) estore EBX as per calling convention one, return to caller
<pre>\$big_di PUSH MOV SHR RCR RCR RCR BSR SHRD SHRD SHR ROL DIV MOV IMUL</pre>	EDI EDI, ECX EDX, 1 EAX, 1 EDI, 1 EBX, 1 ECX, ECX EBX, EDI, CL EAX, EDX, CL EDX, CL EDI, 1 EBX EBX, [ESP+12] ECX, EAX EDI, EAX	;save quotient ;quotient * divisor hi-word ; (low only)
MUL ADD SUB MOV SBB SBB XOR POP POP RET	EDX, EDI EBX, EAX EAX, ECX ECX, [ESP+16] ECX, EDX ;s EAX, 0 ;a EDX, EDX ;c EDI ;r EBX ;r	<pre>P+20];quotient * divisor lo-word ;EDX:EAX = quotient * divisor ;dividend_lo - (quot.*divisor)_lo ;get quotient ;dividend_hi ubtract divisor * quot. from dividend djust quotient if remainder negative lear hi-word of quot(EAX<=FFFFFFFh) estore EDI as per calling convention estore EBX as per calling convention one, return to caller</pre>

_ulldiv ENDP

Example 8 (Signed Division):

; _lldiv quotient			signed 64-bit numbers and delivers the
;			
; INPUT:			:[ESP+4] dividend
;		[ESP+16]]:[ESP+12] divisor
; ; OUTPUT	•	EDX:EAX	quotient of division
;	•		
			,EDX,EFlags
_		PROC	
PUSH	EBX		;save EBX as per calling convention
PUSH			;save ESI as per calling convention
PUSH			;save EDI as per calling convention
MOV			3] ;divisor-hi
MOV			1] ;divisor-lo
MOV)] ;dividend-hi
MOV		_	5] ;dividend-lo
MOV XOR			;divisor-hi
			;divisor-hi ^ dividend-hi
SAR MOV			;(quotient < 0) ? -1 : 0 ;dividend-hi
SAR			;(dividend < 0) ? -1 : 0
XOR			; if (dividend < 0)
XOR			;compute 1's complement of dividend
SUB			; if (dividend < 0)
SBB		EDI	
MOV		ECX	
SAR		31	;(divisor < 0) ? -1 : 0
XOR		EDI	; if (divisor < 0)
XOR		EDI	;compute 1's complement of divisor
SUB		EDI	; if (divisor < 0)
SBB			; compute 2's complement of divisor
JNZ			; divisor > 2^32-1
СМР			;only one division needed ? (ECX = 0)
JAE			;need two divisions
DIV	EBX		;EAX = quotient-lo
MOV	EDX,	ECX	;EDX = quotient-hi = 0
			; (quotient in EDX:EAX)
XOR	EAX,	ESI	;if (quotient < 0)
XOR		ESI	;compute 1's complement of result
SUB		ESI	;if (quotient < 0)
SBB		ESI	;compute 2's complement of result
POP	EDI		;restore EDI as per calling convention
POP	ESI		;restore ESI as per calling convention
POP	EBX		;restore EBX as per calling convention
RET			;done, return to caller

\$two_div MOV MOV XOR DIV XCHG DIV MOV JMP	ECX, EAX EAX, EDX EDX, EDX EBX EAX, ECX EBX EDX, ECX	<pre>;save dividend-lo in ECX ;get dividend-hi ;zero extend it into EDX:EAX ;quotient-hi in EAX ;ECX = quotient-hi, EAX = dividend-lo ;EAX = quotient-lo ;EDX = quotient-hi ; (quotient in EDX:EAX) ;make quotient signed</pre>
<pre>\$big_div SUB MOV MOV MOV MOV SHR RCR RCR BSR SHRD SHRD SHRD SHRD SHR ROL DIV MOV MOV IMUL ADD SUB MOV MOV SBB SBB SBB XOR ADD</pre>	ESP, 12 [ESP], EAX [ESP+4], EBX [ESP+8], EDX EDI, ECX EDX, 1 EAX, 1 EDI, 1 EBX, 1 ECX, ECX EBX, EDI, CI EAX, EDX, CI EDI, 1 EBX EBX, [ESP] ECX, EAX EDI, EAX DWORD PTR [I EDX, EDI EBX, EAX EAX, ECX ECX, [ESP+8] ECX, EDX	<pre>L ;dividend such that divisor ;less than 2^32 (i.e. fits in EBX) ;restore original divisor-hi ;compute quotient ;dividend-lo ;save quotient ;quotient * divisor hi-word (low only) ESP+4] ;quotient * divisor lo-word ;EDX:EAX = quotient * divisor ;dividend-lo - (quot.*divisor)-lo ;get quotient</pre>
\$make_si XOR XOR SUB SBB POP POP POP RET _11div	gn: EAX, ESI EDX, ESI EAX, ESI EDX, ESI EDI ESI EBX ENDP	<pre>;if (quotient < 0) ;compute 1's complement of result ;if (quotient < 0) ;compute 2's complement of result ;restore EDI as per calling convention ;restore ESI as per calling convention ;restore EBX as per calling convention ;done, return to caller</pre>

Example 9 (Unsigned Remainder): :_ullrem divides two unsigned 64-bit integers, and returns : the remainder. ; INPUT: [ESP+8]:[ESP+4] dividend ; [ESP+16]:[ESP+12] divisor ; OUTPUT: EDX:EAX remainder of division ; ;DESTROYS: EAX,ECX,EDX,EFlags

, 5 2 6 1 1 (6	,201	, <u>, , , , , , , , , , , , , , , , , , </u>
MOV MOV MOV TEST JNZ CMP	EBX ECX, [ESP+2 EBX, [ESP+2 EDX, [ESP+2 EAX, [ESP+2 ECX, ECX	s ;need two divisions ;EAX = quotient_lo ;EAX = remainder_lo
MOV	ECX, EAX EAX, EDX EDX, EDX EBX EAX, ECX EBX	<pre>;zero extend it into EDX:EAX ;EAX = quotient_hi, EDX = intermediate ; remainder ;EAX = dividend_lo ;EAX = quotient_lo ;EAX = remainder_lo</pre>

\$r_big_ PUSH MOV SHR RCR ROR RCR	divisor: EDI EDI, ECX EDX, 1 EAX, 1 EDI, 1	;save EDI as per calling convention ;save divisor_hi ;shift both divisor and dividend right ; by 1 bit
BSR	EBX, 1 ECX, ECX	;ECX = number of remaining shifts
SHRD		;scale down divisor and dividend such
SHRD SHR		; that divisor is less than 2^32 ; (i.e. fits in EBX)
ROL	EDI, 1	; (I.e. IIIS III EDX) ;restore original divisor (EDI:ESI)
DIV	EBX	;compute quotient
MOV		;dividend lo-word
MOV	ECX, EAX	· · ·
IMUL	EDI, EAX	;quotient * divisor hi-word (low only)
MUL		P+20] ;quotient * divisor lo-word
ADD	EDX, EDI	, q q
SUB		;dividend_lo - (quot.*divisor)-lo
MOV MOV	ECX, [ESP+16] EAX, [ESP+20]	
SBB	ECX, EDX	
300	LUN, LUN	; dividend
SBB	EDX, EDX	; (remainder < 0)? 0xFFFFFFFF : 0
AND	EAX, EDX	;(remainder < 0)? divisor lo : 0
AND	EDX, [ESP+24]	;(remainder < 0)? divisor_hi : 0
ADD	EAX, EBX	;remainder += (remainder < 0)?
ADC	EDX, ECX	; divisor : O
POP	EDI	;restore EDI as per calling convention
POP	EBX	;restore EBX as per calling convention
RET		;done, return to caller

_ullrem ENDP

;

Example 10 (Signed Remainder):

_llrem divides two signed 64-bit numbers and returns the remainder ;

; INPUT: [ESP+8]:[ESP+4] dividend [ESP+16]:[ESP+12] divisor ; OUTPUT: EDX:EAX remainder of division ; DESTROYS: EAX,ECX,EDX,EFlags

PUSH PUSH PUSH MOV MOV MOV MOV SAR XOR SAR XOR SUB SBB MOV SAR XOR SUB SBB MOV SAR XOR SUB SBB JNZ CMP JAE DIV MOV MOV XOR SUB	ESI ;save EDI ;save ECX, [ESP+28 EBX, [ESP+24 EDX, [ESP+24 EDX, [ESP+20 EAX, [ESP+16 ESI, EDX ESI, 31 EDI, EDX EDI, 31 EAX, EDI EDX, EDI EDX, EDI EDX, EDI EDX, EDI ECX, EDI ECX, EDI ECX, EDI ECX, EDI Ssr_big_divi EDX, ESX EAX, ESI EDX, ESI EAX, ESI	<pre>;compute 2's complement of dividend ;divisor-hi ;(divisor < 0) ? -1 : 0 ;if (divisor < 0) ;compute 1's complement of divisor ;if (divisor < 0) ;compute 2's complement of divisor isor ;divisor > 2^32-1 ;only one division needed ? (ECX = 0) s ;nope, need two divisions ;EAX = quotient_lo ;EAX = remainder_lo = 0 ;if (remainder < 0) ;compute 1's complement of result ;if (remainder < 0)</pre>
SBB	EDX, ESI	;compute 2's complement of result
POP POP	EDI ESI	;restore EDI as per calling convention ;restore ESI as per calling convention
POP	EBX	;restore EBX as per calling convention
RET		;done, return to caller
\$sr_two_c	divs:	
MOV	ECX, EAX	;save dividend_lo in ECX
MOV		;get_dividend_hi
XOR	EDX, EDX	
DIV	EBX	;EAX = quotient_hi, ;EDX = intermediate remainder
MOV	EAX, ECX	
DIV	EBX	;EAX = quotient_lo
MOV		;remainder_lo
XOR		;remainder_hi = 0
JMP		;make remainder signed

MOVEMOVEMOVEMOVESHRERCRERCRESHRDESHRDESHRDESHREOLEDIVEMOVEMOVESUBESBBESBBESBBEANDEADDE	SP, 16 ESP], EAX ESP+4], EBX ESP+8], EDX ESP+8], EDX ESP+12], EC DI, ECX DX, 1 EAX, 1 EDI, 1 EAX, EDI, CL EAX, EDI, CL EAX, EDX, CL EDI, 1 EAX, EDX, CL EDI, 1 EAX, ESP] ECX, EAX EDI, EAX EDI, EAX EDX, EDI EDX, EDI EAX, EDI EAX, EAX EDX, EAX EDX, ESP+8] ECX, EAX EAX, ESP+4] EAX, ESP+4] EAX, EBX	<pre>;subtract divisor * quot. from dividend ;remainder < 0 ? 0xffffffff : 0] ;divisor_hi ; remainder < 0 ? divisor_hi : 0</pre>
\$sr_makesi XOR E XOR E SUB E SBB E POP E POP E		<pre>;if (remainder < 0) ;compute 1's complement of result ;if (remainder < 0) ;compute 2's complement of result ;restore EDI as per calling convention ;restore ESI as per calling convention ;restore EBX as per calling convention ;done, return to caller</pre>

Efficient Implementation of Population Count Function

	Population count is an operation that determines the number of set bits in a bit string. For example, this can be used to determine the cardinality of a set. The following example code shows how to efficiently implement a population count operation for <u>32-bit</u> operands. The example is written for the inline assembler of Microsoft Visual C.
	For an efficient population count function operating on <u>64-bit</u> integers, see "Efficient 64-Bit Population Count Using MMX TM Instructions" on page 179.
	Function popcount() implements a branchless computation of the population count. It is based on a $O(\log(n))$ algorithm that successively groups the bits into groups of 2, 4, 8, 16, and 32, while maintaining a count of the set bits in each group. The algorithms consist of the following steps:
Step 1	Partition the integer into groups of two bits. Compute the population count for each 2-bit group and store the result in the 2-bit group. This calls for the following transformation to be performed for each 2-bit group: OOD -> OOD ODD -> ODD ODD -> ODD IDD -> ODD IDD -> ODD IDD -> ODD
	If the original value of a 2-bit group is v, then the new value will be v - (v >> 1). In order to handle all 2-bit groups simultaneously, it is necessary to mask appropriately to prevent spilling from one bit group to the next lower bit group. Thus: w = v - ((v >> 1) & 0x5555555)
Step 2	Add the population count of adjacent 2-bit group and store the sum to the 4-bit group resulting from merging these adjacent 2-bit groups. To do this simultaneously to all groups, mask out the odd numbered groups, mask out the even numbered groups, and then add the odd numbered groups to the even numbered groups:
	 x = (w & 0x33333333) + ((w >> 2) & 0x33333333) Each 4-bit field now has value 0000b, 0001b, 0010b, 0011b, or
	0100b.

Integer Optimizations

Step 3	For the first time, the value in each k-bit field is small enough that adding two k-bit fields results in a value that still fits in the k-bit field. Thus the following computation is performed:
	$y = (x + (x >> 4)) \& 0 \times 0 F 0 F 0 F 0 F 0$
	The result is four 8-bit fields whose lower half has the desired sum and whose upper half contains "junk" that has to be masked out. In a symbolic form:
	<pre>x = 0aaa0bbb0ccc0ddd0eee0fff0ggg0hhh x >> 4 = 00000aaa0bbb0ccc0ddd0eee0fff0ggg sum = 0aaaWWWWiiiiXXXXjjjjYYYYkkkkZZZZ</pre>
	The WWWW, XXXX, YYYY, and ZZZZ values are the interesting sums with each at most 1000b, or 8 decimal.
Step 4	The four 4-bit sums can now be rapidly accumulated by means of a multiply with a "magic" multiplier. This can be derived from looking at the following chart of partial products:
	0p0q0r0s * 01010101 =
	:0p0q0r0s Op:0q0r0s Op0q:0r0s Op0q0r:0s 000pxxww:vvuutt0s
	Here p. g. r. and s are the 4-bit sums from the previous step, and

Here p, q, r, and s are the 4-bit sums from the previous step, and vv is the final result in which we are interested. Thus, the final result:

z = (y * 0x01010101) >> 24

}

Example 1 (Integer Version):

```
unsigned int popcount(unsigned int v)
```

```
{
  unsigned int retVal;
    _asm {
  MOV
         EAX, [v]
                           ;V
  MOV
         EDX, EAX
                           ; V
  SHR
         EAX. 1
                           ; v \rightarrow 1
         EAX, 0555555555 ;(v >> 1) & 0x55555555
  AND
                           ;w = v - ((v >> 1) & 0x55555555)
  SUB
         EDX, EAX
  MOV
         EAX, EDX
                           ;W
  SHR
         EDX, 2
                           ; w >> 2
         EAX, 033333333h
  AND
                          ;w & 0x33333333
  AND
         EDX, 033333333h ;(w >> 2) & 0x33333333
  ADD
         EAX, EDX
                           x = (w \& 0x33333333) + ((w >> 2) \&
                           ; 0x33333333)
         EDX, EAX
  MOV
                           ; X
         EAX, 4
                           ;x >> 4
  SHR
  ADD
         EAX, EDX
                           ; x + (x >> 4)
         EAX, OOFOFOFOFh ; y = (x + (x >> 4) \& 0x0F0F0F0F)
  AND
  IMUL
         EAX, 001010101h ;y * 0x01010101
  SHR
         EAX, 24
                           ;population count = (y *
                           ; 0x01010101) >> 24
  MOV
         retVal, EAX
                           ;store result
   }
  return (retVal);
```

MMX Version The following code sample is an MMX version of popcount() that works on 64 bits at a time. This MMX code can do popcounts about twice as fast as the integer version (for an identical number of bits). Notice that the source was loaded using two instructions instead of a simple MOVQ to avoid a bad STLF case (size mismatch from two DWORDs feeding into a QWORD).

Example 1 (MMX version):

```
#include "amd3d.h"
 _declspec (naked) unsigned int __stdcall popcount64_1
(unsigned __int64 v)
static const __int64 C33 = 0x3333333333333333333;
static const __int64 COF = 0x0F0F0F0F0F0F0F0F;
___asm {
               MMO. [ESP+4];v low
      MOVD
      PUNPCKLDQMMO, [ESP+8];v
               MM1. MMO
      MOVQ
                           :v
      PSRLD
               MM0, 1
                           ;v >> 1
      PAND
               MMO, [C55]
                           ;(v >> 1) & 0x55555555
               MM1, MM0
                           :w = v - ((v >> 1) \& 0x5555555)
      PSUBD
      MOVO
               MMO, MM1
                           :W
      PSRLD
               MM1, 2
                           :w >> 2
               MMO, [C33]
                           ;w & 0x33333333
      PAND
      PAND
               MM1, [C33]
                           ;(w >> 2) & 0x33333333
               MMO, MM1
                           ;x = (w & 0x33333333) +
      PADDD
                           : ((w >> 2) & 0x33333333)
               MM1, MM0
      MOVQ
                           ;X
               MMO, 4
                           ;x >> 4
      PSRLD
      PADDD
               MMO, MM1
                           ;x + (x \rightarrow 4)
      PAND
               MMO. [COF]
                           ; y = (x + (x \rightarrow 4) \& 0x0F0F0F0F)
               MM1, MM1
      PXOR
                           :0
      PSADBW
               (MMO, MM1)
                           ;sum across all 8 bytes
      MOVD
               EAX, MMO
                           ;result in EAX per calling
                           ; convention
      EMMS
                           :clear MMX state
      RET
               8
                           ;pop 8-byte argument off stack
                           : and return
  }
```

}

Efficient Binary-to-ASCII Decimal Conversion

Fast binary-to-ASCII decimal conversion can be important to the performance of software working with text oriented protocols like HTML, such as web servers. The following examples show two optimized functions for fast conversion of unsigned integers-to-ASCII decimal strings on AMD Athlon processors. The code is written for the Microsoft Visual C compiler.

Function uint_to_ascii_lz() converts like sprintf (sptr, "%010u", x), i.e., leading zeros are retained, whereas function uint_to_ascii_nlz() converts like sprintf (sptr, "%u", x), i.e., leading zeros are suppressed.

This code can easily be extended to convert signed integers by isolating the sign information and computing the absolute value as shown in Example 3 in "Avoid Branches Dependent on Random Data" on page 83 before starting the conversion process. For restricted argument range, more efficient conversion routines can be constructed using the same algorithm as is used for the general case presented here.

The algorithm first splits the input argument into suitably sized chunks by dividing the input by an appropriate power of ten, and working separately on the quotient and remainder of that division. The DIV instruction is avoided as described in "Replace Divides with Multiplies" on page 109. Each chunk is then converted into a fixed-point format that consists of one (decimal) integer digit and a binary fraction. This allows generation of additional decimal digits by repeated multiplication of the fraction by 10. For efficiency reasons the algorithm implements this multiplication by multiplying by five and moving the binary point to the right by one bit for each step of the algorithm. To avoid loop overhead and branch mispredicts, the digit generation loop is completely unrolled. In order to maximize parallelism, the code in uint_to_ascii_lz() splits the input into two equally sized chunks each of which yields five decimal digits for the result.

Example 1 (Binary-to-ASCII decimal conversion retaining leading zeros):

declspec(naked) void	stdcall uint_to_ascii_	lz (char *sptr, unsigned int x)
{		
asm {		11:
PUSH EDI		lling conventions
PUSH ESI PUSH EBX		lling conventions lling conventions
		TTTINg CONVENCIONS
MOV EAX, [esp MOV EDI, [esp		
MOV EDI, LESP MOV ESI, EAX	:X	
	5AC47 ;divide x by	
MUL EDX	; 10000 using	
	5AC47 ; multiplicatio	n
	; with reciproc	
SHR EDX, 16	;y1 = x / 1e5	
	;y1	
IMUL EDX, 1000	0 ;(x / 1e5) * 1e	5
	;y2 = x % 1e5	
	71759 ;2^15/1e4*2^30	
	;divide y1 by 1	
	; converting it	
	EDX*4+1]; 17.15 fixed p	
	; such that 1.0 ;2^15/1e4*2^30	= 2/15
	;divide y2 by 1	01
	; converting it	
	EDX*4+1]; 17.15 fixed p	
	; such that 1.0	
	;1st digit	2 20
	07fff ;fraction part	
OR ECX, 'O'	;convert 1st di	git to ASCII
	L ;store 1st dig	
	EBX*4] ;5*fraction, ne	
	EBX*4] ;5*fraction, ne	w fraction EBX<13:0>
SHR EDX, 15	;6th digit	
	07fff ;fraction part	
OR EDX, 'O'	;convert 6th di	
MOV [EDI+5], LEA EDX, [ESI		t out to memory w digit EDX<31:14>
LEA EDX, [ESI LEA ESI, [ESI		w fraction ESI<13:0>
SHR ECX, 14	;2nd digit	
AND EBX, 0×00	•	
OR ECX, 'O'	;convert 2nd di	git to ASCII
MOV [EDI+1],		it out to memory
LEA ECX,[EBX	EBX*4] ;5*fraction, ne	w digit ECX<31:13>
LEA EBX, [EBX		w fraction EBX<12:0>
SHR EDX, 14	;7th digit	
AND ESI, OxOO		
OR EDX, 'O'	;convert 7th di	
MOV [EDI+6],		t out to memory
LEA EDX, [ESI	LSIA4] ;5ATRACLION, Ne	w digit EDX<31:13>

	LEA SHR AND OR MOV LEA LEA SHR AND OR MOV LEA SHR SHR SHR SHR SHR SHR SHR SHR SHR SHR	ECX, 13 EBX, 0x00001fff ECX, '0' [EDI+2], C L ECX, [EBX+EBX*4] EBX, [EBX+EBX*4] EDX, 13 ESI, 0x00001fff EDX, '0' [EDI+7], DL	<pre>;5*fraction, new fraction ESI<12:0> ;3rd digit ;fraction part ;convert 3rd digit to ASCII ;store 3rd digit out to memory ;5*fraction, new digit ECX<31:12> ;5*fraction, new fraction EBX<11:0> ;8th digit ;fraction part ;convert 8th digit to ASCII ;store 8th digit out to memory ;5*fraction, new digit EDX<31:12> ;5*fraction, new fraction ESI<11:0> ;4th digit ;fraction part ;convert 4th digit to ASCII ;store 4th digit out to memory ;5*fraction, new digit ECX<31:11> ;9th digit ;fraction part ;convert 9th digit to ASCII ;store 9th digit to ASCII ;store 9th digit to ASCII ;store 9th digit to ASCII ;store 5th digit to ASCII ;store 5th digit to ASCII ;store 5th digit to ASCII ;store 5th digit to ASCII ;store 10th digit to ASCII ;store 10th digit to ASCII ;store 10th digit and end marker to memory ;restore register as per calling convention ;restore register as per calling convention</pre>
}			

}

Example 2 (Binary to ASCII decimal conversion suppressing leading zeros):

declspec(n	naked) voidstdc	all uint_to_ascii_nlz (char *sptr, unsigned int x)
asm {		
PUSH	EDI	;save as per calling conventions
PUSH	EBX	;save as per calling conventions
MOV	EDI, [esp+12]	;sptr
MOV	EAX, [esp+16]	; X
MOV	ECX, EAX	;save original argument
MOV	EDX, 89705F41h	;1e-9*2^61 rounded
MUL	EDX	divide by 1e9 by multplying with reciprocal;
ADD	EAX, EAX	;round division result
ADC	EDX, O	;EDX<31:29> = argument / 1e9
SHR	EDX, 29	;leading decimal digit, 04
MOV	EAX, EDX	;leading digit

I MUL SUB OR MOV CMP SBB MOV MUL SHR LEA MOV SHR AND OR OR OR OR OR SBB SHR AND OR OR OR OR OR OR OR OR OR OR OR OR OR	<pre>[EDI], DL EBX, 1 EDI, -1 EAX, ECX EDX, 0abcc7712h EDX EAX, 30 EDX, [EAX+4*EDX+1] EAX, EDX EAX, 28 EDX, 0ffffffh EBX, EAX EAX, 28 EDX, 0ffffffh EBX, EAX EAX, '0' [EDI], AL EAX, [EDX*4+EDX] EBX, 1 EDI, -1 EAX, 27 EDX, 07fffffh EBX, EAX EAX, '0' [EDI], AL EAX, [EDX*4+EDX] EDX, [EDX*4+EDX] EBX, 1 EDI, -1 EAX, 26 EDX, 03fffffh EBX, EAX EAX, '0' [EDI], AL EAX, '0' [EDI], AL EAX, '0' [EDI], AL EAX, '0' [EDI], AL EAX, '0' [EDI], AL EAX, [EDX*4+EDX]</pre>	<pre>:leading digit * 1e9 ;subtract (leading digit * 1e9) from argument ;convert leading digit to ASCII ;store leading digit ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;get reduced argument < 1e9 ;2^28/1e8 * 2^30 rounded up ; divide reduced ; argument < 1e9 by 1e8 ; converting it into 4.28 fixed ; point format such that 1.0 = 2^28 ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new digit EAX<31:27> ;5*fraction, new fraction EDX<26:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new fraction EDX<25:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new fraction EDX<25:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new fraction EDX<24:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new fraction EDX<24:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new fraction EDX<24:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new digit EAX<31:24></pre>
MOV	[EDI], AL	;store digit out to memory
LEA	EAX, [EDX*4+EDX]	;5*fraction, new digit EAX<31:24>

OR OR MOV LEA LEA CMP SBB SHR OR OR OR OR MOV LEA CMP SBB SHR AND OR OR V LEA CMP SBB SHR AND OR V LEA CMP SBB SHR AND SHR SHR SHR SHR SHR SHR SHR SHR SHR SHR	EDX, [EDX*4+EDX] EBX, 1 EDI, -1 EAX, 22 EDX, 003ffffh EBX, EAX EAX, '0' [EDI], AL EAX, [EDX*4+EDX] EDX, [EDX*4+EDX] EBX, 1 EDI, -1 EAX, 21 EDX, 001ffffh EBX, EAX EAX, '0' [EDI], AL EAX, [EDX*4+EDX] EBX, 1 EDX, 1 EDX, 1 EDI, -1	<pre>;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new digit EAX<31:21> ;5*fraction, new fraction EDX<21:0> ;any non-zero digit yet ? ;yes->increment ptr, no->keep old ptr ;next digit ;fraction part ;accumulate next digit ;convert digit to ASCII ;store digit out to memory ;5*fraction, new digit EAX<31:20> ;any-non-zero digit yet ? ;yes->increment ptr, no->keep old ptr</pre>
SBB SHR	EAX. 20	;yes->increment ptr, no->keep old ptr ;next digit
0 R	EAX, 'O'	;convert digit to ASCII
MOV	[EDI], AX	;store last digit and end marker out to memory
POP	EBX	;restore register as per calling convention
POP	EDI	;restore register as per calling convention
RET	8	;POP two DWORD arguments and return
11 - 1	0	, or two protes arguments and return

Derivation of Multiplier Used for Integer Division by Constants

Derivation of Algorithm, Multiplier, and Shift Factor for Unsigned Integer Division

The utility udiv.exe was compiled using the code shown in this section. The executable and source code are located in the opt_utilities directory of the AMD Documentation CDROM and the SDK. The program is provided "as is".

The following code derives the multiplier value used when performing integer division by constants. The code works for unsigned integer division and for odd divisors between 1 and 2^{31} –1, inclusive. For divisors of the form d = d'*2ⁿ, the multiplier is the same as for d' and the shift factor is s + n.

Example Code

```
/* Program to determine algorithm, multiplier, and shift factor to be
   used to accomplish <u>unsigned</u> division by a constant divisor. Compile
   with MSVC.
*/
#include <stdio.h>
typedef unsigned int64
                            U64:
typedef unsigned long
                            U32:
U32 log2 (U32 i)
 U32 t = 0;
  i = i >> 1;
 while (i) {
    i = i >> 1:
    t++;
  }
  return (t);
U32 res1, res2;
U32 d, l, s, m, a, r, n, t;
U64 m_low, m_high, j, k;
```

AMD Athlon™ Processor x86 Code Optimization

```
int main (void)
  fprintf (stderr, "\n");
  fprintf (stderr, "Unsigned division by constant\n");
  fprintf (stderr, "enter divisor: ");
  scanf ("%lu", &d);
  printf ("\n");
  if (d == 0) goto printed_code;
  if (d >= 0x8000000UL) {
     printf ("; dividend: register or memory location\n");
     printf ("\n");
     printf ("CMP
                     dividend, 0\%081Xh\n", d);
     printf ("MOV
                     EDX, 0 \in ;
                     EDX, -1\n");
     printf ("SBB
     printf ("\n");
     printf ("; quotient now in EDX\n");
     goto printed_code;
   }
  /* Reduce divisor until it becomes odd */
  n = 0;
  t = d;
  while (!(t & 1)) {
     t \rightarrow = 1:
     n++;
  }
  if (t==1) {
     if (n==0) {
        printf ("; dividend: register or memory location\n");
        printf ("\n");
        printf ("MOV
                        EDX, dividend\n", n);
        printf ("\n");
        printf ("; quotient now in EDX\n");
     }
     else {
        printf ("; dividend: register or memory location\n");
        printf ("\n");
        printf ("SHR
                        dividend, %d\n", n);
        printf ("\n");
        printf ("; quotient replaced dividend\n");
    }
    goto printed_code;
   }
```

AMD Athlon™ Processor x86 Code Optimization

```
/* Generate m. s for algorithm O. Based on: Granlund. T.: Montgomery.
   P.L.: "Division by Invariant Integers using Multiplication".
   SIGPLAN Notices, Vol. 29, June 1994, page 61.
*/
1
       = \log_2(t) + 1;
       = (((U64)(Oxfffffff)) % ((U64)(t)));
j
       = (((U64)(1)) << (32+1)) / ((U64)(0xffffffff-j));
k
m \mid ow = (((U64)(1)) << (32+1)) / t;
m_{high} = ((((U64)(1)) << (32+1)) + k) / t;
while (((m_low >> 1) < (m_high >> 1)) && (l > 0)) {
  m_low = m_low >> 1;
  m high = m high >> 1;
  1
        = ] - 1:
}
if ((m_high >> 32) == 0) {
 m = ((U32)(m high));
 s = 1;
  a = 0:
}
/* Generate m, s for algorithm 1. Based on: Magenheimer, D.J.; et al:
   "Integer Multiplication and Division on the HP Precision Architecture".
   IEEE Transactions on Computers, Vol 37, No. 8, August 1988, page 980.
*/
else {
  s = log2(t);
 m \log = (((U64)(1)) \iff (32+s)) / ((U64)(t));
 r = ((U32)((((U64)(1)) << (32+s)) \% ((U64)(t))));
 m = (r < ((t>>1)+1)) ? ((U32)(m_low)) : ((U32)(m_low))+1;
  a = 1:
}
/* Reduce multiplier for either algorithm to smallest possible */
while (!(m&1)) {
  m = m >> 1;
  S--;
}
```

```
/* Adjust multiplier for reduction of even divisors */
   s += n;
   if (a) {
      printf ("; dividend: register other than EAX or memory location\n");
      printf ("\n");
      printf ("MOV
                      EAX, 0%081Xh\n", m);
      printf ("MUL
                      dividend\n");
      printf ("ADD
                      EAX, 0%081Xh\n", m);
      printf ("ADC
                      EDX, 0 \mid n");
      if (s) printf ("SHR
                             EDX, %d\n", s);
      printf ("\n");
      printf ("; quotient now in EDX\n");
   }
   else {
      printf ("; dividend: register other than EAX or memory location\n");
      printf ("\n");
      printf ("MOV
                      EAX, 0%081Xh\n", m);
      printf ("MUL
                      dividend\n");
      if (s) printf ("SHR
                            EDX, %d\n", s);
      printf ("\n");
      printf ("; quotient now in EDX\n");
   }
printed_code:
   fprintf(stderr, "\n");
   exit(0);
   return(0);
```

}

Derivation of Algorithm, Multiplier, and Shift Factor for Signed Integer Division

The utility sdiv.exe was compiled using the following code. The executable and source code are located in the opt_utilities directory of the AMD Documentation CDROM and the SDK. The program is provided "as is".

Example Code

```
/* Program to determine algorithm, multiplier, and shift factor to be
  used to accomplish signed division by a constant divisor. Compile
  with MSVC.
*/
#include <stdio.h>
typedef unsigned int64
                         U64:
typedef unsigned long
                         U32;
U32 log2 (U32 i)
{
 U32 t = 0;
 i = i >> 1;
 while (i) {
   i = i >> 1;
   t++:
  }
  return (t);
ļ
long e;
U32 res1, res2;
U32 oa, os, om;
U32 d, l, s, m, a, r, t;
U64 m_low, m_high, j, k;
int main (void)
{
   fprintf (stderr, "\n");
   fprintf (stderr, "Signed division by constant\n");
   fprintf (stderr, "enter divisor: ");
   scanf ("%ld", &d);
   fprintf (stderr, "\n");
```

AMD Athlon™ Processor x86 Code Optimization

```
e = d:
d = labs(d);
if (d==0) goto printed_code;
if (e==(-1)) {
   printf ("; dividend: register or memory location\n");
   printf ("\n");
  printf ("NEG
                   dividend\n"):
   printf ("\n");
   printf ("; quotient replaced dividend\n");
   goto printed code;
}
if (d==2) {
   printf ("; dividend expected in EAX\n");
   printf ("\n");
   printf ("CMP
                   EAX, 08000000h\n");
   printf ("SBB
                   EAX, -1 \ );
   printf ("SAR
                   EAX. 1\n"):
   if (e < 0) printf ("NEG
                             EAX\n");
   printf ("\n");
   printf ("; quotient now in EAX\n");
   goto printed code;
}
if (!(d & (d-1))) {
   printf ("; dividend expected in EAX\n");
   printf ("\n");
   printf ("CDQ\n");
                 EDX, 0%081Xh\n", (d-1));
   printf ("AND
  printf ("ADD
                  EAX, EDX\n");
   if (log2(d)) printf ("SAR
                              EAX, %d\n", log2(d));
   if (e < 0) printf ("NEG
                                EAX\n");
   printf ("\n");
  printf ("; quotient now in EAX\n");
   goto printed code;
}
/* Determine algorithm (a), multiplier (m), and shift factor (s) for 32-bit
   signed integer division. Based on: Granlund, T.; Montgomery, P.L.:
   "Division by Invariant Integers using Multiplication". SIGPLAN Notices,
   Vol. 29, June 1994, page 61.
*/
       = \log^2(d);
1
        = (((U64)(0\times8000000)) \% ((U64)(d)));
j
k
       = (((U64)(1)) << (32+1)) / ((U64)(0x8000000-j));
m \mid ow = (((U64)(1)) \iff (32+1)) / d;
m high = ((((U64)(1)) << (32+1)) + k) / d;
```

```
while (((m_low >> 1) < (m_high >> 1)) && (l > 0)) {
      m_low = m_low >> 1;
     m_high = m_high >> 1;
            = ] - 1;
     1
   }
   m = ((U32)(m_high));
  s = 1;
   a = (m_high >> 31) ? 1 : 0;
   if (a) {
      printf ("; dividend: memory location or register other than EAX or EDX\n");
      printf ("\n");
      printf ("MOV
                      EAX, 0%08LXh\n", m);
      printf ("IMUL
                      dividend\n");
      printf ("MOV
                      EAX, dividend\n");
      printf ("ADD
                      EDX, EAXn");
      if (s) printf ("SAR
                             EDX, %d\n", s);
                      EAX, 31\n");
      printf ("SHR
      printf ("ADD
                      EDX, EAXn");
      if (e < 0) printf ("NEG
                                EDX\n"):
      printf ("\n");
      printf ("; quotient now in EDX\n");
   }
   else {
     printf ("; dividend: memory location of register other than EAX or EDX\n");
      printf ("\n");
      printf ("MOV
                      EAX, 0%08LXh\n", m);
     printf ("IMUL
                      dividend\n");
      printf ("MOV
                      EAX, dividend\n");
      if (s) printf ("SAR
                             EDX, %d\n", s);
                      EAX, 31\n");
      printf ("SHR
     printf ("ADD
                      EDX, EAXn");
      if (e < 0) printf ("NEG
                               EDX\n");
     printf ("\n");
     printf ("; quotient now in EDX\n");
   }
printed code:
   fprintf (stderr, "\n");
   exit(0);
```

}

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

9

Floating-Point Optimizations

This chapter details the methods used to optimize floating-point code to the pipelined floating-point unit (FPU). Guidelines are listed in order of importance.

Ensure All FPU Data is Aligned

As described in "Memory Size and Alignment Issues" on page 65, align floating-point data naturally. That is, align words on word boundaries, doublewords on doubleword boundaries, and quadwords on quadword boundaries. Misaligned memory accesses reduce the available memory bandwidth.

Use Multiplies Rather than Divides

If accuracy requirements allow, convert floating-point division by a constant to a multiply by the reciprocal. Divisors that are powers of two and their reciprocals are exactly representable, and therefore do not cause an accuracy issue, except for the rare cases in which the reciprocal overflows or underflows. Unless such an overflow or underflow occurs, always convert a division by a power of two to a multiply. Although the AMD Athlon[™] processor has high-performance division, multiplies are significantly faster than divides.

Use FFREEP Macro to Pop One Register from the FPU Stack

In FPU intensive code, frequently accessed data is often pre-loaded at the bottom of the FPU stack before processing floating-point data. After completion of processing, it is desirable to remove the pre-loaded data from the FPU stack as quickly as possible. The classical way to clean up the FPU stack is to use either of the following instructions:

FSTP ST(0) ;removes one register from stack FCOMPP :removes two registers from stack

On the AMD Athlon processor, a faster alternative is to use the FFREEP instruction below. Note that the FFREEP instruction, although insufficiently documented in the past, is supported by all 32-bit x86 processors. The opcode bytes for FFREEP ST(i) are listed in Table 23 on page 294.

FFREEP ST(0) ;removes one register from stack

FFREEP ST(i) works like FFREE ST(i) except that it increments the FPU top-of-stack after doing the FFREE work. In other words, FFREEP ST(i) marks ST(i) as empty, then increments the x87 stack pointer. On the AMD Athlon processor, the FFREEP instruction converts to an internal NOP, which can go down any pipe with no dependencies.

Many assemblers do not support the FFREEP instruction. In these cases, a simple text macro can be created to facilitate use of the FFREEP ST(0).

FFREEP_STO TEXTEQU <DB ODFh, OCOh>

To free up all remaining occupied FPU stack register and set the x87 stack pointer to zero, use the FEMMS or EMMS instruction instead of a series of FFREEP ST(0) instructions. This promotes code density and preserves decode and execution bandwidth. Note that use of FEMMS/EMMS in this fashion is not recommended for AMD-K6 family processors.

Floating-Point Compare Instructions

For branches that are dependent on floating-point comparisons, use the following instructions:

- FCOMI
- FCOMIP
- FUCOMI
- FUCOMIP

These instructions are much faster than the classical approach using FSTSW, because FSTSW is essentially a serializing instruction on the AMD Athlon processor. When FSTSW cannot be avoided (for example, backward compatibility of code with older processors), no FPU instruction should occur between an FCOM[P], FICOM[P], FUCOM[P], or FTST and a dependent FSTSW. This optimization allows the use of a fast forwarding mechanism for the FPU condition codes internal to the AMD Athlon processor FPU and increases performance.

Use the FXCH Instruction Rather than FST/FLD Pairs

Increase parallelism by breaking up dependency chains or by evaluating multiple dependency chains simultaneously by explicitly switching execution between them. Although the AMD Athlon processor FPU has a deep scheduler, which in most cases can extract sufficient parallelism from existing code, long dependency chains can stall the scheduler while issue slots are still available. The maximum dependency chain length that the scheduler can absorb is about six 4-cycle instructions.

To switch execution between dependency chains, use of the FXCH instruction is recommended because it has an apparent latency of zero cycles and generates only one OP. The AMD Athlon processor FPU contains special hardware to handle up to three FXCH instructions per cycle. Using FXCH is preferred over the use of FST/FLD pairs, even if the FST/FLD pair works on a register. An FST/FLD pair adds two cycles of latency and consists of two OPs.

Avoid Using Extended-Precision Data

Store data as either single-precision or double-precision quantities. Loading and storing extended-precision data is comparatively slower.

Minimize Floating-Point-to-Integer Conversions

C++, C, and Fortran define floating-point-to-integer conversions as truncating. This creates a problem because the active rounding mode in an application is typically round-to-nearest even. The classical way to do a double-to-int conversion therefore works as follows:

Example 1 (Fast):

	QWORD PTR [X] ;load double to be converted [SAVE_CW] ;save current FPU control word
MOVZX	EAX, WORD PTR[SAVE_CW];retrieve control word
0 R	EAX, OCOOh ;rounding control field = truncate
MOV	WORD PTR [NEW_CW], AX ;new FPU control word
FLDCW	[NEW_CW] ;load new FPU control word
FISTP	DWORD PTR [I] ;do double->int conversion
FLDCW	[SAVE_CW] ;restore original control word

The AMD Athlon processor contains special acceleration hardware to execute such code as quickly as possible. In most situations, the above code is therefore the fastest way to perform floating-point-to-integer conversion and the conversion is compliant both with programming language standards and the IEEE-754 standard.

According to the recommendations for inlining (see "Always Inline Functions with Fewer than 25 Machine Instructions" on page 104), the above code should not be put into a separate subroutine (e.g., ftol). It should rather be inlined into the main code.

In some codes, floating-point numbers are converted to an integer and the result is immediately converted back to floating-point. In such cases, use the FRNDINT instruction for maximum performance instead of FISTP in the code above. FRNDINT delivers the integral result directly to a FPU register in floating-point form, which is faster than first using FISTP to store the integer result and then converting it back to floating-point with FILD.

If there are multiple, consecutive floating-point-to-integer conversions, the cost of FLDCW operations should be minimized by saving the current FPU control word, forcing the FPU into truncating mode, and performing all of the conversions before restoring the original control word.

The speed of the above code is somewhat dependent on the nature of the code surrounding it. For applications in which the speed of floating-point-to-integer conversions is extremely critical for application performance, experiment with either of the following substitutions, which may or may not be faster than the code above.

The first substitution simulates a truncating floating-point to integer conversion provided that there are no NaNs, infinities, and overflows. This conversion is therefore not IEEE-754 compliant. This code works properly only if the current FPU rounding mode is round-to-nearest even, which is usually the case.

Example 2 (Potentially faster)

FLD	QWORD PTR [X]	;load double to be converted
FST	DWORD PTR [TX]	;store X because sign(X) is needed
FIST	DWORD PTR [I]	;store rndint(x) as default result
FISUB	DWORD PTR [I]	;compute DIFF = X - rndint(X)
FSTP	DWORD PTR [DIFF]	;store DIFF as we need sign(DIFF)
MOV	EAX, [TX]	;X
MOV	EDX, [DIFF]	;DIFF
TEST	EDX, EDX	;DIFF == 0 ?
17	* D O N E	
JΖ	\$DONE	;default result is OK, done
J Z X O R	1 = +=	;default result is OK, done d correction if sign(X) != sign(DIFF)
	1 = +=	
XOR	EDX, EAX ;need	<pre>correction if sign(X) != sign(DIFF)</pre>
XOR SAR	EDX, EAX ;need EAX, 31	<pre>d correction if sign(X) != sign(DIFF) ;(X<0) ? 0xFFFFFFF : 0 ; sign(X)!=sign(DIFF)?0xFFFFFFFF:0</pre>
XOR SAR SAR	EDX, EAX ;need EAX, 31 EDX, 31	<pre>d correction if sign(X) != sign(DIFF) ;(X<0) ? 0xFFFFFFF : 0 ; sign(X)!=sign(DIFF)?0xFFFFFFFF:0</pre>
XOR SAR SAR LEA	EDX, EAX ;need EAX, 31 EDX, 31 EAX, [EAX+EAX+1]	<pre>d correction if sign(X) != sign(DIFF) ;(X<0) ? 0xFFFFFFF : 0 ; sign(X)!=sign(DIFF)?0xFFFFFFF:0 ;(X<0) ? 0xFFFFFFFF : 1</pre>

The second substitution simulates a truncating floating-point to integer conversion using only integer instructions and therefore works correctly independent of the FPUs current rounding mode. It does not handle NaNs, infinities, and overflows according to the IEEE-754 standard. Note that the first AMD Athlon™ Processor x86 Code Optimization

instruction of this code may cause an STLF size mismatch resulting in performance degradation if the variable to be converted has been stored recently.

Example 3 (Potentially faster):

XOR MOV AND CMP JB MOV SHR SHRD NEG ADD OR SAR SAR SHR XOR SUB \$DONE2:	EDX, EAX, ECX, ECX, \$DONE EDX, ECX, EDX, ECX, EDX, EDX, EDX, EDX,	EDX ECX 07FF00000h 03FF00000h 22 DWORD PTR[X] 20 EAX, 21 ;compu 1054 080000000h 31 CL EAX EAX	<pre>;if abs(x) < 1.0 ; then i = 0 ;get lower 32 bits of double ;extract exponent ;extract mantissa ute shift factor for extracting ;non-fractional mantissa bits ;set integer bit of mantissa ;x < 0 ? 0xffffffff : 0 ;i = trunc(abs(x)) ;i = x < 0 ? ~i : i ;i = x < 0 ? -i : i</pre>
\$DUNEZ: MOV		EDX	;store result

For applications that can tolerate a floating-point-to-integer conversion that is not compliant with existing programming language standards (but is IEEE-754 compliant), perform the conversion using the rounding mode that is currently in effect (usually round-to-nearest even).

Example 4 (Fastest):

FLD	QWORD PTR	[X] ;	;	get double to be converted
FISTP	DWORD PTR	[I] ;	;	store integer result

Some compilers offer an option to use the code from Example 4 for floating-point-to-integer conversion, using the default rounding mode.

Lastly, consider setting the rounding mode throughout an application to truncate and using the code from Example 4 to perform extremely fast conversions that are compliant with language standards and IEEE-754. This mode is also provided as an option by some compilers. Note that use of this technique also changes the rounding mode for all other FPU operations inside the application, which can lead to significant changes in numerical results and even program failure (for example, due to lack of convergence in iterative algorithms).

Check Argument Range of Trigonometric Instructions Efficiently

The transcendental instructions FSIN, FCOS, FPTAN, and FSINCOS are architecturally restricted in their argument range. Only arguments with a magnitude of $\langle = 2^{63}$ can be evaluated. If the argument is out of range, the C2 bit in the FPU status word is set, and the argument is returned as the result. Software needs to guard against such (extremely infrequent) cases.

If an "argument out of range" is detected, a range reduction subroutine is invoked which reduces the argument to less than 2^63 before the instruction is attempted again. While an argument > 2^63 is unusual, it often indicates a problem elsewhere in the code and the code may completely fail in the absence of a properly guarded trigonometric instruction. For example, in the case of FSIN or FCOS generated from a sin() or cos() function invocation in the high-level language, the downstream code might reasonably expect that the returned result is in the range [-1,1].

A naive solution for guarding a trigonometric instruction may check the C2 bit in the FPU status word after each FSIN, FCOS, FPTAN, and FSINCOS instruction, and take appropriate action if it is set (indicating an argument out of range).

Example 1 (Avoid):

FLD	QWORD PTR [x]	;argument
FSIN		;compute sine
FSTSW	AX	;store FPU status word to AX
TEST	AX, 0400h	;is the C2 bit set?
JΖ	\$in_range	;no, argument was in range, all OK
CALL	<pre>\$reduce_range</pre>	;reduce argument in ST(0) to < 2^63
FSIN		;compute sine (in-range argument
		; guaranteed)
\$in_rar	ige:	

Such a solution is inefficient since the FSTSW instruction is serializing with respect to all x87/3DNow!/MMX instructions and should thus be avoided (see the section "Floating-Point Compare Instructions" on page 147). Use of FSTSW in the above fashion slows down the common path through the code.

Instead, it is advisable to check the argument before one of the trigonometric instructions is invoked.

Example 1 (Preferred):

```
FLD QWORD PTR [x] ;argument
FLD DWORD PTR [two_to_the_63] ;2^63
FCOMIP ST,ST(1) ;argument <= 2^63 ?
JBE $in_range ;Yes, It is in range.
CALL $reduce_range ;reduce argument in ST(0) to < 2^63
$in_range:
FSIN ;compute sine (in-range argument
; guaranteed)</pre>
```

Since out-of-range arguments are extremely uncommon, the conditional branch will be perfectly predicted, and the other instructions used to guard the trigonometric instruction can execute in parallel to it.

Take Advantage of the FSINCOS Instruction

Frequently, a piece of code that needs to compute the sine of an argument also needs to compute the cosine of that same argument. In such cases, use the FSINCOS instruction to compute both trigonometric functions concurrently, which is faster than using separate FSIN and FCOS instructions to accomplish the same task.

Example 1 (Avoid):

```
FLD
       QWORD PTR [x]
FLD
       DWORD PTR [two_to_the_63]
FCOMIP ST, ST(1)
JBE
       $in_range
CALL
       $reduce_range
$in_range:
       ST(0)
FLD
FCOS
FSTP
       QWORD PTR [cosine_x]
FSIN
FSTP
       QWORD PTR [sine_x]
```

Example 1 (Preferred):

```
FLD QWORD PTR [x]
FLD DWORD PTR [two_to_the_63]
FCOMIP ST,ST(1)
JBE $in_range
CALL $reduce_range
$in_range:
FSINCOS
FSTP QWORD PTR [cosine_x]
FSTP QWORD PTR [sine_x]
```

10

3DNow![™] and MMX[™] Optimizations

This chapter describes 3DNow! and MMX code optimization techniques for the AMD AthlonTM processor. Guidelines are listed in order of importance. 3DNow! porting guidelines can be found in the *3DNow!TM Instruction Porting Guide*, order# 22621.

Use 3DNow!™ Instructions



When single precision is required, perform floating-point computations using the 3DNow! instructions instead of x87 instructions. The SIMD nature of 3DNow! achieves twice the number of FLOPs that are achieved through x87 instructions. 3DNow! instructions provide for a flat register file instead of the stack-based approach of x87 instructions.

See the *3DNow!*TM *Technology Manual*, order# 21928 for information on instruction usage.

Use FEMMS Instruction

Though there is no penalty for switching between x87 FPU and 3DNow!/MMX instructions in the AMD Athlon processor, the FEMMS instruction should be used to ensure the same code also runs optimally on AMD-K6[®] family processors. The

FEMMS instruction is supported for backward compatibility with AMD-K6 family processors, and is aliased to the EMMS instruction.

3DNow! and MMX instructions are designed to be used concurrently with no switching issues. Likewise, enhanced 3DNow! instructions can be used simultaneously with MMX instructions. However, x87 and 3DNow! instructions share the same architectural registers so there is no easy way to use them concurrently without cleaning up the register file in between using FEMMS/EMMS.

Use 3DNow![™] Instructions for Fast Division

3DNow! instructions can be used to compute a very fast, highly accurate reciprocal or quotient.

Optimized 14-Bit Precision Divide

This divide operation executes with a total latency of seven cycles, assuming that the program hides the latency of the first MOVD/MOVQ instructions within preceding code.

Example 1:

MOVD	MMO,	[MEM]	;	0	W	
PFRCP	MMO,	MMO	;	1/W	1/W	(approximate)
MOVQ	MM2,	[MEM]	;	Υİ	Х	
PFMUL	MM2,	MMO	;	Y/W	X / W	

Optimized Full 24-Bit Precision Divide

This divide operation executes with a total latency of 15 cycles, assuming that the program hides the latency of the first MOVD/MOVQ instructions within preceding code.

Example 2:

MOVD	MMO,	[W]	;	0	W	
PFRCP	MM1,	MMO	;	1/W	1/W	(approximate)
PUNPCKLDQ	MMO,	MMO	•	W	W	(MMX instr.)
PFRCPIT1	MMO,	MM1	•	1/W	1/W	(refine)
MOVQ	MM2,	[X_Y]	•	Υİ	Х	
PFRCPIT2	MMO,	MM1	•	1/W	1/W	(final)
PFMUL	MM2,	MMO	:	Y/W	X / W	

Pipelined Pair of 24-Bit Precision Divides

This divide operation executes with a total latency of 21 cycles, assuming that the program hides the latency of the first MOVD/MOVQ instructions within preceding code.

Example 3:

-			
MOVQ	MMO, [DIVISORS]	; y x	
PFRCP	MM1, MMO	; 1/x 1/x	(approximate)
MOVQ	MM2, MMO	; y x	
PUNPCKHDQ	MMO, MMO	; y y	
PFRCP	MMO, MMO	; 1/y 1/y	(approximate)
PUNPCKLDQ	MM1, MMO	; 1/y 1/x	(approximate)
MOVQ	MMO, [DIVIDENDS]	; Z W	
PFRCPIT1	MM2, MM1	; 1/y 1/x	(intermediate)
PFRCPIT2	MM2, MM1	; 1/y 1/x	(final)
PFMUL	MMO, MM2	; z/y w/x	

AMD Athlon™ Processor x86 Code Optimization

Newton-Raphson Reciprocal

Consider the quotient $q = {a/b}$. An (on-chip) ROM-based table lookup can be used to quickly produce a 14-to-15-bit precision approximation of ${1/b}$ using just one 3-cycle latency PFRCP instruction. A full 24-bit precision reciprocal can then be quickly computed from this approximation using a Newton Raphson algorithm.

The general Newton-Raphson recurrence for the reciprocal is as follows:

 $Z_{i+1} = Z_i \bullet (2 - b \bullet Z_i)$

Given that the initial approximation is accurate to at least 14 bits, and that a full IEEE single-precision mantissa contains 24 bits, just one Newton-Raphson iteration is required. The following sequence shows the 3DNow! instructions that produce the initial reciprocal approximation, compute the full precision reciprocal from the approximation, and finally, complete the desired divide of a/b.

The 24-bit final reciprocal value is X_2 . In the AMD Athlon processor 3DNow! technology implementation the operand X_2 contains the correct round-to-nearest single precision reciprocal for approximately 99% of all arguments.

Use 3DNow![™] Instructions for Fast Square Root and Reciprocal Square Root

3DNow! instructions can be used to compute a very fast, highly accurate square root and reciprocal square root.

Optimized 15-Bit Precision Square Root

This square root operation can be executed in only seven cycles, assuming a program hides the latency of the first MOVD instruction within previous code. The reciprocal square root operation requires four less cycles than the square root operation.

Example 1:

MOVD	MMO,	[MEM]	; (a	
PFRSQRT	MM1,	MMO	;1/sqrt(a)	ĺ	1/sqrt(a)	(approximate)
PUNPCKLDQ	MMO,	MMO	; ā	ĺ	a	(MMX instr.)
PFMUL	MMO,	MM1	; sqrt(a)	ĺ	sqrt(a)	

Optimized 24-Bit Precision Square Root

This square root operation can be executed in only 19 cycles, assuming a program hides the latency of the first MOVD instruction within previous code. The reciprocal square root operation requires four less cycles than the square root operation.

Example 2:

MOVDMM0, [MEPFRSQRTMM1, MM0MOVQMM2, MM1PFMULMM1, MM1PUNPCKLDQMM0, MM0PFRSQIT1MM1, MM0PFRCPIT2MM1, MM2PFMULMM0, MM1	; 1/sqrt(a) 1/sqrt(a) ; X_0 = 1/(sqrt a) ; X_0 * X_0 X_0 * X_0 ; a a ; (intermediate)	(step 1) (MMX instr) (step 2)
--	---	-------------------------------------

Newton-Raphson Reciprocal Square Root

The general Newton-Raphson reciprocal square root recurrence is:

 $Z_{i+1} = 1/2 \cdot Z_i \cdot (3 - b \cdot Z_i^2)$

To reduce the number of iterations, the initial approximation is read from a table. The 3DNow! reciprocal square root approximation is accurate to at least 15 bits. Accordingly, to obtain a single-precision 24-bit reciprocal square root of an input operand b, one Newton-Raphson iteration is required, using the following sequence of 3DNow! instructions:

The 24-bit final reciprocal square root value is X_3 . In the AMD Athlon processor 3DNow! implementation, the estimate contains the correct round-to-nearest value for approximately 87% of all arguments. The remaining arguments differ from the correct round-to-nearest value by one unit-in-the-last-place. The square root (X_4) is formed in the last step by multiplying by the input operand b.

Use MMX[™] PMADDWD Instruction to Perform Two 32-Bit Multiplies in Parallel

The MMX PMADDWD instruction can be used to perform two signed $16x16 \rightarrow 32$ bit multiplies in parallel, with much higher performance than can be achieved using the IMUL instruction. The PMADDWD instruction is designed to perform four $16x16 \rightarrow 32$ bit signed multiplies and accumulate the results pairwise. By making one of the results in a pair a zero, there are now just two multiplies. The following example shows how to multiply 16-bit signed numbers a, b, c, d into signed 32-bit products a*c and b*d:

Example 1:

PXOR	MM2,	MM2	;		0	0	
MOVD	MMO,	[ab]	;	0	0	b	a
MOVD	MM1,	[cd]	;	0	0	d	С
PUNPCKLWD	MMO,	MM2	;	0	bİ	0	a
PUNCPKLWD	MM1,	MM2	;	0	d	0	С
PMADDWD	MMO,	MM1	;	b*	ſd	a'	۲C

Use PMULHUW to Compute Upper Half of Unsigned Products

The PMULHUW is an MMX extension that computes the upper 16 bits of four unsigned 16x16->32 products. The previously available MMX PMULHW instruction can be used to compute the upper 16 bits of four signed 16x16->32 products. Note that PMULLW can be used to compute the lower 16 bits of four 16x16->32 bit products regardless of whether the multiplication is signed or unsigned.

Without PMULHUW, it is actually quite difficult to perform unsigned multiplies using MMX instructions. Example 2 shows how this can be accomplished if this is required in blended code that needs to run well on both the AMD Athlon processor and AMD-K6 family processors. A restriction of the replacement code is that all words of the multiplicand must be in range 0...0x7FFF, a condition that is frequently met. AMD Athlon™ Processor x86 Code Optimization

The replacement code uses the following algorithm. Let A be the unsigned multiplicand in range 0...0x7FFF, and let B be the unsigned multiplier in range 0...0xFFFF. The unsigned multiplication A*B can be accomplished as follows when only signed multiplication, denoted by @, is available.

If B is in range 0...0x7FFF, $A^*B = A @ B$. However, if B is in range 0x8000...0xFFFF, then B is interpreted as a signed operand with value B'=B-2^16. Thus A @ B = A*B - 2^16*A, or $A^*B = A @ B + 2^16*A$. Given that PMULLW computes the lower 16 bits of the result, only the upper 16 bits of the result, R = (A*B >> 16), needs to be found. Thus R = PMULHW(A,B) if B in 0...0x7FFFF, and R = A + PMULHW(A,B) if B in 0x8000...0xFFFF. This means that the next step is to conditionally add A to the output of PMULHW if bit 15 of B is set, i.e., if B is negative under a signed interpretation.

AMD AthIon™ Processor-Specific Code	<pre>Example 1: : IN: MMO = A3 A2 A1 A0 ; MM1 = B3 B2 B2 B1 ; OUT: MMO = A1*B1 A0*B0 ; MM2 = A3*B3 A2*B2</pre> Ai are unsigned words Unsigned DWORD results
	MOVQ MM2, MM0 ; Ai, i = {04} PMULLW MM0, MM1 ; (Ai*Bi)<15:0>, i = {04} PMULHUW MM1, MM2 ; (Ai*Bi)<31:16>, i = {04} MOVQ MM2, MM0 ; (Ai*Bi)<15:0>, i = {04} PUNPCKLWD MM0, MM1 ; (A1*B1)<31:0> (A0*B0)<31:0> PUNPCKHWD MM2, MM1 ; (A3*B3)<31:0> (A2*B2)<31:0>
AMD-K6 [®] and AMD AthIon™ Processor Blended Code	<pre>Example 2: ; IN: MM0 = A3 A2 A1 A0 ; MM1 = B3 B2 B2 B1 ; OUT: MM0 = A1*B1 A0*B0 ; MM2 = A3*B3 A2*B2</pre> Ai are unsigned words <= 0x7FFF Bi are unsigned words unsigned DWORD results unsigned DWORD results
	<pre>MOVQ MM2, MM0 ; Ai, i = {04} PMULLW MM0, MM1 ; (Ai*Bi)<15:0>, i = {04} MOVQ MM3, MM1 ; Bi, i = {04} PSRAW MM3, 15 ; Mi = Bi < 0 ? 0xffff : 0, i = {04} PAND MM3, MM2 ; Mi = Bi < 0 ? Ai : 0, i = {04} PMULHW MM1, MM2 ; (Ai@Bi)<31:16>, i = {04} PADDW MM1, MM3 ; (Ai*Bi)<31:16> = (Ai < 0) ? ; (Ai@Bi)<31:16>+Ai : (Ai@Bi)<31:16> MOVQ MM2, MM0 ; (Ai*Bi)<15:0>, i = {04} PUNPCKLWD MM0, MM1 ; (A1*B1)<31:0> (A0*B0)<31:0> PUNPCKHWD MM2, MM1 ; (A3*B3)<31:0> (A2*B2)<31:0></pre>

3DNow!™ and MMX[™] Intra-Operand Swapping

AMD Athlon™ Processor-Specific Code	<pre>If the swapping of MMX register halves is necessary, use the PSWAPD instruction, which is a new AMD Athlon 3DNow! DSP extension. Use this instruction only for AMD Athlon processor- specific code. "PSWAPD MMreg1, MMreg2" performs the following operation: temp = mmreg2 mmreg1[63:32] = temp[31:0] mmreg1[31:0] = temp[63:32]</pre>					
	See the <i>AMD Extensions to the 3DNow!™ and MMX™ Instruction</i> <i>Set Manual,</i> order# 22466 for more usage information.					
AMD-K6 [®] and AMD AthIon™ Processor Blended Code	Otherwise, for blended code, which needs to run well on AMD-K6 and AMD Athlon family processors, the following code is recommended:					
	Example 1 (Preferred,faster): ;MM1 = SWAP (MMO), MMO destroyed MOVQ MM1, MMO ;make a copy PUNPCKLDQ MMO, MMO ;duplicate lower half PUNPCKHDQ MM1, MMO ;combine lower halves					
	Example 2 (Preferred, fast):					
	;MM1 = SWAP (MMO), MMO preserved MOVQ MM1, MMO ;make a copy PUNPCKHDQ MM1, MM1 ;duplicate upper half PUNPCKLDQ MM1, MMO ;combine upper halves					
	Both examples accomplish the swapping, but the first example should be used if the original contents of the register do not need to be preserved. The first example is faster due to the fact that the MOVQ and PUNPCKLDQ instructions can execute in					

on one another and take longer to execute.

parallel. The instructions in the second example are dependent

Fast Conversion of Signed Words to Floating-Point

In many applications there is a need to quickly convert data consisting of packed 16-bit signed integers into floating-point numbers. The following two examples show how this can be accomplished efficiently on AMD processors.

The first example shows how to do the conversion on a processor that supports AMD's 3DNow! extensions, such as the AMD Athlon processor. It demonstrates the increased efficiency from using the PI2FW instruction. Use of this instruction should only be for AMD Athlon processor specific code. See the AMD Extensions to the 3DNow!TM and MMXTM Instruction Set Manual, order# 22466 for more information on this instruction.

The second example demonstrates how to accomplish the same task in blended code that achieves good performance on the AMD Athlon processor as well as on the AMD-K6 family processors that support 3DNow! technology.

Example 1 (AMD Athlon processor specific code using 3DNow! DSP extension):

MOVD	MMO, [packed_signed_wc	ord] ; 0 0	b a
PUNPCKLWD	MMO, MMO	; b b	a a
PI2FW	MMO, MMO	;xb=float(b)	xa=float(a)
MOVQ	[packed_float], MMO	; store xb	ха

Example 2 (AMD-K6 and AMD Athlon processor blended code):

MOVD	MM1,	[packed_signe	d_word]	; 0 0	ba
PXOR	MMO,	MMO	;	0 0	0 0
PUNPCKLWD	MMO,	MM1	;	b 0	a 0
PSRAD	MMO,	16		xtend: b	
PI2FD	MMO,	MMO	; xb=	float(b)	xa=float(a)
MOVQ	[pac	ked_float], MM	0;	store xb	xa

Width of Memory Access Differs Between PUNPCKL* and **PUNPCKH***

Note that the width of the memory access performed by the load-execute forms of PUNPCKLBW, PUNPCKLWD, and PUNPCKLDQ is 32 bits (a DWORD), while the width of the memory access of the load-execute forms of PUNPCKHBW, PUNPCKHWD, and PUNPCKHDQ is 64 bits (a QWORD).

This means that the alignment requirements for memory operands of PUNPCKL* instructions (DWORD alignment) are less strict than the alignment requirements for memory operands of PUNPCKH* instructions (QWORD alignment). Code can take advantage of this in order to reduce the number of misaligned loads in a program. A second advantage of using PUNPCKL* instead of PUNPCKH* is that it helps avoid size mismatches during load-to-store forwarding. Store data from either a DWORD store or the lower DWORD of a QWORD store can be bypassed inside the load/store buffer to PUNPCKL*, but only store data from a QWORD store can be bypassed to PUNPCKH*.

Example 1 (Avoid):

• •	•					
PUNPCKHDQ	[foo], EAX [foo+4], EDX MMO, [foo-4] MMO, [foo]	;	b a		<junk> // a //</junk>	<pre>// DWORD aligned store // DWORD aligned store // STLF size mismatch, potentially misaligned STLF size mismatch, potentially misaligned</pre>
Example 1 (Preferred):						
MOV MOV MOVD	[foo], EAX [foo+4], EDX MMO, [foo]	;	~		//	DWORD aligned store DWORD aligned store DWORD aligned load,
PUNPCKLDQ	MM0, [foo+4]		b		// a //	STLF size match DWORD aligned load,

// STLE size match

Use MMX[™] PXOR to Negate 3DNow![™] Data

For both the AMD Athlon and AMD-K6 processors, it is recommended that code use the MMX PXOR instruction to change the sign bit of 3DNow! operations instead of the 3DNow! PFMUL instruction. On the AMD Athlon processor, using PXOR allows for more parallelism, as it can execute in either the FADD or FMUL pipes. PXOR has an execution latency of two, but because it is an MMX instruction, there is an initial one cycle bypassing penalty, and another one cycle penalty if the result goes to a 3DNow! operation. The PFMUL execution latency is four, therefore, in the worst case, the PXOR and PMUL instructions are the same in terms of latency. On the AMD-K6 processor, there is only a one cycle latency for PXOR, versus a two cycle latency for the 3DNow! PFMUL instruction.

Use the following code to negate 3DNow! data:

msgn	DQ 80000008000000h			
PXOR	MMO, [msgn]	;toggle	sign	bit

Use MMX[™] PCMP Instead of 3DNow![™] PFCMP

	Use the MMX PCMP instruction instead of the 3DNow! PFCMP instruction. On the AMD Athlon processor, the PCMP has a latency of two cycles while the PFCMP has a latency of four cycles. In addition to the shorter latency, PCMP can be issued to either the FADD or the FMUL pipe, while PFCMP is restricted to the FADD pipe.
	<i>Note:</i> The PFCMP instruction has a 'GE' (greater or equal) version (PFCMPGE) that is missing from PCMP.
Both Numbers Positive	If both arguments are positive, PCMP always works.
One Negative, One Positive	If one number is negative and the other is positive, PCMP still works, except when one number is a positive zero and the other is a negative zero.
Both NumbersBe careful when performing integer comparison using INegativeon two negative 3DNow! numbers. The result is the ir the PFCMPGT floating-point comparison. For example	
	-2 = 84000000 -4 = 84800000
	PCMPGT gives $84800000 > 84000000$, but $-4 < -2$. To address this issue, simply reverse the comparison by swapping the source operands.

Use MMX[™] Instructions for Block Copies and Block Fills

For moving or filling small blocks of data of less than 512 bytes between cacheable memory areas, the REP MOVS and REP STOS families of instructions deliver good performance and are straightforward to use. For moving and filling larger blocks of data, or to move/fill blocks of data where the destination is in non-cacheable space, it is recommended to make use of MMX instructions and extended MMX instructions. The following examples demonstrate how to copy any number of DWORDs between a DWORD aligned source and a DWORD aligned destination, and how to fill any number of DWORDs at a DWORD aligned destination.

AMD-K6[®] and AMD Athlon™ Processor Blended Code

The following example code is written for the inline assembler of Microsoft Visual C, and uses instruction macros defined in the file AMD3DX.H from the AMD Athlon Processor SDK. It is suitable for moving/filling a DWORD aligned block of data in the following situations:

- Blended code, i.e., code that needs to perform well on both the AMD Athlon processor and AMD-K6 family processors, operating on a data block of more than 512 bytes
- AMD Athlon processor-specific code where the destination is in cacheable memory, the data block is smaller than 8 Kbytes, and immediate data re-use of the data at the destination is expected
- AMD-K6 processor-specific code where the destination is in non-cacheable memory and the data block is larger than 64 bytes.

Example 1:

```
#include "amd3dx.h"
// block copy: copy a number of DWORDs from DWORD aligned source
// to DWORD aligned destination using cacheable stores.
asm {
    MOV
              ESI, [src ptr]
                                ;pointer to src, DWORD aligned
                                ;pointer to dst, DWORD aligned
    MOV
              EDI, [dst_ptr]
    MOV
              ECX, [blk_size]
                                ;number of DWORDs to copy
    PREFETCH
              (ESI)
                                ;prefetch first src cache line
    СМР
              ECX. 1
                                ; less than one DWORD to copy ?
    JB
              $copydone2_cc
                                ; yes, must be no DWORDs to copy, done
    TEST
              EDI, 7
                                ;dst QWORD aligned?
              $dstqaligned2_cc ;yes
    JΖ
    MOVD
              MMO, [ESI]
                                ;read one DWORD from src
    MOVD
              [EDI], MMO
                                :store one DWORD to dst
    ADD
              ESI, 4
                                :src++
    ADD
              EDI, 4
                                ;dst++
    DEC
              ECX
                                ;number of DWORDs to copy
 $dstgaligned2_cc:
    MOV
              EBX. ECX
                                :number of DWORDs to copy
    SHR
              ECX, 4
                                ;number of cache lines to copy
                               ;no whole cache lines to copy, maybe QWORDs
    J7
              $copyqwords2_cc
    prefetchm (ESI,64)
                                :prefetch src cache line one ahead
    prefetchmlong (ESI,128)
                                ;prefetch src cache line two ahead
    ALIGN
              16
                                ;align loop for optimal performance
 $cloop2_cc:
    prefetchmlong (ESI, 192)
                                :prefetch cache line three ahead
    MOVO
              MMO, [ESI]
                                :load first QWORD in cache line from src
    ADD
              EDI, 64
                                :src++
    MOVQ
              MM1, [ESI+8]
                                :load second QWORD in cache line from src
              ESI, 64
                                :dst++
    ADD
                                ;load third QWORD in cache line from src
    MOVQ
              MM2. [ESI-48]
                                :store first DWORD in cache line to dst
    MOVQ
              [EDI-64], MMO
    MOVQ
              MMO, [ESI-40]
                                ;load fourth QWORD in cache line from src
    MOVQ
              [EDI-56], MM1
                                :store second DWORD in cache line to dst
    MOVQ
              MM1, [ESI-32]
                                ;load fifth QWORD in cache line from src
              [EDI-48], MM2
    MOVQ
                                :store third DWORD in cache line to dst
                                :load sixth QWORD in cache line from src
    MOVQ
              MM2. [ESI-24]
    MOVQ
              [EDI-40], MMO
                                :store fourth DWORD in cache line to dst
              MMO, [ESI-16]
                                ;load seventh QWORD in cache line from src
    MOVQ
    MOVQ
              [EDI-32], MM1
                                ;store fifth DWORD in cache line to dst
    MOVQ
              MM1. [ESI-8]
                                :load eight QWORD in cache line from src
    MOVQ
              [EDI-24], MM2
                                :store sixth DWORD in cache line to dst
    MOVQ
              [EDI-16], MMO
                                :store seventh DWORD in cache line to dst
    DEC
              ECX
                                :count - -
    MOVQ
              [EDI-8], MM1
                                ;store eighth DWORD in cache line to dst
    JNZ
              $cloop2_cc
                                ;until no more cache lines to copy
```

\$copygwords2 cc:

22007I-0-September 2000

MOV ECX, EBX ;number of DWORDs to copy EBX. OxE ;number of QWORDS left to copy * 2 AND \$copydword2 cc ;no QWORDs left, maybe DWORD left JZ ALIGN 16 ;align loop for optimal performance \$qloop2 cc: MOVO MMO, [ESI] :read OWORD from src MOVO [EDI], MMO :store OWORD to dst ADD ESI, 8 ;src++ EDI, 8 ADD :dst++ EBX, 2 SUB ;count - -JN7 \$qloop2 cc ;until no more QWORDs left to copy \$copydword2 cc: ECX, 1 TEST ;DWORD left to copy ? J7 \$copydone2 cc ;nope, we're done MOVD MMO. [ESI] :read last DWORD from src MOVD [EDI], MMO :store last DWORD to dst \$copydone2 cc: FEMMS :clear MMX state } /* block fill: fill a number of DWORDs at DWORD aligned destination with DWORD initializer using cacheable stores */ ___asm { ;pointer to dst, DWORD aligned MOV EDI, [dst ptr] MOV ECX, [blk size] ;number of DWORDs to copy MMO, [fill_data] ; initialization data MOVD PUNPCKLDQ MMO, MMO ;extend fill data to QWORD CMP ECX. 1 :less than one DWORD to fill ? \$filldone2 fc ;yes, must be no DWORDs to fill, done JB ;dst QWORD aligned? TEST EDI, 7 JΖ \$dstqaligned2_fc ;yes MOVD FEDI7. MMO :store one DWORD to dst ADD EDI, 4 :dst++ DEC ECX ;number of DWORDs to fill \$dstgaligned2 fc: :number of DWORDs to fill MOV EBX, ECX SHR ECX. 4 :number of cache lines to fill \$fillqwords2_fc ;no whole cache lines to fill, maybe QWORDs JΖ ALIGN 16 ;align loop for optimal performance

\$cloop2_fc: ADD MOVQ MOVQ MOVQ MOVQ MOVQ MOVQ MOVQ DEC MOVQ JNZ	EDI, 64 [EDI-64], MMO [EDI-56], MMO [EDI-48], MMO [EDI-40], MMO [EDI-32], MMO [EDI-24], MMO [EDI-16], MMO ECX [EDI -8], MMO \$cloop2_fc	;dst++ ;store 1st DWORD in cache line to dst ;store 2nd DWORD in cache line to dst ;store 3rd DWORD in cache line to dst ;store 4th DWORD in cache line to dst ;store 5th DWORD in cache line to dst ;store 6th DWORD in cache line to dst ;store 7th DWORD in cache line to dst ;count ;store 8th DWORD in cache line to dst ;until no more cache lines to copy
\$fillqwords2 MOV AND JZ	2_fc: ECX, EBX EBX, OxE \$filldword2_fc	;number of DWORDs to fill ;number of QWORDS left to fill * 2 ;no QWORDs left, maybe DWORD left
ALIGN	16	;align loop for optimal performance
	[EDI], MMO EDI, 8 EBX, 2 \$qloop2_fc	;store QWORD to dst ;dst++ ;count ;until no more QWORDs left to copy
	_fc: ECX, 1 \$filldone2_fc [EDI], MMO	;DWORD left to fill ? ;nope, we're done ;store last DWORD to dst
\$filldone2_ ⁻ FEMMS }	fc:	;clear MMX state

AMD Athlon™ Processor-Specific Code

The following example code is written for the inline assembler of Microsoft Visual C, and uses instruction macros defined in the file AMD3DX.H from the AMD Athlon Processor SDK. It is suitable for moving/filling a DWORD aligned block of data in the following situations:

- AMD Athlon processor specific code where the destination is in non-cacheable memory space
- AMD Athlon processor specific code where the destination is in cacheable memory, but the data block is larger than 8 Kbytes, or immediate data re-use of the data at the destination is not expected

Example 2:

#include "amd3dx.h" // block copy: copy a number of DWORDs from DWORD aligned source // to DWORD aligned destination using streaming stores. asm { :pointer to src. DWORD aligned MOV ESI, [src ptr] MOV EDI, [dst_ptr] ;pointer to dst, DWORD aligned MOV ECX, [blk_size] ;number of DWORDs to copy (ESI) ;prefetch first src cache line PREFETCH PCMPEQD mm4, mm4 ;Oxfffffff | Oxfffffff mm4, 32 ;0 | Oxffffffff (mask to write DWORD with MASKMOVQ) PSRLO СМР ECX, 1 ; less than one DWORD to copy ? JB \$copydone2 cnc ;yes, must be no DWORDs to copy, done TEST EDI, 7 ;dst QWORD aligned? JΖ \$dstgaligned2 cnc;yes MOVD MMO, [ESI] ;read one DWORD from src MASKMOVO (MMO. mm4) ;streaming store one DWORD to dst ESI, 4 ADD ;src++ ADD EDI, 4 :dst++ DEC ECX ;number of DWORDs to copy \$dstgaligned2_cnc: MOV ;number of DWORDs to copy EBX, ECX SHR ECX, 4 ;number of cache lines to copy \$copygwords2_cnc ;no whole cache lines to copy, maybe QWORDs JΖ prefetchm (ESI.64) ;prefetch src cache line one ahead prefetchmlong (ESI,128) ;prefetch src cache line two ahead 16 ;align loop for optimal performance ALIGN \$cloop2 cnc: prefetchmlong (ESI, 192) ;prefetch cache line three ahead MOVQ MMO, [ESI] ;load 1st QWORD in cache line from src EDI, 64 ADD :src++ MM1. [ESI+8] MOVQ :load 2nd QWORD in cache line from src ADD ESI, 64 :dst++ MM2, [ESI-48] :load 3rd QWORD in cache line from src MOVQ MOVNTQM (EDI, MMO, -64) ;streaming store 1st DWORD in cache line to dst MOVQ MMO, [ESI-40] ;load 4th QWORD in cache line from src (EDI, MM1, -56) :streaming store 2nd DWORD in cache line to dst MOVNTQM MM1, [ESI-32] MOVQ ;load 5th QWORD in cache line from src (EDI, MM2, -48) ;streaming store 3rd DWORD in cache line to dst MOVNTQM MOVQ MM2, [ESI-24] ;load 6th QWORD in cache line from src (EDI, MMO, -40) ;streaming store 4th DWORD in cache line to dst MOVNTQM MMO, [ESI-16] ;load 7th QWORD in cache line from src MOVQ MOVNTQM (EDI, MM1, -32) :streaming store 5th DWORD in cache line to dst MOVQ MM1, [ESI-8] ;load 8th QWORD in cache line from src (EDI, MM2, -24) MOVNTQM ;streaming store 6th DWORD in cache line to dst (EDI, MMO, -16) ;streaming store 7th DWORD in cache line to dst MOVNTQM ECX DEC :count--(EDI, MM1, -8) MOVNTQM ;streaming store 8th DWORD in cache line to dst \$cloop2_cnc ;until no more cache lines to copy JNZ

22007I-0-September 2000

AMD Athlon™ Processor x86 Code Optimization

\$copygwords2 cnc: MOV ECX. EBX ;number of DWORDs to copy EBX. OxE ;number of QWORDS left to copy * 2 AND \$copydword2 cnc :no QWORDs left, maybe DWORD left JZ ALIGN 16 ;align loop for optimal performance \$gloop2 cnc: MOVO MMO, [ESI] :read OWORD from src MOVNTO :streaming store OWORD to dst (EDI. MMO) ADD ESI, 8 ;src++ ADD EDI, 8 :dst++ EBX, 2 SUB ;count--JN7 \$gloop2 cnc ;until no more QWORDs left to copy \$copydword2 cnc: ECX, 1 ;DWORD left to copy ? TEST J7 \$copydone2 cnc ;no, we're done MOVD MMO. FESI] :read last DWORD from src MASKMOVQ (MMO, mm4) ;streaming store last DWORD to dst \$copydone2 cnc: SFENCE ;flush WC buffers used by streaming stores FEMMS :clear MMX state } /* block fill: fill a number of DWORDs at DWORD aligned destination with DWORD initializer using streaming stores. */ ___asm { MOV EDI, [dst_ptr] ;pointer to dst, DWORD aligned ECX, [blk_size] ;number of DWORDs to copy MOV MMO, [fill data] ; initialization data MOVD PUNPCKLDO MMO. MMO :extend fill data to OWORD PCMPEOD MM1, MM1 ;Oxffffffff | Oxffffffff PSRLO MM1, 32 ;0 | Oxffffffff (mask to write DWORD with MASKMOVQ) СМР ECX, 1 ; less than one DWORD to fill ? JΒ \$filldone2 fnc ;yes, must be no DWORDs to fill, done TEST EDI. 7 :dst OWORD aligned? J7 \$dstgaligned2 fnc;yes (MMO, MM1) MASKMOVQ :streaming store one DWORD to dst ADD EDI, 4 :dst++ DEC ECX :number of DWORDs to fill \$dstqaligned2_fnc: :number of DWORDs to fill MOV EBX, ECX ;number of cache lines to fill SHR ECX. 4 \$fillqwords2_fnc ;no whole cache lines to fill, maybe QWORDs JΖ ;align loop for optimal performance ALIGN 16

\$cloop2 fnc: EDI, 64 ADD :dst++ (EDI, MM0, -64) MOVNTQM ;streaming store 1st DWORD in cache line to dst ;streaming store 2nd DWORD in cache line to dst MOVNTQM (EDI, MMO, -56) MOVNTOM (EDI, MMO, -48) ;streaming store 3rd DWORD in cache line to dst (EDI, MMO, -40) ;streaming store 4th DWORD in cache line to dst MOVNTQM (EDI, MMO, -32) ;streaming store 5th DWORD in cache line to dst MOVNTQM (EDI, MMO, -24) ;streaming store 6th DWORD in cache line to dst MOVNTQM MOVNTOM (EDI, MMO, -16) ;streaming store 7th DWORD in cache line to dst DEC ECX :count--MOVNTQM (EDI, MMO, -8) ;streaming store 8th DWORD in cache line to dst JNZ \$cloop2 fnc ;until no more cache lines to copy \$fillgwords2 fnc: ECX, EBX ;number of DWORDs to fill MOV AND EBX. OxE ;number of QWORDS left to fill * 2 \$filldword2 fnc ;no QWORDs left, maybe DWORD left JΖ ALIGN 16 ;align loop for optimal performance \$gloop2 fnc: (EDI, MMO) MOVNTQ ;streaming store QWORD to dst ADD EDI, 8 :dst++ EBX. 2 SUB :count--JNZ \$gloop2 fnc ;until no more QWORDs left to copy \$filldword2 fnc: ECX, 1 TEST ;DWORD left to fill ? J7 \$filldone2 fnc ;nope, we're done MASKMOVQ (MMO, MM1) ;streaming store last DWORD to dst \$filldone2 fnc: SFENCE ;flush WC buffers used by streaming stores FEMMS :clear MMX state }

Efficient 64-Bit Population Count Using MMX[™] Instructions

Population count is an operation that determines the number of set bits in a bit string. For example, this can be used to determine the cardinality of a set. The following example code shows how to efficiently implement a population count function for 64-bit operands. The example is written for the inline assembler of Microsoft Visual C.

Function popcount64() is based on an O(log(n)) algorithm that successively groups the bits into groups of 2, 4, and 8 bits, while maintaining a count of the set bits in each group. This phase of the algorithm is described in detail in steps 1 through 3 of the section "Efficient Implementation of Population Count Function" on page 128.

In the final phase of popcount64(), the intermediate results from all eight 8-bit groups are summed using the PSADBW instruction. PSADBW is an extended MMX instruction that sums the absolute values of byte-wise differences between two MMX registers. In order to sum the eight bytes in an MMX register, the second source operand is set to zero. Thus the absolute difference for each byte equals the value of that byte in the first source operand.

Example:

#include "amd3d.h" _declspec (naked) unsigned int ___stdcall popcount64 (unsigned int64 v) static const __int64 COF = 0x0F0F0F0F0F0F0F0F; ___asm { MOVD MMO, [ESP+4] ;v low PUNPCKLDQ MMO, [ESP+8] ;v MM1, MMO MOVO ; V MM0, 1 PSRLD ; $v \rightarrow 1$ MMO, [C55] ;(v >> 1) & 0x55555555 PAND PSUBD MM1, MMO ; w = v - ((v >> 1) &; 0x5555555) MMO, MM1 MOVQ ;W PSRLD MM1, 2 ; w >> 2MMO, [C33] PAND ;w & 0x33333333 PAND MM1, [C33] ;(w >> 2) & 0x33333333 AMD Athlon[™] Processor x86 Code Optimization

PADDD	MMO, MM1	;x = (w & 0x33333333) + : ((w >> 2) & 0x33333333)
MOVQ PSRLD PADDD	MM1, MMO MMO, 4 MMO, MM1	;x ;x >> 4 ;x + (x >> 4)
PAND	MMO, [COF]	;y = (x + (x >> 4) & : 0x0F0F0F0F)
PXOR PSADBW MOVD	MM1, MM1 (MM0, MM1) EAX, MM0	;0 ;sum across all 8 bytes ;result in EAX per calling : convention
FEMMS RET	8	;clear MMX state ;pop 8-byte argument off ; stack and return

Use MMX[™] PXOR to Clear All Bits in an MMX Register

To clear all the bits in an MMX register to zero, use:

PXOR MMreg, MMreg

Note that PXOR MMreg, MMreg is dependent on previous writes to MMreg. Therefore, using PXOR in the manner described can lengthen dependency chains, which in return may lead to reduced performance. An alternative in such cases is to use:

```
zero DD 0
```

}

MOVD MMreg, DWORD PTR [zero]

i.e., to load a zero from a statically initialized and properly aligned memory location. However, loading the data from memory runs the risk of cache misses. Cases where MOVD is superior to PXOR are therefore rare and PXOR should be used in general.

Use MMX[™] PCMPEQD to Set All Bits in an MMX Register

To set all the bits in an MMX register to one, use:

PCMPEQD MMreg, MMreg

Note that "PCMPEQD MMreg, MMreg" is dependent on previous writes to MMreg. Therefore, using PCMPEQD in the manner described can lengthen dependency chains, which in turn may lead to reduced performance. An alternative in such cases is to use:

ones DQ OFFFFFFFFFFFFFFF

MOVQ MMreg, QWORD PTR [ones]

Use MMX[™] PAND to Find Floating-Point Absolute Value in 3DNow![™] Code

Use the following to compute the absolute value of 3DNow! floating-point operands:

mabs	DQ 7FFFFFFFFFFFFFFh				
PAND	MMO, [mabs]	;mask	out	sign	bit

Integer Absolute Value Computation Using MMX™ Instructions

The following examples show how to efficiently compute the absolute value of packed signed WORDs and packed signed DWORDs using MMX instructions. The algorithm works by checking the sign bit of the operand and constructing a mask from it. The mask is then used to conditionally compute first the one's complement and then the two's complement of the operand in case the operand is negative, and leave the operand unchanged if the operand is positive or zero.

Note that the smallest negative number is mapped to itself by this code, but this also happens for calls to the C library function labs() and thus is perfectly acceptable.

Example 1 (packed WORDs):

```
; IN: MMO = x
; OUT: MMO = abs(x)
MOVQ MM1, MMO ;x
PSRAW MM1, 15 ;x < 0 ? Oxffff : 0
PXOR MMO, MM1 ;x < 0 ? ~x : x
PSUBW MMO, MM1 ;x < 0 ? -x : x
```

Example 2 (packed DWORDs):

```
; IN: MMO = x
; OUT: MMO = abs(x)
MOVQ MM1, MMO ;x
PSRAD MM1, 31 ;x < 0 ? 0xfffffffff : 0
PXOR MM0, MM1 ;x < 0 ? ~x : x
PSUBD MM0, MM1 ;x < 0 ? -x : x
```

Optimized Matrix Multiplication

The multiplication of a 4x4 matrix with a 4x1 vector is commonly used in 3D graphics for geometry transformation. This routine serves to translate, scale, rotate, and apply perspective to 3D coordinates represented in homogeneous coordinates. The following code sample is a general 3D vertex transformation and 3DNow! optimized routine that completes in 18 cycles if aligned to a 32-byte cache line boundary and 22 cycles if aligned to a 16-byte, but not 32-byte boundary on the AMD-K6-2 and AMD-K6-III processors. The transformation takes 16 cycles on the AMD Athlon processor.

Matrix Multiplication Code Sample

```
/* Function XForm performs a fully generalized 3D transform on an array
   of vertices pointed to by "v" and stores the transformed vertices in
   the location pointed to by "res". Each vertex consists of four floats.
   The 4x4 transform matrix is pointed to by "m". The matrix elements are
   also floats. The argument "numverts" indicates how many vertices have
   to be transformed. The computation performed for each vertex is:
   res-x = v-x*m[0][0] + v-y*m[1][0] + v-z*m[2][0] + v-w*m[3][0]
   res->y = v->x*m[0][1] + v->y*m[1][1] + v->z*m[2][1] + v->w*m[3][1]
   res - z = v - x m[0][2] + v - y m[1][2] + v - z m[2][2] + v - wm[3][2]
   res->w = v->x*m[0][3] + v->y*m[1][3] + v->z*m[2][3] + v->w*m[3][3]
*/
#define MOO 0
#define MO1 4
#define MO2 8
#define MO3 12
#define M10 16
#define M11 20
#define M12 24
#define M13 28
#define M20 32
#define M21 36
#define M22 40
#define M23 44
#define M30 48
#define M31 52
#define M32 56
#define M33 60
void XForm (float *res, const float *v, const float *m, int numverts)
    _asm {
                  EDX, [V]
        MOV
                                          ;EDX = source vector ptr
        MOV
                  EAX, [M]
                                          ;EAX = matrix ptr
        MOV
                  EBX, [RES]
                                          ;EBX = destination vector ptr
        MOV
                  ECX, [NUMVERTS]
                                          :ECX = number of vertices to transform
        :3DNow! version of fully general 3D vertex tranformation.
        ;Optimal for AMD Athlon (completes in 16 cycles)
        FEMMS
                        :clear MMX state
        ALIGN
                  16
                        ; for optimal branch alignment
```

\$\$xform:

ADD	EBX,	16			;res++	
MOVQ			ΡTR	[EDX]	; v->y	v - >x
MOVQ				[EDX+8]	; v->w	
ADD	EDX,				:v++	
MOVQ	MM2,				; v->y	v - >x
MOVQ			ΡTR	[EAX+M00]	; m[0][1]	
PUNPCKLDQ						v - > x
MOVQ			ΡTR	[EAX+M10]	-	
PFMUL	MM3,				;v->x*m[0][1]	
PUNPCKHDQ	MM2,	MM2			; v->y	v ->y
PFMUL	MM4,	MM2			;v->y*m[1][1]	v->y*m[1][0]
MOVQ					; m[0][3]	
MOVQ	MM7,	QWORD P	PΤR	[EAX+M12]	; m[1][3]	m[1][2]
MOVQ	MM6,	MM1			; v->w	v - > z
PFMUL	MM5,	MMO			;v->x*m[0][3]	v0>x*m[0][2]
MOVQ			PΤR	[EAX+M20]	; m[2][1]	m[2][0]
PUNPCKLDQ	-				; v->z	
PFMUL	MM7,				;v->y*m[1][3]	
MOVQ				[EAX+M22]		
	MMO,				;v->z*m[2][1]	
PFADD	ММЗ,	MM4			;v->x*m[0][1]+v	-
					; v->x*m[0][0]+	
MOVQ		QWORD P	PIR	[EAX+M30]		
PFMUL	MM2,	MMI			;v->z*m[2][3]	
PFADD	MM5,	MM /			;v->x*m[0][3]+v	-
MOVO	14141				; v->x*m[0][2]+	-
MOVQ			ΊR	[EAX+M32]		
PUNPCKHDQ PFADD	-			NY Nytm	; V->W	v->w][1]+v->z*m[2][1]
PFADD	MM3,	MMU				1][0]+v->z*m[2][0]
PFMUL	мми	MM6			[3][1] v->w*m	
PFMUL		MM6			[3][3] v->w*m	
PFADD	MM5,				1][3]+v->z*m[2][3]
TTREE	1115,	11112			•	1][2]+v->z*m[2][2]
PFADD	MM3,	MM4			•	[1]+v->z*m[2][1]+
	, ,					m[0][0]+v->y*m[1][0]+
					n[2][0]+v->w*m[
MOVQ	ГЕВХ	-16], MM	13		res->y res->x	
PFADD	MM5,][3]+v->z*m[2][3]+
						m[0][2]+v->y*m[1][2]+
					n[2][2]+v->w*m[
MOVQ	[EBX	-8], MM5	-)	;store r	res->w res->z	
DEC	ECX			;numvert		
JNZ	\$\$XF(ORM		;until r	numverts == 0	
FEMMS				;clear N	1MX state	

}

}

Efficient 3D-Clipping Code Computation Using 3DNow!™ Instructions

Clipping is one of the major activities occurring in a 3D graphics pipeline. In many instances, this activity is split into two parts, which do not necessarily have to occur consecutively:

- Computation of the clip code for each vertex, where each bit of the clip code indicates whether the vertex is outside the frustum with regard to a specific clip plane.
- Examination of the clip code for a vertex and clipping if the clip code is non-zero.

The following example shows how to use 3DNow! instructions to efficiently implement a clip code computation for a frustum that is defined by:

- -w <= x <= w
- -w <= y <= w
- -w <= z <= w

3D-Clipping Code Sample

	DATA	
•	Dittit	

RIGHT	EQU	01h
LEFT	EQU	02h
ABOVE	EQU	04h
BELOW	EQU	08h
BEHIND	EQU	10h
BEFORE	EQU	20h

ALIGN 8

ABOVE_RIGHT	DD	RIGHT
	DD	ABOVE
BELOW_LEFT	DD	LEFT
	DD	BELOW
BEHIND_BEFORE	DD	BEFORE
	DD	BEHIND

.CODE

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

	lized comp	outation o	f 3D clip c	ode (ou	ıt code)	
;; ;; Regist ;; ;;	er usage:	IN	v	< <u>Z</u>		
, , , , , , , ,		OUT	MM2 clip	code (out code)	
· · · · · · · · · · · · · · · · · · ·		DESTROYS	MMO,MM1,MM	2,MM3,M	1M4	
PXOR MOVQ PUNPCKHDQ MOVQ PFSUBR PFSUBR PUNPCKLDQ PFCMPGT MOVQ PFCMPGT PFCMPGT MOVQ PAND MOVQ PAND PAND PAND POR POR MOVQ PUNPCKHDQ POR	MM3, MM6 MM2, MM5 MM3, MM0 MM2, MM0 MM3, MM0 MM4, MM1 MM0, QW0R MM3, MM1 MM1, QW0R MM4, MM0 MM0, QW0R MM4, MM0 MM0, QW0R MM3, MM1 MM2, MM4 MM2, MM4 MM2, MM3 MM1, MM2		OVE_RIGHT] HIND_BEFORE LOW_LEFT]]; y; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	O Z X W Z X -Z -X -Z y>w?FFFFFFFFO ABOVE Z>W?FFFFFFFFO BEHIND > W ? ABOVE:O BELOW > W ? BEHIND:O V ? W ? BELOW:O BELOW,ABOVE DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND DW,ABOVE,BEHIND	<pre>x>w?FFFFFFFF:0 RIGHT -z>w>FFFFFFFF:0 -x>w?FFFFFFFF:0 BEFORE x > w ? RIGHT:0 LEFT -z > w ? BEFORE:0 -x > w ? LEFT:0 LEFT,RIGHT LEFT,RIGHT,BEFORE LEFT,RIGHT,BEFORE BELOW,ABOVE,BEHIND = clip code</pre>

Efficiently Determining Similarity Between RGBA Pixels

The manipulation of 32-bit RGBA pixels commonly occurs in graphics imaging. Each of the components (red, blue, green, and Alpha-channel) occupies one byte of the 32-bit pixel. The order of the components within the pixel can vary between systems. This optimization guideline shows how to efficiently determine whether two RGBA pixels are similar (i.e., approximately equal) regardless of the actual component ordering. The example also demonstrates techniques of general utility:

- Computing absolute differences using unsigned saturating arithmetic
- Performing unsigned comparisons in MMX using unsigned saturating arithmetic
- Combining multiple conditions into one condition for branching

The pixels_similar() function determines whether two RGBA pixels are similar by computing the absolute difference between identical components of each pixel. If any absolute difference is greater than or equal to some cutoff value, TOL, the pixels are found to be dissimilar and the function returns 0. If all absolute differences for all components are less than TOL, the pixels are found to be similar and the function returns 1. The following algorithm is used in the MMX implementation.

Step 1: Absolute differences can be computed efficiently by taking advantage of unsigned saturation. Under unsigned saturation, if the difference between two entities is negative the result is zero. By performing subtraction on two operands in both directions, and ORing the results, the absolute difference is computed.

Example 1:

sub_unsigned_sat (i,k) = (i > k) ? i-k : 0
sub_unsigned_sat (k,i) = (i <= k) ? k-i : 0
(sub_unsigned_sat (i,k) |
sub_unsigned_sat (k,i)) = (i > k) ? i-k : k-i = abs(i-k)

In this case, the source operands are bytes, so the MMX instruction PSUBUSB is used to subtract with unsigned

saturation, then the results are merged using POR. Note that on the AMD Athlon processor, the above computation should not be used in algorithms that require the sum of absolute differences, such as motion vector computations during MPEG-2 encoding as an extended MMX instruction, PSADBW, specifically exists for that purpose. For the AMD-K6 processor family or for blended code, the above computation can be used as a building block in the computation of sums of absolute differences.

Step 2: The absolute difference of each component is in the range 0...255. In order to compare these against the cutoff value, do not use MMX compare instructions, as these implement signed comparisons, which would flag any input above 127 to be less than the (positive) cutoff value. Instead, we turn again to unsigned saturated arithmetic. In order to test whether a value is below a cutoff value TOL, (TOL-1) is subtracted using unsigned saturation. An input less than TOL results in an output of zero, an input equal to or greater than TOL results in a non-zero output. Since the operands are byte size, again use the PSUBUSB instruction.

Step 3: According to the similarity metric chosen, two pixels are similar if the absolute differences of all components are less than the cutoff value. In other words, the pixels are similar if all results of the previous step are zero. This can be tested easily by concatenating and if the concatenation is equal to zero, all absolute differences are below the cutoff value and the pixels are thus similar under the chosen metric. MMX instructions do not require explicit concatenation, instead, the four byte operands can simply be viewed as a DWORD operand and compared against zero using the PCMPEQD instruction.

Note that the implementation of unsigned comparison in step 2 does not produce "clean" masks of all 1s or all 0s like the MMX compare instructions since this is not needed in the example code. Where this is required, the output for an unsigned comparison may be created as follows:

Example 2:

a > b ? -1 : 0 ==> MMreg1, [a] MOVQ PSUBUS* MMreg1, [b] PCMPGT* MMreg1, [zero] $a \le b? -1 : 0 \implies$ MMreg1, [a] MOVQ MMreg1, [b] PSUBUS* PCMPEQ* MMreg1, [zero] a < b ? -1 : 0 ==>MMreg1, [b] MOVO PSUBUS* MMreg1, [a] PCMPGT* MMreg1, [zero]

Since MMX defines subtraction with unsigned saturation only for byte and WORD sized operands, the above code does not work for comparisons of unsigned DWORD operands.

Example 3:

```
#include <stdlib.h>
#include <stdio.h>
#define TOL 5
typedef struct {
   unsigned char r, g, b, a;
} PIXEL:
#ifdef C_VERSION
int _stdcall pixels_similar (PIXEL pixel1, PIXEL pixel2)
  return ((labs(((int)pixel1.r) - ((int)pixel2.r)) < TOL) &&</pre>
          (labs(((int)pixel1.g) - ((int)pixel2.g)) < TOL) &&</pre>
          (labs(((int)pixel1.b) - ((int)pixel2.b)) < TOL) &&</pre>
          (labs(((int)pixel1.a) - ((int)pixel2.a)) < TOL)) ? 1 : 0;</pre>
#else /* !C VERSION */
static unsigned int tolerance = \{((TOL-1) \le 24) \mid ((TOL-1) \le 16)\}
                                   ((TOL-1) << 8) | ((TOL-1) << 0) };
 _declspec (naked) int _stdcall pixels_similar (PIXEL pixel1, PIXEL pixel2)
   _asm {
MOVD
        MMO, [ESP+8]
                         ;a1 ... r1
MOVD
        MM1, [ESP+4]
                         ;a2 ... r2
MOVQ
        MM2, MM0
                         :al ... r1
PSUBUSB MMO, MM1
                         ;a1>a2?a1-a2:0 ... r1>r2?r1-r2:0
                         ;a1<=a2?a2-a1:0 ... r1<=r2?0:r2-r1:0
PSUBUSB MM1, MM2
MOVD
        MM2, [tolerance]; TOL-1 TOL-1 TOL-1 TOL-1
POR
        MMO, MM1
                         ;da=labs(a1-a2) ... dr=labs(r1-r2)
```

PSUBUSB	MMO,	MM2	;da <tol?0:da-tol+1 dr<tol?0:dr-tol+1<="" th=""></tol?0:da-tol+1>
PXOR	MM2,	MM2	;0
PCMPEQD	MMO,	MM2	;(da <tol&&db<tol&&dg<tol&&dr<tol)?0xffffffff:0< td=""></tol&&db<tol&&dg<tol&&dr<tol)?0xffffffff:0<>
MOVD	EAX,	MMO	;move to EAX because of calling conventions
EMMS			;clear MMX state
AND	EAX,	1	;(da <tol&&db<tol&&dg<tol&&dr<tol) 0<="" 1="" :="" ?="" td=""></tol&&db<tol&&dg<tol&&dr<tol)>
RET	8		;pop two DWORD arguments and return
}			
}			
#endif /	/* C_	VERSION */	

Use 3DNow!™ PAVGUSB for MPEG-2 Motion Compensation

Use the 3DNow! PAVGUSB instruction for MPEG-2 motion compensation. The PAVGUSB instruction produces the rounded averages of the eight unsigned 8-bit integer values in the source operand (an MMX register or a 64-bit memory location) and the eight corresponding unsigned 8-bit integer values in the destination operand (an MMX register). The PAVGUSB instruction is extremely useful in DVD (MPEG-2) decoding where motion compensation performs a lot of byte averaging between and within macroblocks. The PAVGUSB instruction helps speed up these operations. In addition, PAVGUSB can free up some registers and make unrolling the averaging loops possible.

The following code fragment uses original MMX code to perform averaging between the source macroblock and destination macroblock:

Example 1 (Avoid):

MO V MO V MO V MO V MO V Q MO V Q MO V	EDI, EDX, EBX, MM7,	DWORD DWORD DWORD QWORD QWORD	PTR PTR PTR PTR	Src_MB Dst_MB SrcStride DstStride [ConstFEFE] [Const0101]
L1: MOVQ MOVQ MOVQ PAND PAND	- /	MM1 MM6		;MMO=QWORD1 ;MM1=QWORD3

PAND PAND POR PSRLQ PSRLQ PAND	MMO, MM7;MM0 = QWORD1 & OxfefefefeMM1, MM7;MM1 = QWORD3 & OxfefefefeMM2, MM3;calculate adjustmentMM0, 1;MM0 = (QWORD1 & Oxfefefefe)/2MM1, 1;MM1 = (QWORD3 & Oxfefefefe)/2MM2, MM6;MM1
PADDB	MMO, MM1 ;MMO = QWORD1/2 + QWORD3/2 w/o adjustment
PADDB	MMO, MM2 ;add lsb adjustment
MOVQ	[EDI], MMO
MOVQ	MM4, [ESI+8] ;MM4=QWORD2
MOVQ	MM5, [EDI+8] ;MM5=QWORD4
MOVQ	MM2, MM4
MOVQ	MM3, MM5
PAND	MM2, MM6
PAND	MM3, MM6
PAND	MM4, MM7 ;MM0 = QWORD2 & Oxfefefe
PAND	MM5, MM7 ;MM1 = QWORD4 & Oxfefefe
POR	MM2, MM3 ;calculate adjustment
PSRLQ	MM4, 1 ; MM0 = (QWORD2 & Oxfefefefe)/2
PSRLQ PAND	MM5, 1 ;MM1 = (QWORD4 & Oxfefefefe)/2 MM2, MM6
PAND PADDB	MM4, MM5 ;MM0 = QWORD2/2 + QWORD4/2 w/o adjustment
PADDB	MM4, MM2 ; add lsb adjustment
MOVQ	[EDI+8], MM4
novq	
ADD ADD LOOP	ESI, EDX EDI, EBX L1

The following code fragment uses the 3DNow! PAVGUSB instruction to perform averaging between the source macroblock and destination macroblock:

Example 1 (Preferred):

MO V MO V MO V MO V MO V	EAX, DWORD PTR EDI, DWORD PTR EDX, DWORD PTR EBX, DWORD PTR ECX, 16	Dst_MB SrcStride
L1: MOVQ PAVGUSB PAVGUSB ADD MOVQ ADD LOOP	MMO, [EAX] MM1, [EAX+8] MM0, [EDI] MM1, [EDI+8] EAX, EDX [EDI], MM0 [EDI+8], MM1 EDI, EBX L1	, , , , , , , , , , , , , , , , , , , ,

Efficient Implementation of floor() Using 3DNow!™ Instructions

The function floor() returns the greatest integer less than or equal to a given floating-point argument x. The integer result is returned as a floating-point number. In other words, floor() implements a floating-point-to-integer conversion that rounds towards negative infinity and then converts the result back to a floating-point number.

The 3DNow! instruction set supports only one type of floatingpoint to integer conversion, namely truncation, i.e., a conversion that rounds toward zero. For arguments greater than or equal to zero, rounding towards zero and rounding towards negative infinity returns identical results. For negative arguments, rounding towards negative infinity produces results that are smaller by 1 than results from rounding towards zero, unless the input is an integer.

The following code efficiently computes floor() based on the definition that floor(x) <= x. It uses PF2ID and PI2FD to compute float(trunc(x)). If the result is greater than x, it conditionally decrements the result by 1, thus computing floor(x). This computation transfers the input into the integer domain during the intermediate computation, which leads to incorrect results due to integer overflow with saturation if $abs(x) > 2^31$. This issue is addressed by observing that for single-precision numbers with absolute value > 2^24, the number contains only integer bits, and therefore floor(x) = x. The computation below, therefore, returns x for x > 2^24.

Example:

```
MABS
        DQ 7FFFFFFFFFFFFFF
TTTF
        D0 4B8000004B800000h
;; IN: mmO = x
;; OUT: mmO = floor(x)
        MM3, [MABS] ;mask for absolute value
MOVO
PF2ID
        MM1, MMO
                    ;trunc(x)
MOVO
        MM4, [TTTF] ;2^24
PAND
        MM3, MMO
                 ;abs(x)
PI2FD
        MM2, MM1
                    ;float(trunc(x))
PCMPGTD MM3, MM4
                    ;abs(x) > 2^24 : 0xffffffff : 0
```

MOVQ MM4, MMO ;X ;float(trunc(x)) > x ? 0xffffffff : 0 PFCMPGT MM2, MM4 ;abs(x) > 2^24 ? x : 0 PAND MMO, MM3 MM1, MM2 ;float(trunc(x)) > x ? trunc(x)-1 : trunc(x) PADDD PI2FD MM4, MM1 ;floor(x) PANDN MM3, MM4 $;abs(x) > 2^24 ? 0 : floor(x)$ POR MMO, MM3 $;abs(x) > 2^{24} ? x : floor(x)$

Stream of Packed Unsigned Bytes

The following code is an example of how to process a stream of packed unsigned bytes (like RGBA information) with faster 3DNow! instructions.

Example 1:

outside loop: PXOR MMO, MMO

inside loop	:	
MOVD	MM1, [VAR]	; 0 v[3],v[2],v[1],v[0]
PUNPCKLBW	MM1, MMO	;0,v[3],0,v[2] 0,v[1],0,v[0]
MOVQ	MM2, MM1	;0,v[3],0,v[2] 0,v[1],0,v[0]
PUNPCKLWD	MM1, MMO	; 0,0,0,v[1] 0,0,0,v[0]
PUNPCKHWD	MM2, MMO	; 0,0,0,v[3] 0,0,0,v[2]
PI2FD	MM1, MM1	; float(v[1]) float(v[0])
PI2FD	MM2, MM2	; float(v[3]) float(v[2])

Complex Number Arithmetic

Complex numbers have a "real" part and an "imaginary" part. Multiplying complex numbers (ex. 3 + 4i) is an integral part of many algorithms such as Discrete Fourier Transform (DFT) and complex FIR filters. Complex number multiplication is shown below:

```
(src0.real + src0.imag) * (src1.real + src1.imag) = result
result = (result.real + result.imag)
result.real = src0.real*src1.real - src0.imag*src1.imag
result.imag = src0.real*src1.imag + src0.imag*src1.real
```

Example 1:

```
(1+2i) * (3+4i) => result.real + result.imag
result.real = 1*3 - 2*4 = -5
result.imag = 1*4i + 2i*3 = 10i
result = -5 +10i
```

Assuming that complex numbers are represented as two element vectors [v.real, v.imag], one can see the need for swapping the elements of src1 to perform the multiplies for result.imag, and the need for a mixed positive/negative accumulation to complete the parallel computation of result.real and result.imag.

PSWAPD performs the swapping of elements for src1 and PFPNACC performs the mixed positive/negative accumulation to complete the computation. The code example below summarizes the computation of a complex number multiply.

Example 2:

```
;MMO = s0.imag | s0.real
                           ;reg_hi | reg_lo
;MM1 = s1.imag | s1.real
        MM2, MMO
PSWAPD
                     :M2 =
                                   s0.real | s0.imag
PFMUL
        MMO, MM1
                     ;MO = s0.imag*s1.imag |
                                             s0.real*s1.real
PFMUL
        MM1, MM2
                     ;M1 = s0.real*s1.imag |
                                            s0.imag*s1.real
PFPNACC MMO, MM1
                     ;M0 =
                                  res.imag | res.real
```

PSWAPD supports independent source and result operands and enables PSWAPD to also perform a copy function. In the above example, this eliminates the need for a separate "MOVQ MM2, MM0" instruction.

AMD Athlon[™] Processor x86 Code Optimization

11

General x86 Optimization Guidelines

This chapter describes general code optimization techniques specific to superscalar processors (that is, techniques common to the AMD-K6[®] processor, AMD AthlonTM processor, and Pentium[®] family processors). In general, all optimization techniques used for the AMD-K6 processor, Pentium, and Pentium Pro processors either improve the performance of the AMD Athlon processor or are not required and have a neutral effect (usually due to fewer coding restrictions with the AMD Athlon processor).

Short Forms

Use shorter forms of instructions to increase the effective number of instructions that can be examined for decoding at any one time. Use 8-bit displacements and jump offsets where possible.

Example 1 (Avoid):CMPREG, 0Example 2 (Preferred):TESTREG, REG

Although both of these instructions have an execute latency of one, fewer opcode bytes need to be examined by the decoders for the TEST instruction.

Dependencies

Spread out true dependencies to increase the opportunities for parallel execution. Anti-dependencies and output dependencies do not impact performance.

Register Operands

Maintain frequently used values in registers rather than in memory. This technique avoids the comparatively long latencies for accessing memory.

Stack Allocation

When allocating space for local variables and/or outgoing parameters within a procedure, adjust the stack pointer and use moves rather than pushes. This method of allocation allows random access to the outgoing parameters so that they can be set up when they are calculated instead of being held somewhere else until the procedure call. In addition, this method reduces ESP dependencies and uses fewer execution resources.

Appendix A

AMD Athlon[™] Processor Microarchitecture

Introduction

When discussing processor design, it is important to understand the following terms—*architecture*, *microarchitecture*, and *design implementation*. The term *architecture* refers to the instruction set and features of a processor that are visible to software programs running on the processor. The architecture determines what software the processor can run. The architecture of the AMD Athlon processor is the industry-standard x86 instruction set.

The term *microarchitecture* refers to the design techniques used in the processor to reach the target cost, performance, and functionality goals. The AMD Athlon processor microarchitecture is a decoupled decode/execution design approach. In other words, the decoders essentially operate independent of the execution units, and the execution core uses a small number of instructions and simplified circuit design for fast single-cycle execution and fast operating frequencies.

The term *design implementation* refers to the actual logic and circuit designs from which the processor is created according to the microarchitecture specifications.

AMD Athlon[™] Processor Microarchitecture

The innovative AMD Athlon processor microarchitecture approach implements the x86 instruction set by processing simpler operations (OPs) instead of complex x86 instructions. These OPs are specially designed to include direct support for the x86 instructions while observing the high-performance principles of fixed-length encoding, regularized instruction fields, and a large register set. Instead of executing complex x86 instructions, which have lengths from 1 to 15 bytes, the AMD Athlon processor executes the simpler fixed-length OPs, while maintaining the instruction coding efficiencies found in x86 programs. The enhanced microarchitecture used in the AMD Athlon processor enables higher processor core performance and promotes straightforward extendibility for future designs.

Superscalar Processor

The AMD Athlon processor is an aggressive, out-of-order, three-way superscalar x86 processor. It can fetch, decode, and issue up to three x86 instructions per cycle with a centralized instruction control unit (ICU) and two independent instruction schedulers — an integer scheduler and a floating-point scheduler. These two schedulers can simultaneously issue up to nine OPs to the three general-purpose integer execution units (IEUs), three address-generation units (AGUs), and three floating-point/3DNow!™/MMX™ execution units. The AMD Athlon moves integer instructions down the integer execution pipeline, which consists of the integer scheduler and the IEUs, as shown in Figure 1 on page 201. Floating-point instructions are handled by the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point execution pipeline, which consists of the floating-point scheduler and the x87/3DNow!/MMX execution units.

AMD Athlon[™] Processor x86 Code Optimization




Figure 1. AMD Athlon™ Processor Block Diagram

Instruction Cache

The out-of-order execute engine of the AMD Athlon processor contains a very large 64-Kbyte L1 instruction cache. The L1 instruction cache is organized as a 64-Kbyte, two-way, set-associative array. Each line in the instruction array is 64 bytes long. Functions associated with the L1 instruction cache are instruction loads, instruction prefetching, instruction predecoding, and branch prediction. Requests that miss in the L1 instruction cache are fetched from the backside L2 cache or, subsequently, from the local memory using the bus interface unit (BIU).

The instruction cache generates fetches on the naturally aligned 64 bytes containing the instructions and the next sequential line of 64 bytes (a prefetch). The principal of *program spatial locality* makes data prefetching very effective and avoids or reduces execution stalls due to the amount of time wasted reading the necessary data. Cache line replacement is based on a least-recently used (LRU) replacement algorithm.

The L1 instruction cache has an associated two-level translation look-aside buffer (TLB) structure. The first-level TLB is fully associative and contains 24 entries (16 that map 4-Kbyte pages and eight that map 2-Mbyte or 4-Mbyte pages). The second-level TLB is four-way set associative and contains 256 entries, which can map 4-Kbyte pages.

Predecode

Predecoding begins as the L1 instruction cache is filled. Predecode information is generated and stored alongside the instruction cache. This information is used to help efficiently identify the boundaries between variable length x86 instructions, to distinguish DirectPath from VectorPath early-decode instructions, and to locate the opcode byte in each instruction. In addition, the predecode logic detects code branches such as CALLs, RETURNs and short unconditional JMPs. When a branch is detected, predecoding begins at the target of the branch.

Branch Prediction

The fetch logic accesses the branch prediction table in parallel with the instruction cache and uses the information stored in the branch prediction table to predict the direction of branch instructions.

The AMD Athlon processor employs combinations of a branch target address buffer (BTB), a global history bimodal counter (GHBC) table, and a return address stack (RAS) hardware in order to predict and accelerate branches. Predicted-taken branches incur only a single-cycle delay to redirect the instruction fetcher to the target instruction. In the event of a mispredict, the minimum penalty is ten cycles.

The BTB is a 2048-entry table that caches in each entry the predicted target address of a branch.

In addition, the AMD Athlon processor implements a 12-entry return address stack to predict return addresses from a near or far call. As CALLs are fetched, the next EIP is pushed onto the

return stack. Subsequent RETs pop a predicted return address off the top of the stack.

Early Decoding

	The DirectPath and VectorPath decoders perform early-decoding of instructions into MacroOPs. A MacroOP is a fixed length instruction which contains one or more OPs. The outputs of the early decoders keep all (DirectPath or VectorPath) instructions in program order. Early decoding produces three MacroOPs per cycle from either path. The outputs of both decoders are multiplexed together and passed to the next stage in the pipeline, the instruction control unit.
	When the target 16-byte instruction window is obtained from the instruction cache, the predecode data is examined to determine which type of basic decode should occur— DirectPath or VectorPath.
DirectPath Decoder	DirectPath instructions can be decoded directly into a MacroOP, and subsequently into one or two OPs in the final issue stage. A DirectPath instruction is limited to those x86 instructions that can be further decoded into one or two OPs. The length of the x86 instruction does <i>not</i> determine DirectPath instructions. A maximum of three DirectPath x86 instructions can occupy a given aligned 8-byte block. 16-bytes are fetched at a time. Therefore, up to six DirectPath x86 instructions can be passed into the DirectPath decode pipeline.
VectorPath Decoder	Uncommon x86 instructions requiring two or more MacroOPs proceed down the VectorPath pipeline. The sequence of MacroOPs is produced by an on-chip ROM known as the MROM. The VectorPath decoder can produce up to three MacroOPs per cycle. Decoding a VectorPath instruction may prevent the simultaneous decode of a DirectPath instruction.

AMD Athlon[™] Processor x86 Code Optimization

22007I-0-September 2000

Instruction Control Unit

The instruction control unit (ICU) is the control center for the AMD Athlon processor. The ICU controls the following resources—the centralized in-flight reorder buffer, the integer scheduler, and the floating-point scheduler. In turn, the ICU is responsible for the following functions—MacroOP dispatch, MacroOP retirement, register and flag dependency resolution and renaming, execution resource management, interrupts, exceptions, and branch mispredictions.

The ICU takes the three MacroOPs per cycle from the early decoders and places them in a centralized, fixed-issue reorder buffer. This buffer is organized into 24 lines of three MacroOPs each. The reorder buffer allows the ICU to track and monitor up to 72 in-flight MacroOPs (whether integer or floating-point) for maximum instruction throughput. The ICU can simultaneously dispatch multiple MacroOPs from the reorder buffer to both the integer and floating-point schedulers for final decode, issue, and execution as OPs. In addition, the ICU handles exceptions and manages the retirement of MacroOPs.

Data Cache

The L1 data cache contains two 64-bit ports. It is a write-allocate and writeback cache that uses an LRU replacement policy. The data cache and instruction cache are both two-way set-associative and 64-Kbytes in size. It is divided into 8 banks where each bank is 8 bytes wide. In addition, this cache supports the MOESI (Modified, Owner, Exclusive, Shared, and Invalid) cache coherency protocol and data parity.

The L1 data cache has an associated two-level TLB structure. The first-level TLB is fully associative and contains 32 entries (24 that map 4-Kbyte pages and eight that map 2-Mbyte or 4-Mbyte pages). The second-level TLB is four-way set associative and contains 256 entries, which can map 4-Kbyte pages.

Integer Scheduler

The integer scheduler is based on a three-wide queuing system (also known as a reservation station) that feeds three integer execution positions or pipes. The reservation stations are six entries deep, for a total queuing system of 18 integer MacroOPs.Each reservation station divides the MacroOPs into integer and address generation OPs, as required.

Integer Execution Unit

The integer execution pipeline consists of three identical pipes—0, 1, and 2. Each integer pipe consists of an integer execution unit (IEU) and an address generation unit (AGU). The integer execution pipeline is organized to match the three MacroOP dispatch pipes in the ICU as shown in Figure 2 on page 205. MacroOPs are broken down into OPs in the schedulers. OPs issue when their operands are available either from the register file or result buses.

OPs are executed when their operands are available. OPs from a single MacroOP can execute out-of-order. In addition, a particular integer pipe can be executing two OPs from different MacroOPs (one in the IEU and one in the AGU) at the same time.




Figure 2. Integer Execution Pipeline

Each of the three IEUs are general purpose in that each performs logic functions, arithmetic functions, conditional functions, divide step functions, status flag multiplexing, and branch resolutions. The AGUs calculate the logical addresses for loads, stores, and LEAs. A load and store unit reads and writes data to and from the L1 data cache. The integer scheduler sends a completion status to the ICU when the outstanding OPs for a given MacroOP are executed.

All integer operations can be handled within any of the three IEUs with the exception of multiplies. Multiplies are handled by a pipelined multiplier that is attached to the pipeline at pipe 0. See Figure 2 on page 205. Multiplies always issue to integer pipe 0, and the issue logic creates results bus bubbles for the multiplier in integer pipes 0 and 1 by preventing non-multiply OPs from issuing at the appropriate time.

Floating-Point Scheduler

The AMD Athlon processor floating-point logic is a high-performance, fully-pipelined, superscalar, out-of-order execution unit. It is capable of accepting three MacroOPs of any mixture of x87 floating-point, 3DNow! or MMX operations per cycle.

The floating-point scheduler handles register renaming and has a dedicated 36-entry scheduler buffer organized as 12 lines of three MacroOPs each. It also performs OP issue, and out-of-order execution. The floating-point scheduler communicates with the ICU to retire a MacroOP, to manage comparison results from the FCOMI instruction, and to back out results from a branch misprediction.

Floating-Point Execution Unit

The floating-point execution unit (FPU) is implemented as a coprocessor that has its own out-of-order control in addition to the data path. The FPU handles all register operations for x87 instructions, all 3DNow! operations, and all MMX operations. The FPU consists of a stack renaming unit, a register renaming unit, a scheduler, a register file, and three parallel execution units. Figure 3 shows a block diagram of the dataflow through the FPU.





Figure 3. Floating-Point Unit Block Diagram

As shown in Figure 3, the floating-point logic uses three separate execution positions or pipes for superscalar x87, 3DNow! and MMX operations. The first of the three pipes is generally known as the adder pipe (FADD), and it contains 3DNow! add, MMX ALU/shifter, and floating-point add execution units. The second pipe is known as the multiplier (FMUL). It contains a 3DNow!/MMX multiplier/reciprocal unit, an MMX ALU and a floating-point multiplier/divider/square root unit. The third pipe is known as the floating-point load/store (FSTORE), which handles floating-point constant loads (FLDZ, FLDPI, etc.), stores, FILDs, as well as many OP primitives used in VectorPath sequences.

22007I-0-September 2000

Load-Store Unit (LSU)

The load-store unit (LSU) manages data load and store accesses to the L1 data cache and, if required, to the backside L2 cache or system memory. The 44-entry LSU provides a data interface for both the integer scheduler and the floating-point scheduler. It consists of two queues—a 12-entry queue for L1 cache load and store accesses and a 32-entry queue for L2 cache or system memory load and store accesses. The 12-entry queue can request a maximum of two L1 cache loads and two L1 cache (32-bits) stores per cycle. The 32-entry queue effectively holds requests that missed in the L1 cache probe by the 12-entry queue. Finally, the LSU ensures that the architectural load and store ordering rules are preserved (a requirement for x86 architecture compatibility).





L2 Cache Controller

The AMD Athlon processor contains a very flexible onboard L2 controller. It uses an independent backside bus to access up to 8-Mbytes of industry-standard SRAMs. There are full on-chip tags for a 512-Kbyte cache, while larger sizes use a partial tag system. In addition, there is a two-level data TLB structure. The first-level TLB is fully associative and contains 32 entries (24 that map 4-Kbyte pages and eight that map 2-Mbyte or 4-Mbyte pages). The second-level TLB is four-way set associative and contains 256 entries, which can map 4-Kbyte pages.

Write Combining

See Appendix C, "Implementation of Write Combining" on page 227 for detailed information about write combining.

AMD Athlon™ System Bus

The AMD Athlon system bus is a high-speed bus that consists of a pair of unidirectional 13-bit address and control channels and a bidirectional 64-bit data bus. The AMD Athlon system bus supports low-voltage swing, multiprocessing, clock forwarding, and fast data transfers. The clock forwarding technique is used to deliver data on both edges of the reference clock, therefore doubling the transfer speed. A four-entry 64-byte write buffer is integrated into the BIU. The write buffer improves bus utilization by combining multiple writes into a single large write cycle. By using the AMD Athlon system bus, the AMD Athlon processor can transfer data on the 64-bit data bus at 200 MHz, which yields an effective throughput of 1.6-Gbyte per second.

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

Appendix B

Pipeline and Execution Unit Resources Overview

The AMD Athlon[™] processor contains two independent execution pipelines—one for integer operations and one for floating-point operations. The integer pipeline manages x86 integer operations and the floating-point pipeline manages all x87, 3DNow![™] and MMX[™] instructions. This appendix describes the operation and functionality of these pipelines.

Fetch and Decode Pipeline Stages

Figure 5 and Figure 6 on page 212 show the AMD Athlon processor instruction fetch and decoding pipeline stages. The pipeline consists of one cycle for instruction fetches and four cycles of instruction alignment and decoding. The three ports in stage 5 provide a maximum bandwidth of three MacroOPs per cycle for dispatching to the instruction control unit (ICU).




Figure 5. Fetch/Scan/Align/Decode Pipeline Hardware

The most common x86 instructions flow through the DirectPath pipeline stages and are decoded by hardware. The less common instructions, which require microcode assistance, flow through the VectorPath. Although the DirectPath decodes the common x86 instructions, it also contains VectorPath instruction data, which allows it to maintain dispatch order at the end of cycle 5.




Figure 6. Fetch/Scan/Align/Decode Pipeline Stages

Cycle 1–FETCH	The FETCH pipeline stage calculates the address of the next x86 instruction window to fetch from the processor caches or system memory.
Cycle 2–SCAN	SCAN determines the start and end pointers of instructions. SCAN can send up to six <i>aligned</i> instructions (DirectPath and VectorPath) to ALIGN1 and only one VectorPath instruction to the microcode engine (MENG) per cycle.
Cycle 3 (DirectPath)– ALIGN1	Because each 8-byte buffer (quadword queue) can contain up to three instructions, ALIGN1 can buffer up to a maximum of nine instructions, or 24 instruction bytes. ALIGN1 tries to send three instructions from an 8-byte buffer to ALIGN2 per cycle.
Cycle 3 (VectorPath)- MECTL	For VectorPath instructions, the microcode engine control (MECTL) stage of the pipeline generates the microcode entry points.
Cycle 4 (DirectPath)– ALIGN2	ALIGN2 prioritizes prefix bytes, determines the opcode, ModR/M, and SIB bytes for each instruction and sends the accumulated prefix information to EDEC.
Cycle 4 (VectorPath)– MEROM	In the microcode engine ROM (MEROM) pipeline stage, the entry-point generated in the previous cycle, MECTL, is used to index into the MROM to obtain the microcode lines necessary to decode the instruction sent by SCAN.
Cycle 5 (DirectPath)– EDEC	The early decode (EDEC) stage decodes information from the DirectPath stage (ALIGN2) and VectorPath stage (MEROM) into MacroOPs. In addition, EDEC determines register pointers, flag updates, immediate values, displacements, and other information. EDEC then selects either MacroOPs from the DirectPath or MacroOPs from the VectorPath to send to the instruction decoder (IDEC) stage.
Cycle 5 (VectorPath)– MEDEC/MESEQ	The microcode engine decode (MEDEC) stage converts x86 instructions into MacroOPs. The microcode engine sequencer (MESEQ) performs the sequence controls (redirects and exceptions) for the MENG.
Cycle 6– IDEC/Rename	At the instruction decoder (IDEC)/rename stage, integer and floating-point MacroOPs diverge in the pipeline. Integer MacroOPs are scheduled for execution in the next cycle. Floating-point MacroOPs have their floating-point stack operands mapped to registers. Both integer and floating-point MacroOPs are placed into the ICU.

Integer Pipeline Stages

The integer execution pipeline consists of four or more stages for scheduling and execution and, if necessary, accessing data in the processor caches or system memory. There are three integer pipes associated with the three IEUs.




Figure 7. Integer Execution Pipeline

Figure 7 and Figure 8 show the integer execution resources and the pipeline stages, which are described in the following sections.




Figure 8. Integer Pipeline Stages

Cycle 7–SCHED	In the scheduler (SCHED) pipeline stage, the scheduler buffers can contain MacroOPs that are waiting for integer operands from the ICU or the IEU result bus. When all operands are received, SCHED schedules the MacroOP for execution and issues the OPs to the next stage, EXEC.
Cycle 8–EXEC	In the execution (EXEC) pipeline stage, the OP and its associated operands are processed by an integer pipe (either the IEU or the AGU). If addresses must be calculated to access data necessary to complete the operation, the OP proceeds to the next stages, ADDGEN and DCACC.
Cycle 9-ADDGEN	In the address generation (ADDGEN) pipeline stage, the load or store OP calculates a linear address, which is sent to the data cache TLBs and caches.
Cycle 10–DCACC	In the data cache access (DCACC) pipeline stage, the address generated in the previous pipeline stage is used to access the data cache arrays and TLBs. Any OP waiting in the scheduler for this data snarfs this data and proceeds to the EXEC stage (assuming all other operands were available).
Cycle 11–RESP	In the response (RESP) pipeline stage, the data cache returns hit/miss status and data for the request from DCACC.

Floating-Point Pipeline Stages

The floating-point unit (FPU) is implemented as a coprocessor that has its own out-of-order control in addition to the data path. The FPU handles all register operations for x87 instructions, all 3DNow! operations, and all MMX operations. The FPU consists of a stack renaming unit, a register renaming unit, a scheduler, a register file, and three parallel execution units. Figure 9 shows a block diagram of the dataflow through the FPU.




Figure 9. Floating-Point Unit Block Diagram

The floating-point pipeline stages 7–15 are shown in Figure 10 and described in the following sections. Note that the floating-point pipe and integer pipe separates at cycle 7.




Figure 10. Floating-Point Pipeline Stages

Cycle 7–STKREN	The stack rename (STKREN) pipeline stage in cycle 7 receives up to three MacroOPs from IDEC and maps stack-relative register tags to virtual register tags.
Cycle 8–REGREN	The register renaming (REGREN) pipeline stage in cycle 8 is responsible for register renaming. In this stage, virtual register tags are mapped into physical register tags. Likewise, each destination is assigned a new physical register. The MacroOPs are then sent to the 36-entry FPU scheduler.
Cycle 9–SCHEDW	The scheduler write (SCHEDW) pipeline stage in cycle 9 can receive up to three MacroOPs per cycle.
Cycle 10–SCHED	The schedule (SCHED) pipeline stage in cycle 10 schedules up to three MacroOPs per cycle from the 36-entry FPU scheduler to the FREG pipeline stage to read register operands. MacroOPs are sent when their operands and/or tags are obtained.
Cycle 11–FREG	The register file read (FREG) pipeline stage reads the floating-point register file for any register source operands of MacroOPs. The register file read is done before the MacroOPs are sent to the floating-point execution pipelines.
Cycle 12–15– Floating-Point Execution (FEXEC1–4)	The FPU has three logical pipes—FADD, FMUL, and FSTORE. Each pipe may have several associated execution units. MMX execution is in both the FADD and FMUL pipes, with the exception of MMX instructions involving multiplies, which are limited to the FMUL pipe. The FMUL pipe has special support for long latency operations.
	DirectPath/VectorPath operations are dispatched to the FPU during cycle 6, but are not acted upon until they receive validation from the ICU in cycle 7.

Execution Unit Resources

Terminology

	The execution units operate with two types of register values— <i>operands</i> and <i>results</i> . There are three operand types and two result types, which are described in this section.
Operands	The three types of operands are as follows:
	 Address register operands—Used for address calculations of load and store instructions
	 Data register operands—Used for register instructions
	 Store data register operands—Used for memory stores
Results	The two types of results are as follows:
	 Data register results—Produced by load or register instructions
	 Address register results—Produced by LEA or PUSH instructions
Examples	The following examples illustrate the operand and result definitions:
	ADD EAX, EBX
	The ADD instruction has two data register operands (EAX and EBX) and one data register result (EAX).
	MOV EBX, [ESP+4*ECX+8] ;Load
	The Load instruction has two address register operands (ESP and ECX as base and index registers, respectively) and a data register result (EBX).
	MOV [ESP+4*ECX+8], EAX ;Store
	The Store instruction has a data register operand (EAX) and two address register operands (ESP and ECX as base and index registers, respectively).
	LEA ESI, [ESP+4*ECX+8]
	The LEA instruction has address register operands (ESP and ECX as base and index registers, respectively), and an address register result (ESI).

Integer Pipeline Operations

Table 3 shows the category or type of operations handled by the integer pipeline. Table 4 shows examples of the decode type.

Table 3.	Integer Pip	beline O	peration	Types
----------	-------------	----------	----------	-------

Category	Execution Unit
Integer Memory Load or Store Operations	L/S
Address Generation Operations	AGU
Integer Execution Unit Operations	IEU
Integer Multiply Operations	IMUL

Table 4.Integer Decode Types

x86 I	nstruction	Decode Type	OPs
MOV	CX, [SP+4]	DirectPath	AGU, L/S
ADD	AX, BX	DirectPath	IEU
CMP	CX, [AX]	VectorPath	AGU, L/S, IEU
JZ	Addr	DirectPath	IEU

As shown in Table 3, the MOV instruction early decodes in the DirectPath decoder and requires two OPs—an address generation operation for the indirect address and a data load from memory into a register. The ADD instruction early decodes in the DirectPath decoder and requires a single OP that can be executed in one of the three IEUs. The CMP instruction early decodes in the VectorPath and requires three OPs—an address generation operation for the indirect address, a data load from memory, and a compare to CX using an IEU. The final JZ instruction is a simple operation that early decodes in the DirectPath decoder and requires a single OP. Not shown is a load-op-store instruction, which translates into only one MacroOP (one AGU OP, one IEU OP, and one L/S OP).

Floating-Point Pipeline Operations

Table 5 shows the category or type of operations handled by the floating-point execution units. Table 6 shows examples of the decode types.

Category	Execution Unit
FPU/3DNow!/MMX Load/store or Miscellaneous Operations	FSTORE
FPU/3DNow!/MMX Multiply Operation	FMUL
FPU/3DNow!/MMX Arithmetic Operation	FADD

Table 5. Floating-Point Pipeline Operation Types

 Table 6.
 Floating-Point Decode Types

x86 Instruction	Decode Type	OPs
FADD ST, ST(i)	DirectPath	FADD
FSIN	VectorPath	various
PFACC	DirectPath	FADD
PFRSQRT	DirectPath	FMUL

As shown in Table 5, the FADD register-to-register instruction generates a single MacroOP targeted for the floating-point scheduler. FSIN is considered a VectorPath instruction because it is a complex instruction with long execution times, as compared to the more common floating-point instructions. The MMX PFACC instruction is DirectPath decodeable and generates a single MacroOP targeted for the arithmetic operation execution pipeline in the floating-point logic. Just like PFACC, a single MacroOP is early decoded for the 3DNow! PFRSQRT instruction, but it is targeted for the multiply operation execution pipeline.

Load/Store Pipeline Operations

The AMD Athlon processor decodes any instruction that references memory into primitive load/store operations. For example, consider the following code sample:

MOV	AX, [EBX]	;1	load MacroOP				
PUSH	EAX	;1	store MacroOP				
POP	EAX	;1	load MacroOP				
ADD	[EAX], EBX	;1	load/store and 1 IEU MacroOPs				
FSTP	[EAX]	;1	store MacroOP				
MOVQ	[EAX], MMO	;1	store MacroOP				

As shown in Table 7, the load/store unit (LSU) consists of a three-stage data cache lookup.

 Table 7.
 Load/Store Unit Stages

Stage 1 (Cycle 8)	tage 1 (Cycle 8) Stage 2 (Cycle 9)					
Address Calculation / LS1	Transport Address to Data	Data Cache Access / LS2				
Scan	Cache	Data Forward				

Loads and stores are first dispatched in order into a 12-entry deep reservation queue called LS1. LS1 holds loads and stores that are waiting to enter the cache subsystem. Loads and stores are allocated into LS1 entries at dispatch time in program order, and are required by LS1 to probe the data cache in program order. The AGUs can calculate addresses out of program order, therefore, LS1 acts as an address reorder buffer.

When a load or store is scanned out of the LS1 queue (stage 1), it is deallocated from the LS1 queue and inserted into the data cache probe pipeline (stage 2 and stage 3). Up to two memory operations can be scheduled (scanned out of LS1) to access the data cache per cycle. The LSU can handle the following:

- Two 64-bit loads per cycle or
- One 64-bit load and one 64-bit store per cycle or
- Two 32-bit stores per cycle

Code Sample Analysis

The samples in Table 8 on page 223 and Table 9 on page 224 show the execution behavior of several series of instructions as a function of decode constraints, dependencies, and execution resource constraints.

The sample tables show the x86 instructions, the decode pipe in the integer execution pipeline, the decode type, the clock counts, and a description of the events occurring within the processor. The decode pipe gives the specific IEU used (see Figure 7 on page 214). The decode type specifies either VectorPath (VP) or DirectPath (DP).

The following nomenclature is used to describe the current location of a particular operation:

- D—Dispatch stage (Allocate in ICU, reservation stations, load-store (LS1) queue)
- I—Issue stage (Schedule operation for AGU or FU execution)
- E—Integer Execution Unit (IEU number corresponds to decode pipe)
- &—Address Generation Unit (AGU number corresponds to decode pipe)
- M—Multiplier Execution
- S—Load/Store pipe stage 1 (Schedule operation for load/store pipe)
- A—Load/Store pipe stage 2 (1st stage of data cache/LS2 buffer access)
- \$—Load/Store pipe stage 3 (2nd stage of data cache/LS2 buffer access)
- **Note:** Instructions execute more efficiently (that is, without delays) when scheduled apart by suitable distances based on dependencies. In general, the samples in this section show poorly scheduled code in order to illustrate the resultant effects.

Instruction			Decode Decode			Clocks							
Number	In	struction	Pipe	Type VP DP DP DP	1	2	3	4	5	6	7	8	
1	IMUL	EAX, ECX	0	VP	D	Ι	М	М	М	М			
2	INC	ESI	0	DP		D	Ι	E					
3	MOV	EDI, 0x07F4	1	DP		D	Ι	E					
4	ADD	EDI, EBX	2	DP		D		Ι	E				
5	SHL	EAX, 8	0	DP			D			Ι	Ε		
6	OR	EAX, 0x0F	1	DP			D				Ι	Ε	
7	INC	EBX	2	DP			D		Ι	Ε			
8	ADD	ESI, EDX	0	DP				D	Ι	Ε			

Table 8. Sample 1 – Integer Register Operations

Comments for Each Instruction Number

1. The IMUL is a VectorPath instruction. It cannot be decoded or paired with other operations and, therefore, dispatches alone in pipe 0. The multiply latency is four cycles.

- 2. The simple INC operation is paired with instructions 3 and 4. The INC executes in IEU0 in cycle 4.
- 3. The MOV executes in IEU1 in cycle 4.
- 4. The ADD operation depends on instruction 3. It executes in IEU2 in cycle 5.
- 5. The SHL operation depends on the multiply result (instruction 1). The MacroOP waits in a reservation station and is eventually scheduled to execute in cycle 7 after the multiply result is available.
- 6. This operation executes in cycle 8 in IEU1.
- 7. This simple operation has a resource contention for execution in IEU2 in cycle 5. Therefore, the operation does not execute until cycle 6.
- 8. The ADD operation executes immediately in IEU0 after dispatching.

Instruc			Decode	Decode			Clocks									
Num		Instruction	Pipe	Туре	1	2	3	4	5	6	7	8	9	10	11	12
1	DEC	EDX	0	DP	D	I	Ε									
2	MOV	EDI, [ECX]	1	DP	D	I	&/S	А	\$							
3	SUB	EAX, [EDX+20]	2	DP	D	I	&/S	Α	\$/I	Ε						
4	SAR	EAX, 5	0	DP		D				I	Ε					
5	ADD	ECX, [EDI+4]	1	DP		D			I	&/S	А	\$				
6	AND	EBX, 0x1F	2	DP		D	Ι	Ε								
7	MOV	ESI, [0x0F100]	0	DP			D	I	&	S	Α	\$				
8	OR	ECX, [ESI+EAX*4+8]	1	DP			D					Ι	&/S	Α	\$	Ε

 Table 9.
 Sample 2 – Integer Register and Memory Load Operations

Comments for Each Instruction Number

- 1. The ALU operation executes in IEU0.
- 2. The load operation generates the address in AGU1 and is simultaneously scheduled for the load/store pipe in cycle 3. In cycles 4 and 5, the load completes the data cache access.
- 3. The load-execute instruction accesses the data cache in tandem with instruction 2. After the load portion completes, the subtraction is executed in cycle 6 in IEU2.
- 4. The shift operation executes in IEU0 (cycle 7) after instruction 3 completes.
- 5. This operation is stalled on its address calculation waiting for instruction 2 to update EDI. The address is calculated in cycle 6. In cycle 7/8, the cache access completes.
- 6. This simple operation executes quickly in IEU2
- 7. The address for the load is calculated in cycle 5 in AGU0. However, the load is not scheduled to access the data cache until cycle 6. The load is blocked for scheduling to access the data cache for one cycle by instruction 5. In cycles 7 and 8, instruction 7 accesses the data cache concurrently with instruction 5.
- 8. The load execute instruction accesses the data cache in cycles 10/11 and executes the 'OR' operation in IEU1 in cycle 12.

Appendix C

Implementation of Write Combining

Introduction

This appendix describes the memory write-combining feature as implemented in the AMD Athlon[™] processor family. The AMD Athlon processor supports the memory type and range register (MTRR) and the page attribute table (PAT) extensions, which allow software to define ranges of memory as either writeback (WB), write-protected (WP), writethrough (WT), uncacheable (UC), or write-combining (WC).

Defining the memory type for a range of memory as WC or WT allows the processor to conditionally combine data from multiple write cycles that are addressed within this range into a merge buffer. Merging multiple write cycles into a single write cycle reduces processor bus utilization and processor stalls, thereby increasing the overall system performance.

To understand the information presented in this appendix, the reader should possess a knowledge of K86[™] processors, the x86 architecture, and programming requirements.

Write-Combining Definitions and Abbreviations

This appendix uses the following definitions and abbreviations:

- UC—Uncacheable memory type
- WC—Write-combining memory type
- WT—Writethrough memory type
- WP—Write-protected memory type
- WB—Writeback memory type
- One Byte—8 bits
- One Word—16 bits
- Longword—32 bits (same as a x86 doubleword)
- Quadword—64 bits or 2 longwords
- Octaword—128 bits or 2 quadwords
- Cache Block—64 bytes or 4 octawords or 8 quadwords

What is Write Combining?

Write combining is the merging of multiple memory write cycles that target locations within the address range of a write buffer. The AMD Athlon processor combines multiple memory-write cycles to a 64-byte buffer whenever the memory address is within a WC or WT memory type region. The processor continues to combine writes to this buffer without writing the data to the system, as long as certain rules apply (see Table 10 on page 230 for more information).

Programming Details

The steps required for programming write combining on the AMD Athlon processor are as follows:

1. Verify the presence of an AMD Athlon processor by using the CPUID instruction to check for the instruction family code and vendor identification of the processor. Standard function 0 on AMD processors returns a vendor identification string of "AuthenticAMD" in registers EBX, EDX, and ECX. Standard function 1 returns the processor signature in register EAX, where EAX[11–8] contains the instruction family code. For the AMD Athlon processor, the instruction family code is six.

- 2. In addition, the presence of the MTRRs is indicated by bit 12 and the presence of the PAT extension is indicated by bit 16 of the extended features bits returned in the EDX register by CPUID function 8000_0001h. See the AMD Processor Recognition Application Note, order# 20734 for more details on the CPUID instruction.
- 3. Write combining is controlled by the MTRRs and PAT. Write combining should be enabled for the appropriate memory ranges. The AMD Athlon processor MTRRs and PAT are compatible with the Pentium[®] II.

Write-Combining Operations

In order to improve system performance, the AMD Athlon processor aggressively combines multiple memory-write cycles of any data size that address locations within a 64-byte write buffer that is aligned to a cache-line boundary. The data sizes can be bytes, words, longwords, or quadwords.

WC memory type writes can be combined in any order up to a full 64-byte sized write buffer.

WT memory type writes can only be combined up to a fully aligned quadword in the 64-byte buffer, and must be combined contiguously in ascending order. Combining may be opened at any byte boundary in a quadword, but is closed by a write that is either not "contiguous and ascending" or fills byte 7.

All other memory types for stores that go through the write buffer (UC and WP) cannot be combined.

Combining is able to continue until interrupted by one of the conditions listed in Table 10 on page 230. When combining is interrupted, one or more bus commands are issued to the system for that write buffer, as described by Table 11 on page 231.

Event	Comment
Non-WB write outside of current buffer write combining. Only one line-sized buffer can be oper write combining at a time. Once a buffer is closed for w combining, it cannot be reopened for write combining.	
I/O Read or Write	Any IN/INS or OUT/OUTS instruction closes combining. The implied memory type for all IN/OUT instructions is UC, which cannot be combined.
Serializing instructions	Any serializing instruction closes combining. These instructions include: MOVCRx, MOVDRx, WRMSR, INVD, INVLPG, WBINVD, LGDT, LLDT, LIDT, LTR, CPUID, IRET, RSM, INIT, HALT.
Flushing instructions	Any flush instruction causes the WC to complete.
Locks	Any instruction or processor operation that requires a cache or bus lock closes write combining before starting the lock. Writes within a lock can be combined.
Uncacheable Read	A UC read closes write combining. A WC read closes combining only if a cache block address match occurs between the WC read and a write in the write buffer.
Different memory type	Any WT write while write-combining for WC memory or any WC write while write combining for WT memory closes write combining.
Buffer full	Write combining is closed if all 64 bytes of the write buffer are valid.
WT time-out	If 16 processor clocks have passed since the most recent write for WT write combining, write combining is closed. There is no time-out for WC write combining.
WT write fills byte 7	Write combining is closed if a write fills the most significant byte of a quadword, which includes writes that are misaligned across a quadword boundary. In the misaligned case, combining is closed by the LS part of the misaligned write and combining is opened by the MS part of the misaligned store.
WT Nonsequential	If a subsequent WT write is not in ascending sequential order, the write combining completes. WC writes have no addressing constraints within the 64-byte line being combined.
TLB AD bit set	Write combining is closed whenever a TLB reload sets the accessed (A) or dirty (D) bits of a Pde or Pte.

 Table 10.
 Write Combining Completion Events

Sending Write-Buffer Data to the System

Once write combining is closed for a 64-byte write buffer, the contents of the write buffer are eligible to be sent to the system as one or more AMD Athlon system bus commands. Table 11 lists the rules for determining what system commands are issued for a write buffer, as a function of the alignment of the valid buffer data.

Table 11. AMD Athlon™ System Bus Commands Generation Rules

- 1. If all eight quadwords are either full (8 bytes valid) or empty (0 bytes valid), a Write-Quadword system command is issued, with an 8-byte mask representing which of the eight quadwords are valid. If this case is true, do not proceed to the next rule.
- 2. If all longwords are either full (4 bytes valid) or empty (0 bytes valid), a Write-Longword system command is issued for each 32-byte buffer half that contains at least one valid longword. The mask for each Write-Longword system command indicates which longwords are valid in that 32-byte write buffer half. If this case is true, do not proceed to the next rule.
- 3. Sequence through all eight quadwords of the write buffer, from quadword 0 to quadword 7. Skip over a quadword if no bytes are valid. Issue a Write-Quad system command if all bytes are valid, asserting one mask bit. Issue a Write-Longword system command if the quadword contains one aligned longword, asserting one mask bit. Otherwise, issue a Write-Byte system command if there is at least one valid byte, asserting a mask bit for each valid byte.

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

Appendix D

Performance-Monitoring Counters

This chapter describes how to use the AMD Athlon[™] processor performance monitoring counters.

Overview

The AMD Athlon processor provides four 48-bit performance counters, which allows four types of events to be monitored simultaneously. These counters can either count events or measure duration. When counting events, a counter is incremented each time a specified event takes place or a specified number of events takes place. When measuring duration, a counter counts the number of processor clocks that occur while a specified condition is true. The counters can count events or measure durations that occur at any privilege level. Table 12 on page 236 lists the events that can be counted with the performance monitoring counters.

The performance counters are not guaranteed to be fully accurate and should be used as a relative measure of performance to assist in application tuning. Unlisted event numbers are reserved and their results undefined.

Performance Counter Usage

The performance monitoring counters are supported by eight MSRs—PerfEvtSel[3:0] are the performance event select MSRs, and PerfCtr[3:0] are the performance counter MSRs. These registers can be read from and written to using the RDMSR and WRMSR instructions, respectively.

The PerfEvtSel[3:0] registers are located at MSR locations C001_0000h to C001_0003h. The PerfCtr[3:0] registers are located at MSR locations C001_0004h to C0001_0007h and are 64-byte registers.

The PerfEvtSel[3:0] registers can be accessed using the RDMSR/WRMSR instructions only when operating at privilege level 0. The PerfCtr[3:0] MSRs can be read from any privilege level using the RDPMC (read performance-monitoring counters) instruction, if the PCE flag in CR4 is set.

PerfEvtSel[3:0] MSRs (MSR Addresses C001_0000h-C001_0003h)

The PerfEvtSel[3:0] MSRs, shown in Figure 11, control the operation of the performance-monitoring counters, with one register used to set up each counter. These MSRs specify the events to be counted, how they should be counted, and the privilege levels at which counting should take place. The functions of the flags and fields within these MSRs are as are described in the following sections.




Figure 11. PerfEvtSel[3:0] Registers

Event Select Field (Bits 0–7)	These bits are used to select the event to be monitored. See Table 12 on page 236 for a list of event masks and their 8-bit codes.
Unit Mask Field (Bits 8–15)	These bits are used to further qualify the event selected in the event select field. For example, for some cache events, the mask is used as a MESI-protocol qualifier of cache states. See Table 12 on page 236 for a list of unit masks and their 8-bit codes.
USR (User Mode) Flag (Bit 16)	Events are counted only when the processor is operating at privilege levels 1, 2 or 3. This flag can be used in conjunction with the OS flag.
OS (Operating System Mode) Flag (Bit 17)	Events are counted only when the processor is operating at privilege level 0. This flag can be used in conjunction with the USR flag.
E (Edge Detect) Flag (Bit 18)	When this flag is set, edge detection of events is enabled. The processor counts the number of negated-to-asserted transitions of any condition that can be expressed by the other fields. The mechanism is limited in that it does not permit back-to-back assertions to be distinguished. This mechanism allows software to measure not only the fraction of time spent in a particular state, but also the average length of time spent in such a state (for example, the time spent waiting for an interrupt to be serviced).

AMD Athlon™ Processor x86 Code Optimization

PC (Pin Control) Flag (Bit 19)	When this flag is set, the processor toggles the PMi pins when the counter overflows. When this flag is clear, the processor toggles the PMi pins and increments the counter when performance monitoring events occur. The toggling of a pin is defined as assertion of the pin for one bus clock followed by negation.
INT (APIC Interrupt Enable) Flag (Bit 20)	When this flag is set, the processor generates an interrupt through its local APIC on counter overflow.
EN (Enable Counter) Flag (Bit 22)	This flag enables/disables the PerfEvtSeln MSR. When set, performance counting is enabled for this counter. When clear, this counter is disabled.
INV (Invert) Flag (Bit 23)	By inverting the Counter Mask Field, this flag inverts the result of the counter comparison, allowing both greater than and less than comparisons.
Counter Mask Field (Bits 31–24)	For events which can have multiple occurrences within one clock, this field is used to set a threshold. If the field is non-zero, the counter increments each time the number of events is greater than or equal to the counter mask. Otherwise if this field is zero, then the counter increments by the total number of events.

Event Number	Source Unit	Notes / Unit Mask (bits 15–8)	Event Description
40h	DC		Data cache accesses
41h	DC		Data cache misses
42h	DC	<pre>xxx1_xxxxb = Modified (M) xxxx_1xxxb = Owner (O) xxxx_x1xxb = Exclusive (E) xxxx_xx1xb = Shared (S) xxxx_xx1b = Invalid (I)</pre>	Data cache refills from L2
43h	DC	<pre>xxx1_xxxxb = Modified (M) xxxx_1xxxb = Owner (O) xxxx_x1xxb = Exclusive (E) xxxx_xx1xb = Shared (S) xxxx_xx1b = Invalid (I)</pre>	Data cache refills from system

 Table 12.
 Performance-Monitoring Counters

Event Number	Source Unit	Notes / Unit Mask (bits 15–8)	Event Description
44h	DC	<pre>xxx1_xxxxb = Modified (M) xxxx_1xxxb = Owner (O) xxxx_x1xxb = Exclusive (E) xxxx_xx1xb = Shared (S) xxxx_xx1xb = Invalid (I)</pre>	Data cache writebacks
45h	DC		L1 DTLB misses and L2 DTLB hits
46h	DC		L1 and L2 DTLB misses
47h	DC		Misaligned data references
80h	PC		Instruction cache fetches
81h	PC		Instruction cache misses
84h	PC		L1 ITLB misses (and L2 ITLB hits)
85h	РС		(L1 and) L2 ITLB misses
C0h	FR		Retired instructions (includes exceptions, interrupts, resyncs)
C1h	FR		Retired Ops
C2h	FR		Retired branches (conditional, unconditional, exceptions, interrupts)
C3h	FR		Retired branches mispredicted
C4h	FR		Retired taken branches
C5h	FR		Retired taken branches mispredicted
C6h	FR		Retired far control transfers
C7h	FR		Retired resync branches (only non- control transfer branches counted)
CDh	FR		Interrupts masked cycles (IF=0)
CEh	FR		Interrupts masked while pending cycles (INTR while IF=0)
CFh	FR		Number of taken hardware interrupts

Table 12.	Performance-Monitoring Counters (Continued)
-----------	---

PerfCtr[3:0] MSRs (MSR Addresses C001_0004h-C001_0007h)

The performance-counter MSRs contain the event or duration counts for the selected events being counted. The RDPMC instruction can be used by programs or procedures running at any privilege level and in virtual-8086 mode to read these counters. The PCE flag in control register CR4 (bit 8) allows the use of this instruction to be restricted to only programs and procedures running at privilege level 0.

The RDPMC instruction is not serializing or ordered with other instructions. Therefore, it does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions can begin execution before the RDPMC instruction operation is performed.

Only the operating system, executing at privilege level 0, can directly manipulate the performance counters, using the RDMSR and WRMSR instructions. A secure operating system would clear the PCE flag during system initialization, which disables direct user access to the performance-monitoring counters but provides a user-accessible programming interface that emulates the RDPMC instruction.

The WRMSR instruction cannot arbitrarily write to the performance-monitoring counter MSRs (PerfCtr[3:0]). Instead, the value should be treated as 64-bit sign extended, which allows writing both positive and negative values to the performance counters. The performance counters may be initialized using a 64-bit signed integer in the range -2^{47} and $+2^{47}$. Negative values are useful for generating an interrupt after a specific number of events.

Starting and Stopping the Performance-Monitoring Counters

The performance-monitoring counters are started by writing valid setup information in one or more of the PerfEvtSel[3:0] MSRs and setting the enable counters flag in the PerfEvtSel0 MSR. If the setup is valid, the counters begin counting following the execution of a WRMSR instruction, which sets the enable counter flag. The counters can be stopped by clearing the enable counters flag or by clearing all the bits in the PerfEvtSel[3:0] MSRs.

Event and Time-Stamp Monitoring Software

For applications to use the performance-monitoring counters and time-stamp counter, the operating system needs to provide an event-monitoring device driver. This driver should include procedures for handling the following operations:

- Feature checking
- Initialize and start counters
- Stop counters
- Read the event counters
- Read the time stamp counter

The event monitor feature determination procedure must determine whether the current processor supports the performance-monitoring counters and time-stamp counter. This procedure compares the family and model of the processor returned by the CPUID instruction with those of processors known to support performance monitoring. In addition, the procedure checks the MSR and TSC flags returned to register EDX by the CPUID instruction to determine if the MSRs and the RDTSC instruction are supported.

The initialization and start counters procedure sets the PerfEvtSel0 and/or PerfEvtSel1 MSRs for the events to be counted and the method used to count them and initializes the counter MSRs (PerfCtr[3:0]) to starting counts. The stop counters procedure stops the performance counters. (See "Starting and Stopping the Performance-Monitoring Counters" on page 241 for more information about starting and stopping the counters.)

The read counters procedure reads the values in the PerfCtr[3:0] MSRs, and a read time-stamp counter procedure reads the time-stamp counter. These procedures can be used instead of enabling the RDTSC and RDPMC instructions, which allow application code to read the counters directly.

Monitoring Counter Overflow

The AMD Athlon processor provides the option of generating a debug interrupt when a performance-monitoring counter overflows. This mechanism is enabled by setting the interrupt enable flag in one of the PerfEvtSel[3:0] MSRs. The primary use of this option is for statistical performance sampling.

To use this option, the operating system should do the following:

- Provide an interrupt routine for handling the counter overflow as an APIC interrupt
- Provide an entry in the IDT that points to a stub exception handler that returns without executing any instructions
- Provide an event monitor driver that provides the actual interrupt handler and modifies the reserved IDT entry to point to its interrupt routine

When interrupted by a counter overflow, the interrupt handler needs to perform the following actions:

- Save the instruction pointer (EIP register), code segment selector, TSS segment selector, counter values and other relevant information at the time of the interrupt
- Reset the counter to its initial setting and return from the interrupt

An event monitor application utility or another application program can read the collected performance information of the profiled application.

Appendix E

Programming the MTRR and PAT

Introduction

The AMD Athlon[™] processor includes a set of memory type and range registers (MTRRs) to control cacheability and access to specified memory regions. The processor also includes the Page Address Table for defining attributes of pages. This chapter documents the use and capabilities of this feature.

The purpose of the MTRRs is to provide system software with the ability to manage the memory mapping of the hardware. Both the BIOS software and operating systems utilize this capability. The AMD Athlon processor's implementation is compatible with the Pentium[®] II. Prior to the MTRR mechanism, chipsets usually provided this capability.

Memory Type Range Register (MTRR) Mechanism

The memory type and range registers allow the processor to determine cacheability of various memory locations prior to bus access and to optimize access to the memory system. The AMD Athlon processor implements the MTRR programming model in a manner compatible with Pentium II. There are two types of address ranges: fixed and variable. (See Figure 12.) For each address range, there is a memory type. For each 4K, 16K or 64K segment within the first 1 Mbyte of memory, there is one fixed address MTRR. The fixed address ranges all exist in the first 1 Mbyte. There are eight variable address ranges above 1 Mbytes. Each is programmed to a specific memory starting address, size and alignment. If a variable range overlaps the lower 1 MByte and the fixed MTRRs are enabled, then the fixed-memory type dominates.

The address regions have the following priority with respect to each other:

- 1. Fixed address ranges
- 2. Variable address ranges
- 3. Default memory type (UC at reset)

AMD Athlon[™] Processor x86 Code Optimization




Figure 12. MTRR Mapping of Physical Memory

Memory TypesFive standard memory types are defined by the AMD Athlon
processor: writethrough (WT), writeback (WB), write-protect
(WP), write-combining (WC), and uncacheable (UC). These are
described in Table 13.

Table 13. Memory Type Encodings

Type Number	Type Name	Type Description	
00h	UC-Uncacheable	Uncacheable for reads or writes. Cannot be combined. Must be non-speculative for reads or writes.	
01h	WC-Write-Combining	Uncacheable for reads or writes. Can be combined. Can be speculative for reads. Writes can never be speculative.	
04h	WT-Writethrough	Reads allocate on a miss, but only to the S-state. Writes do not allocate on a miss and, for a hit, writes update the cached entry and main memory.	
05h	WP-Write-Protect	WP is functionally the same as the WT memory type, except stores do not actually modify cached data and do not cause an exception.	
06h	WB-Writeback	Reads will allocate on a miss, and will allocate to:Sstate if returned with a ReadDataShared command.Mstate if returned with a ReadDataDirty command.Writes allocate to the M state, if the read allows the line to be marked E.	

MTRR Capability Register Format

The MTRR capability register is a read-only register that defines the specific MTRR capability of the processor and is defined as follows.



Figure 13. MTRR Capability Register Format

For the AMD Athlon processor, the MTRR capability register should contain 0508h (write-combining, fixed MTRRs supported, and eight variable MTRRs defined).

MTRR Default Type Register Format. The MTRR default type register is defined as follows.




Figure 14. MTRR Default Type Register Format

- E MTRRs are enabled when set. All MTRRs (both fixed and variable range) are disabled when clear, and all of physical memory is mapped as uncacheable memory (reset state = 0).
- FE Fixed-range MTRRs are enabled when set. All MTRRs are disabled when clear. When the fixed-range MTRRs are enabled and an overlap occurs with a variable-range MTRR, the fixed-range MTRR takes priority (reset state = 0).
- Type Defines the default memory type (reset state = 0). See Table 14 for more details.

Memory Type	Encoding in MTRR	Internally Cacheable	Writeback Cacheable	Allows Speculative Reads	Memory Ordering Model
Uncacheable (UC)	0	No	No	No	Strong ordering
Write Combining (WC)	1	No	No	Yes	Weak ordering
Reserved	2	-	-	-	-
Reserved	3	-	-	-	-
Writethrough (WT)	4	Yes	No	Yes	Speculative ordering
Write Protected (WP)	5	Yes, reads No, Writes	No	Yes	Speculative ordering
Writeback (WB)	6	Yes	Yes	Yes	Speculative ordering
Reserved	7-255	-	-	-	-

Table 14.	Standard MTRR Types and Properties
-----------	------------------------------------

Note that if two or more variable memory ranges match then the interactions are defined as follows:

- 1. If the memory types are identical, then that memory type is used.
- 2. If one or more of the memory types is UC, the UC memory type is used.
- 3. If one or more of the memory types is WT and the only other matching memory type is WB then the WT memory type is used.
- 4. Otherwise, if the combination of memory types is not listed above then the behavior of the processor is undefined.
- **MTRR Overlapping** The Intel documentation (P6/PII) states that the mapping of large pages into regions that are mapped with differing memory types can result in undefined behavior. However, testing shows that these processors decompose these large pages into 4-Kbyte pages.

When a large page (2 Mbytes/4 Mbytes) mapping covers a region that contains more than one memory type (as mapped by the MTRRs), the AMD Athlon processor does not suppress the caching of that large page mapping and only caches the mapping for just that 4-Kbyte piece in the 4-Kbyte TLB. Therefore, the AMD Athlon processor does not decompose large pages under these conditions. The fixed range MTRRs are

not affected by this issue, only the variable range (and MTRR DefType) registers are affected.

Page Attribute Table (PAT)

The Page Attribute Table (PAT) is an extension of the page table entry format, which allows the specification of memory types to regions of physical memory based on the linear address. The PAT provides the same functionality as MTRRs with the flexibility of the page tables. It provides the operating systems and applications to determine the desired memory type for optimal performance. PAT support is detected in the feature flags (bit 16) of the CPUID instruction.

MSR Access The PAT is located in a 64-bit MSR at location 277h. It is illustrated in Figure 15. Each of the eight PA*n* fields can contain the memory type encodings as described in Table 13 on page 248. An attempt to write an undefined memory type encoding into the PAT will generate a GP fault.




Figure 15. Page Attribute Table (MSR 277h)

Accessing the PAT A 3-bit index consisting of the PATi, PCD, and PWT bits of the page table entry, is used to select one of the seven PAT register fields to acquire the memory type for the desired page (PATi is defined as bit 7 for 4-Kbyte PTEs and bit 12 for PDEs which map to 2-Mbyte or 4-Mbyte pages). The memory type from the PAT is used instead of the PCD and PWT for the effective memory type.

A 2-bit index consisting of PCD and PWT bits of the page table entry is used to select one of four PAT register fields when PAE (page address extensions) is enabled, or when the PDE doesn't describe a large page. In the latter case, the PATi bit for a PTE (bit 7) corresponds to the page size bit in a PDE. Therefore, the OS should only use PA0-3 when setting the memory type for a page table that is also used as a page directory. See Table 15.

PATi	PCD	PWT	PAT Entry
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Table 15. PATi 3-Bit Encodings

MTRRs and PATThe processor contains MTRRs as described earlier which
provide a limited way of assigning memory types to specific
regions. However, the page tables allow memory types to be
assigned to the pages used for linear to physical translation.

The memory type as defined by PAT and MTRRs are combined to determine the effective memory type as listed in Table 16 and Table 17. Shaded areas indicate reserved settings.

AMD Athlon[™] Processor x86 Code Optimization

PAT Memory Type	MTRR Memory Type	Effective Memory Type
UC-	WB, WT, WP, WC	UC-Page
	UC	UC-MTRR
WC	Х	WC
WT	WB, WT	WT
	UC	UC
	WC	CD
	WP	CD
WP	WB, WP	WP
	UC	UC-MTRR
	WC, WT	CD
WB	WB	WB
	UC	UC
	WC	WC
	WT	WT
	WP	WP

Table 16. Effective Memory Type Based on PAT and MTRRs

Notes:

1. UC-MTRR indicates that the UC attribute came from the MTRRs and that the processor caches should not be probed for performance reasons.

2. UC-Page indicates that the UC attribute came from the page tables and that the processor caches must be probed due to page aliasing.

3. All reserved combinations default to CD.

Table 17.	Final Output Memory Types
-----------	---------------------------

	Input Me	emory Type	9	Outpu			
	WrMem	ype	forceCD ⁵				
RdMem		Effective. MType		RdMem	WrMem	MemType	Note
•	•	UC	-	•	•	UC	1
•	•	CD	-	•	•	CD	1
•	•	WC	-	•	•	WC	1
•	•	WT	-	•	•	WT	1
•	•	WP	-	•	•	WP	1
•	•	WB	-	•	•	WB	
•	•	-	•	•	•	CD	1, 2
•		UC	-	•		UC	
•		CD	-	•		CD	
•		WC	-	•		WC	
•		WT	-	•		CD	3
•		WP	-	•		WP	1
•		WB	-	•		CD	3
•		-	•	•		CD	2
	•	UC	-		•	UC	
	•	CD	-		٠	CD	
	•	WC	-		٠	WC	
	•	WT	-		•	CD	6
	•	WP	-		•	CD	6
	•	WB	-		•	CD	6
	•	-	•		•	CD	2
•	•	UC	-		•	UC	

Input Memory Type				Outp			
RdMem	WrMem	lype	forceCD ⁵				
		Effective. MType		RdMem	WrMem	MemType	Note
•	•	CD	-	•	•	CD	
•	•	WC	-	•	•	WC	
•	•	WT	-	•	•	WT	
•	•	WP	-	•	•	WP	
٠	•	WB	-	•	•	WT	4
•	•	-	•	•	•	CD	2

Table 17. Final Output Memory Types (Continued)

2. ForceCD must cause the MTRR memory type to be ignored in order to avoid x's.

3. D-I should always be WP because the BIOS will only program RdMem-WrIO for WP. CD is forced to preserve the write-protect intent.

4. Since cached IO lines cannot be copied back to IO, the processor forces WB to WT to prevent cached IO from going dirty.

5. ForceCD. The memory type is forced CD due to (1) CR0[CD]=1, (2) memory type is for the ITLB and the I-Cache is disabled or for the DTLB and the D-Cache is disabled, (3) when clean victims must be written back and RdIO and WrIO and WT, WB, or WP, or (4) access to Local APIC space.

6. The processor does not support this memory type.

MTRR Fixed-Range
Register FormatTable 18 lists the memory segments defined in each of the
MTRR fixed-range registers. (See also "Standard MTRR Types
and Properties" on page 250).

Address Range (in hexadecimal)								Dogistor	
63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0	Register	
70000-	60000-	50000-	40000-	30000-	20000-	10000-	00000-	MTRR_fix64K_00000	
7FFFF	6FFFF	5FFFF	4FFFF	3FFFF	2FFFF	1FFFF	0FFFF		
9C000-	98000-	94000-	90000-	8C000-	88000-	84000-	80000-	MTRR_fix16K_80000	
9FFFF	9BFFF	97FFF	93FFF	8FFFF	8BFFF	87FFF	83FFF		
BC000-	B8000-	B4000-	B0000-	AC000-	A8000-	A4000-	A0000-	MTRR_fix16K_A0000	
BFFFF	BBFFF	B7FFF	B3FFF	AFFFF	ABFFF	A7FFF	A3FFF		
C7000-	C6000-	C5000-	C4000-	C3000-	C2000-	C1000-	C0000-	MTRR_fix4K_C0000	
C7FFF	C6FFF	C5FFF	C4FFF	C3FFF	C2FFF	C1FFF	C0FFF		
CF000-	CE000-	CD000-	CC000-	CB000-	CA000-	C9000-	C8000-	MTRR_fix4K_C8000	
CFFFF	CEFFF	CDFFF	CCFFF	CBFFF	CAFFF	C9FFF	C8FFF		
D7000-	D6000-	D5000-	D4000-	D3000-	D2000-	D1000-	D0000-	MTRR_fix4K_D0000	
D7FFF	D6FFF	D5FFF	D4FFF	D3FFF	D2FFF	D1FFF	D0FFF		
DF000-	DE000-	DD000-	DC000-	DB000-	DA000-	D9000-	D8000-	MTRR_fix4K_D8000	
DFFFF	DEFFF	DDFFF	DCFFF	DBFFF	DAFFF	D9FFF	D8FFF		
E7000-	E6000-	E5000-	E4000-	E3000-	E2000-	E1000-	E0000-	MTRR_fix4K_E0000	
E7FFF	E6FFF	E5FFF	E4FFF	E3FFF	E2FFF	E1FFF	E0FFF		
EF000-	EE000-	ED000-	EC000-	EB000-	EA000-	E9000-	E8000-	MTRR_fix4K_E8000	
EFFFF	EEFFF	EDFFF	ECFFF	EBFFF	EAFFF	E9FFF	E8FFF		
F7000-	F6000-	F5000-	F4000-	F3000-	F2000-	F1000-	F0000-	MTRR_fix4K_F0000	
F7FFF	F6FFF	F5FFF	F4FFF	F3FFF	F2FFF	F1FFF	F0FFF		
FF000-	FE000-	FD000-	FC000-	FB000-	FA000-	F9000-	F8000-	MTRR_fix4K_F8000	
FFFFF	FEFFF	FDFFF	FCFFF	FBFFF	FAFFF	F9FFF	F8FFF		

 Table 18.
 MTRR Fixed Range Register Format

Variable-Range
MTRRsA variable MTRR can be programmed to start at address
0000_0000h because the fixed MTRRs always override the
variable ones. However, it is recommended not to create an
overlap.

The upper two variable MTRRs should not be used by the BIOS and are reserved for operating system use.

Variable-Range MTRR
Register FormatThe variable address range is power of 2 sized and aligned. The
range of supported sizes is from 2^{12} to 2^{36} in powers of 2. The
AMD Athlon processor does not implement A[35:32].




Figure 16. MTRRphysBasen Register Format

Note:	A software attempt to write to reserved bits will generate a
	general protection exception.

Physical Base	Specifies a 24-bit value which is extended by 12 bits to form the base address of the region defined in the register pair.
Туре	See "Standard MTRR Types and Properties" on page 250.




Figure 17. MTRRphysMaskn Register Format

Note: A software attempt to write to reserved bits will generate a general protection exception.

Physical	Specifies a 24-bit mask to determine the range of
Mask	the region defined in the register pair.

V Enables the register pair when set (V = 0 at reset).

Mask values can represent discontinuous ranges (when the mask defines a lower significant bit as zero and a higher significant bit as one). In a discontinuous range, the memory area not mapped by the mask value is set to the default type. Discontinuous ranges should not be used.

The range that is mapped by the variable-range MTRR register pair must meet the following range size and alignment rule:

- Each defined memory range must have a size equal to 2ⁿ (11 < n < 36).
- The base address for the address pair must be aligned to a similar 2ⁿ boundary.

An example of a variable MTRR pair is as follows:

To map the address range from 8 Mbytes (0080_0000h) to 16 Mbytes (00FF_FFFh) as writeback memory, the base register should be loaded with 80_0006h, and the mask should be loaded with FFF8_00800h.

MTRR MSR Format This table defines the model-specific registers related to the memory type range register implementation. All MTRRs are defined to be 64 bits.

Register Address	Register Name	Description
0FEh	MTRRcap	See "MTRR Capability Register Format" on page 248.
200h	MTRR Base0	See "MTRRphysBasen Register Format" on page 257.
201h	MTRR Mask0	See "MTRRphysMaskn Register Format" on page 258.
202h	MTRR Base1	
203h	MTRR Mask1	
204h	MTRR Base2	
205h	MTRR Mask2	
206h	MTRR Base3	
207h	MTRR Mask3	
208h	MTRR Base4	
209h	MTRR Mask4	
20Ah	MTRR Base5	
20Bh	MTRR Mask5	
20Ch	MTRR Base6	
20Dh	MTRR Mask6	
20Eh	MTRR Base7	
20Fh	MTRR Mask7	
250h	MTRRFIX64k_00000	
258h	MTRRFIX16k_80000	
259h	MTRRFIX16k_A0000	
268h	MTRRFIX4k_C0000	
269h	MTRRFIX4k_C8000	
26Ah	MTRRFIX4k_D0000	See "MTRR Fixed-Range Register Format" on page 256.
26Bh	MTRRFIX4k_D8000	
26Ch	MTRRFIX4k_E0000	7
26Dh	MTRRFIX4k_E8000	
26Eh	MTRRFIX4k_F0000	7
26Fh	MTRRFIX4k_F8000	1
2FFh	MTRRdefType	See "MTRR Default Type Register Format" on page 249.

 Table 19.
 MTRR-Related Model-Specific Register (MSR) Map

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000

Appendix F

Instruction Dispatch and Execution Resources/Timing

This chapter describes the MacroOPs generated by each decoded instruction, along with the relative static execution latencies of these groups of operations. Tables 20 through 25 starting on page 263 define the following instructions: integer, MMX, MMX extensions, floating-point, 3DNow!, and 3DNow! extensions.

The first column in these tables indicates the instruction mnemonic and operand types with the following notations:

- *reg8*—byte integer register defined by instruction byte(s) or bits 5, 4, and 3 of the modR/M byte
- *mreg8*—byte integer register defined by bits 2, 1, and 0 of the modR/M byte
- *reg16/32*—word and doubleword integer register defined by instruction byte(s) or bits 5, 4, and 3 of the modR/M byte
- *mreg16/32*—word and doubleword integer register defined by bits 2, 1, and 0 of the modR/M byte
- *mem8*—byte memory location
- *mem16/32*—word or doubleword memory location
- *mem32/48*—doubleword or 6-byte memory location
- *mem48*—48-bit integer value in memory
- *mem64*—64-bit value in memory
- *imm8/16/32*—8-bit, 16-bit or 32-bit immediate value
- *disp8*—8-bit displacement value

AMD Athlon[™] Processor x86 Code Optimization

- *disp16/32*—16-bit or 32-bit displacement value
- *disp32/48*—32-bit or 48-bit displacement value
- *eXX*—register width depending on the operand size
- *mem32real*—32-bit floating-point value in memory
- *mem64real*—64-bit floating-point value in memory
- *mem80real*—80-bit floating-point value in memory
- *mmreg*—MMX/3DNow! register
- *mmreg1*—MMX/3DNow! register defined by bits 5, 4, and 3 of the modR/M byte
- *mmreg2*—MMX/3DNow! register defined by bits 2, 1, and 0 of the modR/M byte

The second and third columns list all applicable encoding opcode bytes.

The fourth column lists the modR/M byte used by the instruction. The modR/M byte defines the instruction as register or memory form. If mod bits 7 and 6 are documented as mm (memory form), mm can only be 10b, 01b, or 00b.

The fifth column lists the type of instruction decode— DirectPath or VectorPath (see "DirectPath Decoder" on page 203 and "VectorPath Decoder" on page 203 for more information). The AMD Athlon processor enhanced decode logic can process three instructions per clock.

The FPU, MMX, and 3DNow! instruction tables have an additional column that lists the possible FPU execution pipelines available for use by any particular DirectPath decoded operation. Typically, VectorPath instructions require more than one execution pipe resource.

The sixth column lists the static execution latency. The static execution latency is defined as the number of clocks it takes to execute an instruction, or, more directly, the time it takes to execute the serially-dependent sequence of OPs that comprise each instruction. It is assumed that the instruction is an L1 hit that has already been fetched, decoded, and the operations loaded into the scheduler. It is the best case scenario which assumes no other instructions executing in the processor. The following format is used to describe the static execution latency:

x—singular clock count

x-*y*—possible latency range from x to y clocks

x/y—x equals the 16-bit timing and y equals the 32-bit timing y: latency from address register operand(s)

~ — clock count is not available

Table 20.	Integer	Instructions
-----------	---------	--------------

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
AAA	37h			VectorPath	6	
AAD imm8	D5h			VectorPath	6	
AAM imm8	D4h			VectorPath	16	
AAS	3Fh			VectorPath	6	
ADC mreg8, reg8	10h		11-ххх-ххх	DirectPath	1	
ADC mem8, reg8	10h		mm-xxx-xxx	DirectPath	4	
ADC mreg16/32, reg16/32	11h		11-ххх-ххх	DirectPath	1	
ADC mem16/32, reg16/32	11h		mm-xxx-xxx	DirectPath	4	
ADC reg8, mreg8	12h		11-ххх-ххх	DirectPath	1	
ADC reg8, mem8	12h		mm-xxx-xxx	DirectPath	4	
ADC reg16/32, mreg16/32	13h		11-ххх-ххх	DirectPath	1	
ADC reg16/32, mem16/32	13h		mm-xxx-xxx	DirectPath	4	
ADC AL, imm8	14h			DirectPath	1	
ADC EAX, imm16/32	15h			DirectPath	1	
ADC mreg8, imm8	80h		11-010-xxx	DirectPath	1	
ADC mem8, imm8	80h		mm-010-xxx	DirectPath	4	
ADC mreg16/32, imm16/32	81h		11-010-xxx	DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
ADC mem16/32, imm16/32	81h		mm-010-xxx	DirectPath	4	
ADC mreg16/32, imm8 (sign extended)	83h		11-010-ххх	DirectPath	1	
ADC mem16/32, imm8 (sign extended)	83h		mm-010-xxx	DirectPath	4	
ADD mreg8, reg8	00h		11-ххх-ххх	DirectPath	1	
ADD mem8, reg8	00h		mm-xxx-xxx	DirectPath	4	
ADD mreg16/32, reg16/32	01h		11-ххх-ххх	DirectPath	1	
ADD mem16/32, reg16/32	01h		mm-xxx-xxx	DirectPath	4	
ADD reg8, mreg8	02h		11-ххх-ххх	DirectPath	1	
ADD reg8, mem8	02h		mm-xxx-xxx	DirectPath	4	
ADD reg16/32, mreg16/32	03h		11-ххх-ххх	DirectPath	1	
ADD reg16/32, mem16/32	03h		mm-xxx-xxx	DirectPath	4	
ADD AL, imm8	04h			DirectPath	1	
ADD EAX, imm16/32	05h			DirectPath	1	
ADD mreg8, imm8	80h		11-000-ххх	DirectPath	1	
ADD mem8, imm8	80h		mm-000-xxx	DirectPath	4	
ADD mreg16/32, imm16/32	81h		11-000-ххх	DirectPath	1	
ADD mem16/32, imm16/32	81h		mm-000-xxx	DirectPath	4	
ADD mreg16/32, imm8 (sign extended)	83h		11-000-xxx	DirectPath	1	
ADD mem16/32, imm8 (sign extended)	83h		mm-000-xxx	DirectPath	4	
AND mreg8, reg8	20h		11-ххх-ххх	DirectPath	1	
AND mem8, reg8	20h		mm-xxx-xxx	DirectPath	4	
AND mreg16/32, reg16/32	21h		11-ххх-ххх	DirectPath	1	
AND mem16/32, reg16/32	21h		mm-xxx-xxx	DirectPath	4	
AND reg8, mreg8	22h		11-ххх-ххх	DirectPath	1	
AND reg8, mem8	22h		mm-xxx-xxx	DirectPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
AND reg16/32, mreg16/32	23h		11-ххх-ххх	DirectPath	1	
AND reg16/32, mem16/32	23h		mm-xxx-xxx	DirectPath	4	
AND AL, imm8	24h			DirectPath	1	
AND EAX, imm16/32	25h			DirectPath	1	
AND mreg8, imm8	80h		11-100-xxx	DirectPath	1	
AND mem8, imm8	80h		mm-100-xxx	DirectPath	4	
AND mreg16/32, imm16/32	81h		11-100-xxx	DirectPath	1	
AND mem16/32, imm16/32	81h		mm-100-xxx	DirectPath	4	
AND mreg16/32, imm8 (sign extended)	83h		11-100-xxx	DirectPath	1	
AND mem16/32, imm8 (sign extended)	83h		mm-100-xxx	DirectPath	4	
ARPL mreg16, reg16	63h		11-ххх-ххх	VectorPath	15	
ARPL mem16, reg16	63h		mm-xxx-xxx	VectorPath	19	
BOUND reg16/32, mem16/32:mem16/32	62h		mm-xxx-xxx	VectorPath	6	
BSF reg16/32, mreg16/32	0Fh	BCh	11-ххх-ххх	VectorPath	8	
BSF reg16/32, mem16/32	0Fh	BCh	mm-xxx-xxx	VectorPath	12/11	
BSR reg16/32, mreg16/32	0Fh	BDh	11-ххх-ххх	VectorPath	10	
BSR reg16/32, mem16/32	0Fh	BDh	mm-xxx-xxx	VectorPath	14/13	
BSWAP EAX	0Fh	C8h		DirectPath	1	
BSWAP ECX	0Fh	C9h		DirectPath	1	
BSWAP EDX	0Fh	CAh		DirectPath	1	
BSWAP EBX	0Fh	CBh		DirectPath	1	
BSWAP ESP	0Fh	CCh		DirectPath	1	
BSWAP EBP	0Fh	CDh		DirectPath	1	
BSWAP ESI	0Fh	CEh		DirectPath	1	
BSWAP EDI	0Fh	CFh		DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
BT mreg16/32, reg16/32	0Fh	A3h	11-xxx-xxx	DirectPath	1	
BT mem16/32, reg16/32	0Fh	A3h	mm-xxx-xxx	VectorPath	8	
BT mreg16/32, imm8	0Fh	BAh	11-100-ххх	DirectPath	1	
BT mem16/32, imm8	0Fh	BAh	mm-100-xxx	DirectPath	4	
BTC mreg16/32, reg16/32	0Fh	BBh	11-xxx-xxx	VectorPath	2	
BTC mem16/32, reg16/32	0Fh	BBh	mm-xxx-xxx	VectorPath	9	
BTC mreg16/32, imm8	0Fh	BAh	11-111-ххх	VectorPath	2	
BTC mem16/32, imm8	0Fh	BAh	mm-111-xxx	VectorPath	6	
BTR mreg16/32, reg16/32	0Fh	B3h	11-ххх-ххх	VectorPath	2	
BTR mem16/32, reg16/32	0Fh	B3h	mm-xxx-xxx	VectorPath	9	
BTR mreg16/32, imm8	0Fh	BAh	11-110-ххх	VectorPath	2	
BTR mem16/32, imm8	0Fh	BAh	mm-110-xxx	VectorPath	6	
BTS mreg16/32, reg16/32	0Fh	ABh	11-ххх-ххх	VectorPath	2	
BTS mem16/32, reg16/32	0Fh	ABh	mm-xxx-xxx	VectorPath	9	
BTS mreg16/32, imm8	0Fh	BAh	11-101-xxx	VectorPath	2	
BTS mem16/32, imm8	0Fh	BAh	mm-101-xxx	VectorPath	6	
CALL full pointer	9Ah			VectorPath	18	
CALL near imm16/32	E8h			VectorPath	3	2
CALL near mreg32 (indirect)	FFh		11-010-ххх	VectorPath	4	
CALL near mem32 (indirect)	FFh		mm-010-xxx	VectorPath	4	
CALL mem16:16/32	FFh		11-011-ххх	VectorPath	19	
CBW/CWDE	98h			DirectPath	1	
CLC	F8h			DirectPath	1	
CLD	FCh			VectorPath	1	
CLI	FAh			VectorPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is 20+(3*n) for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
CLTS	0Fh	06h		VectorPath	10	
CMC	F5h			DirectPath	1	
CMOVA/CMOVNBE reg16/32, reg16/32	0Fh	47h	11-ххх-ххх	DirectPath	1	
CMOVA/CMOVNBE reg16/32, mem16/32	0Fh	47h	mm-xxx-xxx	DirectPath	4	
CMOVAE/CMOVNB/CMOVNC reg16/32, mem16/32	0Fh	43h	11-xxx-xxx	DirectPath	1	
CMOVAE/CMOVNB/CMOVNC mem16/32, mem16/32	0Fh	43h	mm-xxx-xxx	DirectPath	4	
CMOVB/CMOVC/CMOVNAE reg16/32, reg16/32	0Fh	42h	11-ххх-ххх	DirectPath	1	
CMOVB/CMOVC/CMOVNAE mem16/32, reg16/32	0Fh	42h	mm-xxx-xxx	DirectPath	4	
CMOVBE/CMOVNA reg16/32, reg16/32	0Fh	46h	11-ххх-ххх	DirectPath	1	
CMOVBE/CMOVNA reg16/32, mem16/32	0Fh	46h	mm-xxx-xxx	DirectPath	4	
CMOVE/CMOVZ reg16/32, reg16/32	0Fh	44h	11-ххх-ххх	DirectPath	1	
CMOVE/CMOVZ reg16/32, mem16/32	0Fh	44h	mm-xxx-xxx	DirectPath	4	
CMOVG/CMOVNLE reg16/32, reg16/32	0Fh	4Fh	11-xxx-xxx	DirectPath	1	
CMOVG/CMOVNLE reg16/32, mem16/32	0Fh	4Fh	mm-xxx-xxx	DirectPath	4	
CMOVGE/CMOVNL reg16/32, reg16/32	0Fh	4Dh	11-ххх-ххх	DirectPath	1	
CMOVGE/CMOVNL reg16/32, mem16/32	0Fh	4Dh	mm-xxx-xxx	DirectPath	4	
CMOVL/CMOVNGE reg16/32, reg16/32	0Fh	4Ch	11-ххх-ххх	DirectPath	1	
CMOVL/CMOVNGE reg16/32, mem16/32	0Fh	4Ch	mm-xxx-xxx	DirectPath	4	
CMOVLE/CMOVNG reg16/32, reg16/32	0Fh	4Eh	11-ххх-ххх	DirectPath	1	
CMOVLE/CMOVNG reg16/32, mem16/32	0Fh	4Eh	mm-xxx-xxx	DirectPath	4	
CMOVNE/CMOVNZ reg16/32, reg16/32	0Fh	45h	11-ххх-ххх	DirectPath	1	
CMOVNE/CMOVNZ reg16/32, mem16/32	0Fh	45h	mm-xxx-xxx	DirectPath	4	
CMOVNO reg16/32, reg16/32	0Fh	41h	11-ххх-ххх	DirectPath	1	
CMOVNO reg16/32, mem16/32	0Fh	41h	mm-xxx-xxx	DirectPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
CMOVNP/CMOVPO reg16/32, reg16/32	0Fh	4Bh	11-ххх-ххх	DirectPath	1	
CMOVNP/CMOVPO reg16/32, mem16/32	0Fh	4Bh	mm-xxx-xxx	DirectPath	4	
CMOVNS reg16/32, reg16/32	0Fh	49h	11-ххх-ххх	DirectPath	1	
CMOVNS reg16/32, mem16/32	0Fh	49h	mm-xxx-xxx	DirectPath	4	
CMOVO reg16/32, reg16/32	0Fh	40h	11-xxx-xxx	DirectPath	1	
CMOVO reg16/32, mem16/32	0Fh	40h	mm-xxx-xxx	DirectPath	4	
CMOVP/CMOVPE reg16/32, reg16/32	0Fh	4Ah	11-xxx-xxx	DirectPath	1	
CMOVP/CMOVPE reg16/32, mem16/32	0Fh	4Ah	mm-xxx-xxx	DirectPath	4	
CMOVS reg16/32, reg16/32	0Fh	48h	11-ххх-ххх	DirectPath	1	
CMOVS reg16/32, mem16/32	0Fh	48h	mm-xxx-xxx	DirectPath	4	
CMP mreg8, reg8	38h		11-xxx-xxx	DirectPath	1	
CMP mem8, reg8	38h		mm-xxx-xxx	DirectPath	4	
CMP mreg16/32, reg16/32	39h		11-xxx-xxx	DirectPath	1	
CMP mem16/32, reg16/32	39h		mm-xxx-xxx	DirectPath	4	
CMP reg8, mreg8	3Ah		11-ххх-ххх	DirectPath	1	
CMP reg8, mem8	3Ah		mm-xxx-xxx	DirectPath	4	
CMP reg16/32, mreg16/32	3Bh		11-xxx-xxx	DirectPath	1	
CMP reg16/32, mem16/32	3Bh		mm-xxx-xxx	DirectPath	4	
CMP AL, imm8	3Ch			DirectPath	1	
CMP EAX, imm16/32	3Dh			DirectPath	1	
CMP mreg8, imm8	80h		11-111-ххх	DirectPath	1	
CMP mem8, imm8	80h		mm-111-xxx	DirectPath	4	1
CMP mreg16/32, imm16/32	81h		11-111-ххх	DirectPath	1	
CMP mem16/32, imm16/32	81h		mm-111-xxx	DirectPath	4	
CMP mreg16/32, imm8 (sign extended)	83h		11-111-xxx	DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
CMP mem16/32, imm8 (sign extended)	83h		mm-111-xxx	DirectPath	4	
CMPSB mem8,mem8	A6h			VectorPath	6	8
CMPSW mem16, mem32	A7h			VectorPath	6	8
CMPSD mem32, mem32	A7h			VectorPath	6	8
CMPXCHG mreg8, reg8	0Fh	B0h	11-ххх-ххх	VectorPath	3	
CMPXCHG mem8, reg8	0Fh	B0h	mm-xxx-xxx	VectorPath	6	
CMPXCHG mreg16/32, reg16/32	0Fh	B1h	11-ххх-ххх	VectorPath	3	
CMPXCHG mem16/32, reg16/32	0Fh	B1h	mm-xxx-xxx	VectorPath	6	
CMPXCHG8B mem64	0Fh	C7h	mm-xxx-xxx	VectorPath	39	
CPUID	0Fh	A2h		VectorPath	42	
CWD/CDQ	99h			DirectPath	1	
DAA	27h			VectorPath	8	
DAS	2Fh			VectorPath	8	
DEC EAX	48h			DirectPath	1	
DEC ECX	49h			DirectPath	1	
DEC EDX	4Ah			DirectPath	1	
DEC EBX	4Bh			DirectPath	1	
DEC ESP	4Ch			DirectPath	1	
DEC EBP	4Dh			DirectPath	1	
DEC ESI	4Eh			DirectPath	1	
DEC EDI	4Fh			DirectPath	1	
DEC mreg8	FEh		11-001-ххх	DirectPath	1	
DEC mem8	FEh		mm-001-xxx	DirectPath	4	
DEC mreg16/32	FFh		11-001-ххх	DirectPath	1	
DEC mem16/32	FFh		mm-001-xxx	DirectPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
DIV mreg8	F6h		11-110-ххх	VectorPath	17	
DIV AL, mem8	F6h		mm-110-xxx	VectorPath	17	
DIV mreg16/32	F7h		11-110-ххх	VectorPath	24/40	
DIV EAX, mem16/32	F7h		mm-110-xxx	VectorPath	24/40	
ENTER	C8h			VectorPath	13/17/19/22	6
IDIV mreg8	F6h		11-111-ххх	VectorPath	19	
IDIV mem8	F6h		mm-111-xxx	VectorPath	20	
IDIV mreg16/32	F7h		11-111-ххх	VectorPath	26/42	
IDIV EAX, mem16/32	F7h		mm-111-xxx	VectorPath	27/43	
IMUL reg16/32, imm16/32	69h		11-ххх-ххх	VectorPath	4/5	
IMUL reg16/32, mreg16/32, imm16/32	69h		11-ххх-ххх	VectorPath	4/5	
IMUL reg16/32, mem16/32, imm16/32	69h		mm-xxx-xxx	VectorPath	7/8	
IMUL reg16/32, imm8 (sign extended)	6Bh		11-ххх-ххх	VectorPath	5	
IMUL reg16/32, mreg16/32, imm8 (signed)	6Bh		11-ххх-ххх	VectorPath	4/5	
IMUL reg16/32, mem16/32, imm8 (signed)	6Bh		mm-xxx-xxx	VectorPath	18	
IMUL mreg8	F6h		11-101-ххх	VectorPath	5	
IMUL AX, AL, mem8	F6h		mm-101-xxx	VectorPath	8	
IMUL mreg16/32	F7h		11-101-ххх	VectorPath	5/6	4
IMUL EDX:EAX, EAX, mem16/32	F7h		mm-101-xxx	VectorPath	8/9	4
IMUL reg16/32, mreg16/32	0Fh	AFh	11-ххх-ххх	VectorPath	3/4	
IMUL reg16/32, mem16/32	0Fh	AFh	mm-xxx-xxx	VectorPath	6/7	
IN AL, imm8	E4h			VectorPath	~	
IN AX, imm8	E5h			VectorPath	~	
IN EAX, imm8	E5h			VectorPath	~	
IN AL, DX	ECh			VectorPath	~	

Table 20. Integer Instructions (Continued)

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20.	Integer	Instructions	(Continued)
-----------	---------	--------------	-------------

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
IN AX, DX	EDh			VectorPath	~	
IN EAX, DX	EDh			VectorPath	~	
INC EAX	40h			DirectPath	1	
INC ECX	41h			DirectPath	1	
INC EDX	42h			DirectPath	1	
INC EBX	43h			DirectPath	1	
INC ESP	44h			DirectPath	1	
INC EBP	45h			DirectPath	1	
INC ESI	46h			DirectPath	1	
INC EDI	47h			DirectPath	1	
INC mreg8	FEh		11-000-xxx	DirectPath	1	
INC mem8	FEh		mm-000-xxx	DirectPath	4	
INC mreg16/32	FFh		11-000-xxx	DirectPath	1	
INC mem16/32	FFh		mm-000-xxx	DirectPath	4	
INVD	0Fh	08h		VectorPath	~	
INVLPG	0Fh	01h	mm-111-xxx	VectorPath	106	
JO short disp8	70h			DirectPath	1	1
JNO short disp8	71h			DirectPath	1	1
JB/JNAE/JC short disp8	72h			DirectPath	1	1
JNB/JAE/JNC short disp8	73h			DirectPath	1	1
JZ/JE short disp8	74h			DirectPath	1	1
JNZ/JNE short disp8	75h			DirectPath	1	1
JBE/JNA short disp8	76h			DirectPath	1	1
JNBE/JA short disp8	77h			DirectPath	1	1
JS short disp8	78h			DirectPath	1	1

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20.	Integer	Instructions	(Continued)
	mogor		(continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
JNS short disp8	79h			DirectPath	1	1
JP/JPE short disp8	7Ah			DirectPath	1	1
JNP/JPO short disp8	7Bh			DirectPath	1	1
JL/JNGE short disp8	7Ch			DirectPath	1	1
JNL/JGE short disp8	7Dh			DirectPath	1	1
JLE/JNG short disp8	7Eh			DirectPath	1	1
JNLE/JG short disp8	7Fh			DirectPath	1	1
JCXZ/JEC short disp8	E3h			VectorPath	2	1
JO near disp16/32	0Fh	80h		DirectPath	1	1
JNO near disp16/32	0Fh	81h		DirectPath	1	1
JB/JNAE near disp16/32	0Fh	82h		DirectPath	1	1
JNB/JAE near disp16/32	0Fh	83h		DirectPath	1	1
JZ/JE near disp16/32	0Fh	84h		DirectPath	1	1
JNZ/JNE near disp16/32	0Fh	85h		DirectPath	1	1
JBE/JNA near disp16/32	0Fh	86h		DirectPath	1	1
JNBE/JA near disp16/32	0Fh	87h		DirectPath	1	1
JS near disp16/32	0Fh	88h		DirectPath	1	1
JNS near disp16/32	0Fh	89h		DirectPath	1	1
JP/JPE near disp16/32	0Fh	8Ah		DirectPath	1	1
JNP/JPO near disp16/32	0Fh	8Bh		DirectPath	1	1
JL/JNGE near disp16/32	0Fh	8Ch		DirectPath	1	1
JNL/JGE near disp16/32	0Fh	8Dh		DirectPath	1	1
JLE/JNG near disp16/32	0Fh	8Eh		DirectPath	1	1
JNLE/JG near disp16/32	0Fh	8Fh		DirectPath	1	1
JMP near disp16/32 (direct)	E9h			DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is 20+(3*n) for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
JMP far disp32/48 (direct)	EAh			VectorPath	16	
JMP disp8 (short)	EBh			DirectPath	1	
JMP far mem32 (indirect)	EFh		mm-101-xxx	VectorPath	18	
JMP far mreg32 (indirect)	FFh		mm-101-xxx	VectorPath	18	
JMP near mreg16/32 (indirect)	FFh		11-100-xxx	DirectPath	1	
JMP near mem16/32 (indirect)	FFh		mm-100-xxx	DirectPath	4	
LAHF	9Fh			VectorPath	3	
LAR reg16/32, mreg16/32	0Fh	02h	11-ххх-ххх	VectorPath	23	
LAR reg16/32, mem16/32	0Fh	02h	mm-xxx-xxx	VectorPath	25	
LDS reg16/32, mem32/48	C5h		mm-xxx-xxx	VectorPath	14	
LEA reg16, mem16/32	8Dh		mm-xxx-xxx	VectorPath	3	5
LEA reg32, mem16/32	8Dh		mm-xxx-xxx	DirectPath	2	5
LEAVE	C9h			VectorPath	3	
LES reg16/32, mem32/48	C4h		mm-xxx-xxx	VectorPath	14	
LFS reg16/32, mem32/48	0Fh	B4h		VectorPath	14	
LGDT mem48	0Fh	01h	mm-010-xxx	VectorPath	35	
LGS reg16/32, mem32/48	0Fh	B5h		VectorPath	14	
LIDT mem48	0Fh	01h	mm-011-xxx	VectorPath	35	
LLDT mreg16	0Fh	00h	11-010-ххх	VectorPath	30	
LLDT mem16	0Fh	00h	mm-010-xxx	VectorPath	31	
LMSW mreg16	0Fh	01h	11-100-xxx	VectorPath	11	
LMSW mem16	0Fh	01h	mm-100-xxx	VectorPath	12	
LODSB AL, mem8	ACh			VectorPath	5	8
LODSW AX, mem16	ADh			VectorPath	5	8
LODSD EAX, mem32	ADh			VectorPath	4	8

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20.	Integer	Instructions	(Continued)
	mogor		(continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
LOOP disp8	E2h			VectorPath	8	
LOOPE/LOOPZ disp8	E1h			VectorPath	8	
LOOPNE/LOOPNZ disp8	E0h			VectorPath	8	
LSL reg16/32, mreg16/32	0Fh	03h	11-ххх-ххх	VectorPath	22	
LSL reg16/32, mem16/32	0Fh	03h	mm-xxx-xxx	VectorPath	24	
LSS reg16/32, mem32/48	0Fh	B2h	mm-xxx-xxx	VectorPath	15	
LTR mreg16	0Fh	00h	11-011-ххх	VectorPath	91	
LTR mem16	0Fh	00h	mm-011-xxx	VectorPath	94	
MOV mreg8, reg8	88h		11-xxx-xxx	DirectPath	1	
MOV mem8, reg8	88h		mm-xxx-xxx	DirectPath	3	
MOV mreg16/32, reg16/32	89h		11-xxx-xxx	DirectPath	1	
MOV mem16/32, reg16/32	89h		mm-xxx-xxx	DirectPath	3	
MOV reg8, mreg8	8Ah		11-xxx-xxx	DirectPath	1	
MOV reg8, mem8	8Ah		mm-xxx-xxx	DirectPath	3	
MOV reg16/32, mreg16/32	8Bh		11-xxx-xxx	DirectPath	1	
MOV reg16/32, mem16/32	8Bh		mm-xxx-xxx	DirectPath	3	
MOV mreg16, segment reg	8Ch		11-xxx-xxx	VectorPath	4	
MOV mem16, segment reg	8Ch		mm-xxx-xxx	VectorPath	4	
MOV segment reg, mreg16	8Eh		11-xxx-xxx	VectorPath	10	
MOV segment reg, mem16	8Eh		mm-xxx-xxx	VectorPath	12	
MOV AL, mem8	A0h			DirectPath	3	
MOV EAX, mem16/32	A1h			DirectPath	3	
MOV mem8, AL	A2h			DirectPath	3	
MOV mem16/32, EAX	A3h			DirectPath	3	
MOV AL, imm8	B0h			DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is 20+(3*n) for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
MOV CL, imm8	B1h			DirectPath	1	
MOV DL, imm8	B2h			DirectPath	1	
MOV BL, imm8	B3h			DirectPath	1	
MOV AH, imm8	B4h			DirectPath	1	
MOV CH, imm8	B5h			DirectPath	1	
MOV DH, imm8	B6h			DirectPath	1	
MOV BH, imm8	B7h			DirectPath	1	
MOV EAX, imm16/32	B8h			DirectPath	1	
MOV ECX, imm16/32	B9h			DirectPath	1	
MOV EDX, imm16/32	BAh			DirectPath	1	
MOV EBX, imm16/32	BBh			DirectPath	1	
MOV ESP, imm16/32	BCh			DirectPath	1	
MOV EBP, imm16/32	BDh			DirectPath	1	
MOV ESI, imm16/32	BEh			DirectPath	1	
MOV EDI, imm16/32	BFh			DirectPath	1	
MOV mreg8, imm8	C6h		11-000-ххх	DirectPath	1	
MOV mem8, imm8	C6h		mm-000-xxx	DirectPath	3	
MOV mreg16/32, imm16/32	C7h		11-000-ххх	DirectPath	1	
MOV mem16/32, imm16/32	C7h		mm-000-xxx	DirectPath	3	
MOVSB mem8,mem8	A4h			VectorPath	5	8
MOVSD mem16, mem16	A5h			VectorPath	5	8
MOVSW mem32, mem32	A5h			VectorPath	5	8
MOVSX reg16/32, mreg8	0Fh	BEh	11-xxx-xxx	DirectPath	1	
MOVSX reg16/32, mem8	0Fh	BEh	mm-xxx-xxx	DirectPath	4	
MOVSX reg32, mreg16	0Fh	BFh	11-xxx-xxx	DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
MOVSX reg32, mem16	0Fh	BFh	mm-xxx-xxx	DirectPath	4	
MOVZX reg16/32, mreg8	0Fh	B6h	11-xxx-xxx	DirectPath	1	
MOVZX reg16/32, mem8	0Fh	B6h	mm-xxx-xxx	DirectPath	4	
MOVZX reg32, mreg16	0Fh	B7h	11-ххх-ххх	DirectPath	1	
MOVZX reg32, mem16	0Fh	B7h	mm-xxx-xxx	DirectPath	4	
MUL mreg8	F6h		11-100-ххх	VectorPath	5	
MUL AL, mem8	F6h		mm-100-xx	VectorPath	8	
MUL mreg16	F7h		11-100-ххх	VectorPath	5	
MUL AX, mem16	F7h		mm-100-xxx	VectorPath	8	
MUL mreg32	F7h		11-100-ххх	VectorPath	6	
MUL EAX, mem32	F7h		mm-100-xx	VectorPath	9	
NEG mreg8	F6h		11-011-ххх	DirectPath	1	
NEG mem8	F6h		mm-011-xx	DirectPath	4	
NEG mreg16/32	F7h		11-011-ххх	DirectPath	1	
NEG mem16/32	F7h		mm-011-xx	DirectPath	4	
NOP (XCHG EAX, EAX)	90h			DirectPath	0	7
NOT mreg8	F6h		11-010-ххх	DirectPath	1	
NOT mem8	F6h		mm-010-xx	DirectPath	4	
NOT mreg16/32	F7h		11-010-ххх	DirectPath	1	
NOT mem16/32	F7h		mm-010-xx	DirectPath	4	
OR mreg8, reg8	08h		11-ххх-ххх	DirectPath	1	
OR mem8, reg8	08h		mm-xxx-xxx	DirectPath	4	
OR mreg16/32, reg16/32	09h		11-ххх-ххх	DirectPath	1	
OR mem16/32, reg16/32	09h		mm-xxx-xxx	DirectPath	4	
OR reg8, mreg8	0Ah		11-ххх-ххх	DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is 20+(3*n) for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
OR reg8, mem8	0Ah		mm-xxx-xxx	DirectPath	4	
OR reg16/32, mreg16/32	0Bh		11-ххх-ххх	DirectPath	1	
OR reg16/32, mem16/32	0Bh		mm-xxx-xxx	DirectPath	4	
OR AL, imm8	0Ch			DirectPath	1	
OR EAX, imm16/32	0Dh			DirectPath	1	
OR mreg8, imm8	80h		11-001-xxx	DirectPath	1	
OR mem8, imm8	80h		mm-001-xxx	DirectPath	4	
OR mreg16/32, imm16/32	81h		11-001-ххх	DirectPath	1	
OR mem16/32, imm16/32	81h		mm-001-xxx	DirectPath	4	
OR mreg16/32, imm8 (sign extended)	83h		11-001-xxx	DirectPath	1	
OR mem16/32, imm8 (sign extended)	83h		mm-001-xxx	DirectPath	4	
OUT imm8, AL	E6h			VectorPath	~	
OUT imm8, AX	E7h			VectorPath	~	
OUT imm8, EAX	E7h			VectorPath	~	
OUT DX, AL	EEh			VectorPath	~	
OUT DX, AX	EFh			VectorPath	~	
OUT DX, EAX	EFh			VectorPath	~	
POP ES	07h			VectorPath	11	
POP SS	17h			VectorPath	11	
POP DS	1Fh			VectorPath	11	
POP FS	0Fh	A1h		VectorPath	11	
POP GS	0Fh	A9h		VectorPath	11	
POP EAX	58h			VectorPath	4	
POP ECX	59h			VectorPath	4	
POP EDX	5Ah			VectorPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP—the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
POP EBX	5Bh			VectorPath	4	
POP ESP	5Ch			VectorPath	4	
POP EBP	5Dh			VectorPath	4	
POP ESI	5Eh			VectorPath	4	
POP EDI	5Fh			VectorPath	4	
POP mreg 16/32	8Fh		11-000-xxx	VectorPath	4	
POP mem 16/32	8Fh		mm-000-xxx	VectorPath	3	
POPA/POPAD	61h			VectorPath	7/6	
POPF/POPFD	9Dh			VectorPath	15	
PUSH ES	06h			VectorPath	3	2
PUSH CS	0Eh			VectorPath	3	
PUSH FS	0Fh	A0h		VectorPath	3	
PUSH GS	0Fh	A8h		VectorPath	3	
PUSH SS	16h			VectorPath	3	
PUSH DS	1Eh			VectorPath	3	2
PUSH EAX	50h			DirectPath	3	2
PUSH ECX	51h			DirectPath	3	2
PUSH EDX	52h			DirectPath	3	2
PUSH EBX	53h			DirectPath	3	2
PUSH ESP	54h			DirectPath	3	2
PUSH EBP	55h			DirectPath	3	2
PUSH ESI	56h			DirectPath	3	2
PUSH EDI	57h			DirectPath	3	2
PUSH imm8	6Ah			DirectPath	3	2
PUSH imm16/32	68h			DirectPath	3	2

Table 20. Integer Instructions (Continued)

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
PUSH mreg16/32	FFh		11-110-ххх	VectorPath	3	
PUSH mem16/32	FFh		mm-110-xxx	VectorPath	3	2
PUSHA/PUSHAD	60h			VectorPath	6	
PUSHF/PUSHFD	9Ch			VectorPath	4	
RCL mreg8, imm8	C0h		11-010-ххх	DirectPath	5	
RCL mem8, imm8	C0h		mm-010-xxx	VectorPath	6	
RCL mreg16/32, imm8	C1h		11-010-ххх	DirectPath	5	
RCL mem16/32, imm8	C1h		mm-010-xxx	VectorPath	6	
RCL mreg8, 1	D0h		11-010-ххх	DirectPath	1	
RCL mem8, 1	D0h		mm-010-xxx	DirectPath	4	
RCL mreg16/32, 1	D1h		11-010-ххх	DirectPath	1	
RCL mem16/32, 1	D1h		mm-010-xxx	DirectPath	4	
RCL mreg8, CL	D2h		11-010-ххх	DirectPath	5	
RCL mem8, CL	D2h		mm-010-xxx	VectorPath	6	
RCL mreg16/32, CL	D3h		11-010-ххх	DirectPath	5	
RCL mem16/32, CL	D3h		mm-010-xxx	VectorPath	6	
RCR mreg8, imm8	C0h		11-011-ххх	DirectPath	5	
RCR mem8, imm8	C0h		mm-011-xxx	VectorPath	6	
RCR mreg16/32, imm8	C1h		11-011-ххх	DirectPath	5	
RCR mem16/32, imm8	C1h		mm-011-xxx	VectorPath	6	
RCR mreg8, 1	D0h		11-011-ххх	DirectPath	1	
RCR mem8, 1	D0h		mm-011-xxx	DirectPath	4	
RCR mreg16/32, 1	D1h		11-011-xxx	DirectPath	1	1
RCR mem16/32, 1	D1h		mm-011-xxx	DirectPath	4	
RCR mreg8, CL	D2h		11-011-xxx	DirectPath	5	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
RCR mem8, CL	D2h		mm-011-xxx	VectorPath	6	
RCR mreg16/32, CL	D3h		11-011-ххх	DirectPath	5	
RCR mem16/32, CL	D3h		mm-011-xxx	VectorPath	6	
RDMSR	0Fh	32h		VectorPath	~	
RDPMC	0Fh	33h		VectorPath	~	
RDTSC	0Fh	31h		VectorPath	11	
RET near imm16	C2h			VectorPath	5	
RET near	C3h			VectorPath	5	
RET far imm16	CAh			VectorPath	16	
RET far	CBh			VectorPath	16	
ROL mreg8, imm8	C0h		11-000-xxx	DirectPath	1	3
ROL mem8, imm8	C0h		mm-000-xxx	DirectPath	4	3
ROL mreg16/32, imm8	C1h		11-000-xxx	DirectPath	1	3
ROL mem16/32, imm8	C1h		mm-000-xxx	DirectPath	4	3
ROL mreg8, 1	D0h		11-000-xxx	DirectPath	1	
ROL mem8, 1	D0h		mm-000-xxx	DirectPath	4	
ROL mreg16/32, 1	D1h		11-000-xxx	DirectPath	1	
ROL mem16/32, 1	D1h		mm-000-xxx	DirectPath	4	
ROL mreg8, CL	D2h		11-000-xxx	DirectPath	1	3
ROL mem8, CL	D2h		mm-000-xxx	DirectPath	4	3
ROL mreg16/32, CL	D3h		11-000-xxx	DirectPath	1	3
ROL mem16/32, CL	D3h		mm-000-xxx	DirectPath	4	3
ROR mreg8, imm8	C0h		11-001-xxx	DirectPath	1	3
ROR mem8, imm8	C0h		mm-001-xxx	DirectPath	4	3
ROR mreg16/32, imm8	C1h		11-001-xxx	DirectPath	1	3

Table 20. Integer Instructions (Continued)

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
ROR mem16/32, imm8	C1h		mm-001-xxx	DirectPath	4	3
ROR mreg8, 1	D0h		11-001-ххх	DirectPath	1	
ROR mem8, 1	D0h		mm-001-xxx	DirectPath	4	
ROR mreg16/32, 1	D1h		11-001-ххх	DirectPath	1	
ROR mem16/32, 1	D1h		mm-001-xxx	DirectPath	4	
ROR mreg8, CL	D2h		11-001-ххх	DirectPath	1	3
ROR mem8, CL	D2h		mm-001-xxx	DirectPath	4	3
ROR mreg16/32, CL	D3h		11-001-ххх	DirectPath	1	3
ROR mem16/32, CL	D3h		mm-001-xxx	DirectPath	4	3
SAHF	9Eh			VectorPath	2	
SAR mreg8, imm8	C0h		11-111-ххх	DirectPath	1	3
SAR mem8, imm8	C0h		mm-111-xxx	DirectPath	4	3
SAR mreg16/32, imm8	C1h		11-111-ххх	DirectPath	1	3
SAR mem16/32, imm8	C1h		mm-111-xxx	DirectPath	4	3
SAR mreg8, 1	D0h		11-111-ххх	DirectPath	1	
SAR mem8, 1	D0h		mm-111-xxx	DirectPath	4	
SAR mreg16/32, 1	D1h		11-111-ххх	DirectPath	1	
SAR mem16/32, 1	D1h		mm-111-xxx	DirectPath	4	
SAR mreg8, CL	D2h		11-111-ххх	DirectPath	1	3
SAR mem8, CL	D2h		mm-111-xxx	DirectPath	4	3
SAR mreg16/32, CL	D3h		11-111-ххх	DirectPath	1	3
SAR mem16/32, CL	D3h		mm-111-xxx	DirectPath	4	3
SBB mreg8, reg8	18h		11-ххх-ххх	DirectPath	1	
SBB mem8, reg8	18h		mm-xxx-xxx	DirectPath	4	
SBB mreg16/32, reg16/32	19h		11-ххх-ххх	DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
SBB mem16/32, reg16/32	19h		mm-xxx-xxx	DirectPath	4	
SBB reg8, mreg8	1Ah		11-ххх-ххх	DirectPath	1	
SBB reg8, mem8	1Ah		mm-xxx-xxx	DirectPath	4	
SBB reg16/32, mreg16/32	1Bh		11-xxx-xxx	DirectPath	1	
SBB reg16/32, mem16/32	1Bh		mm-xxx-xxx	DirectPath	4	
SBB AL, imm8	1Ch			DirectPath	1	
SBB EAX, imm16/32	1Dh			DirectPath	1	
SBB mreg8, imm8	80h		11-011-ххх	DirectPath	1	
SBB mem8, imm8	80h		mm-011-xxx	DirectPath	4	
SBB mreg16/32, imm16/32	81h		11-011-ххх	DirectPath	1	
SBB mem16/32, imm16/32	81h		mm-011-xxx	DirectPath	4	
SBB mreg16/32, imm8 (sign extended)	83h		11-011-ххх	DirectPath	1	
SBB mem16/32, imm8 (sign extended)	83h		mm-011-xxx	DirectPath	4	
SCASB AL, mem8	AEh			VectorPath	4	8
SCASW AX, mem16	AFh			VectorPath	4	8
SCASD EAX, mem32	AFh			VectorPath	4	8
SETO mreg8	0Fh	90h	11-ххх-ххх	DirectPath	1	
SETO mem8	0Fh	90h	mm-xxx-xxx	DirectPath	3	
SETNO mreg8	0Fh	91h	11-ххх-ххх	DirectPath	1	
SETNO mem8	0Fh	91h	mm-xxx-xxx	DirectPath	3	
SETB/SETC/SETNAE mreg8	0Fh	92h	11-ххх-ххх	DirectPath	1	
SETB/SETC/SETNAE mem8	0Fh	92h	mm-xxx-xxx	DirectPath	3	
SETAE/SETNB/SETNC mreg8	0Fh	93h	11-ххх-ххх	DirectPath	1	
SETAE/SETNB/SETNC mem8	0Fh	93h	mm-xxx-xxx	DirectPath	3	
SETE/SETZ mreg8	0Fh	94h	11-ххх-ххх	DirectPath	1	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is 20+(3*n) for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
SETE/SETZ mem8	0Fh	94h	mm-xxx-xxx	DirectPath	3	
SETNE/SETNZ mreg8	0Fh	95h	11-ххх-ххх	DirectPath	1	
SETNE/SETNZ mem8	0Fh	95h	mm-xxx-xxx	DirectPath	3	
SETBE/SETNA mreg8	0Fh	96h	11-xxx-xxx	DirectPath	1	
SETBE/SETNA mem8	0Fh	96h	mm-xxx-xxx	DirectPath	3	
SETA/SETNBE mreg8	0Fh	97h	11-ххх-ххх	DirectPath	1	
SETA/SETNBE mem8	0Fh	97h	mm-xxx-xxx	DirectPath	3	
SETS mreg8	0Fh	98h	11-ххх-ххх	DirectPath	1	
SETS mem8	0Fh	98h	mm-xxx-xxx	DirectPath	3	
SETNS mreg8	0Fh	99h	11-ххх-ххх	DirectPath	1	
SETNS mem8	0Fh	99h	mm-xxx-xxx	DirectPath	3	
SETP/SETPE mreg8	0Fh	9Ah	11-ххх-ххх	DirectPath	1	
SETP/SETPE mem8	0Fh	9Ah	mm-xxx-xxx	DirectPath	3	
SETNP/SETPO mreg8	0Fh	9Bh	11-ххх-ххх	DirectPath	1	
SETNP/SETPO mem8	0Fh	9Bh	mm-xxx-xxx	DirectPath	3	
SETL/SETNGE mreg8	0Fh	9Ch	11-ххх-ххх	DirectPath	1	
SETL/SETNGE mem8	0Fh	9Ch	mm-xxx-xxx	DirectPath	3	
SETGE/SETNL mreg8	0Fh	9Dh	11-ххх-ххх	DirectPath	1	
SETGE/SETNL mem8	0Fh	9Dh	mm-xxx-xxx	DirectPath	3	
SETLE/SETNG mreg8	0Fh	9Eh	11-ххх-ххх	DirectPath	1	
SETLE/SETNG mem8	0Fh	9Eh	mm-xxx-xxx	DirectPath	3	
SETG/SETNLE mreg8	0Fh	9Fh	11-ххх-ххх	DirectPath	1	
SETG/SETNLE mem8	0Fh	9Fh	mm-xxx-xxx	DirectPath	3	Ì
SGDT mem48	0Fh	01h	mm-000-xxx	VectorPath	17	Ì
SIDT mem48	0Fh	01h	mm-001-xxx	VectorPath	17	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
SHL/SAL mreg8, imm8	C0h		11-100-ххх	DirectPath	1	3
SHL/SAL mem8, imm8	C0h		mm-100-xxx	DirectPath	4	3
SHL/SAL mreg16/32, imm8	C1h		11-100-ххх	DirectPath	1	3
SHL/SAL mem16/32, imm8	C1h		mm-100-xxx	DirectPath	4	3
SHL/SAL mreg8, 1	D0h		11-100-ххх	DirectPath	1	
SHL/SAL mem8, 1	D0h		mm-100-xxx	DirectPath	4	
SHL/SAL mreg16/32, 1	D1h		11-100-ххх	DirectPath	1	
SHL/SAL mem16/32, 1	D1h		mm-100-xxx	DirectPath	4	
SHL/SAL mreg8, CL	D2h		11-100-ххх	DirectPath	1	3
SHL/SAL mem8, CL	D2h		mm-100-xxx	DirectPath	4	3
SHL/SAL mreg16/32, CL	D3h		11-100-xxx	DirectPath	1	3
SHL/SAL mem16/32, CL	D3h		mm-100-xxx	DirectPath	4	3
SHR mreg8, imm8	C0h		11-101-xxx	DirectPath	1	3
SHR mem8, imm8	C0h		mm-101-xxx	DirectPath	4	3
SHR mreg16/32, imm8	C1h		11-101-ххх	DirectPath	1	3
SHR mem16/32, imm8	C1h		mm-101-xxx	DirectPath	4	3
SHR mreg8, 1	D0h		11-101-xxx	DirectPath	1	
SHR mem8, 1	D0h		mm-101-xxx	DirectPath	4	
SHR mreg16/32, 1	D1h		11-101-ххх	DirectPath	1	
SHR mem16/32, 1	D1h		mm-101-xxx	DirectPath	4	
SHR mreg8, CL	D2h		11-101-ххх	DirectPath	1	3
SHR mem8, CL	D2h		mm-101-xxx	DirectPath	4	3
SHR mreg16/32, CL	D3h		11-101-xxx	DirectPath	1	3
SHR mem16/32, CL	D3h		mm-101-xxx	DirectPath	4	3
SHLD mreg16/32, reg16/32, imm8	0Fh	A4h	11-ххх-ххх	VectorPath	6	3

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
SHLD mem16/32, reg16/32, imm8	0Fh	A4h	mm-xxx-xxx	VectorPath	6	3
SHLD mreg16/32, reg16/32, CL	0Fh	A5h	11-ххх-ххх	VectorPath	6	3
SHLD mem16/32, reg16/32, CL	0Fh	A5h	mm-xxx-xxx	VectorPath	6	3
SHRD mreg16/32, reg16/32, imm8	0Fh	ACh	11-xxx-xxx	VectorPath	6	3
SHRD mem16/32, reg16/32, imm8	0Fh	ACh	mm-xxx-xxx	VectorPath	8	3
SHRD mreg16/32, reg16/32, CL	0Fh	ADh	11-xxx-xxx	VectorPath	6	3
SHRD mem16/32, reg16/32, CL	0Fh	ADh	mm-xxx-xxx	VectorPath	8	3
SLDT mreg16	0Fh	00h	11-000-ххх	VectorPath	5	
SLDT mem16	0Fh	00h	mm-000-xxx	VectorPath	5	
SMSW mreg16	0Fh	01h	11-100-ххх	VectorPath	4	
SMSW mem16	0Fh	01h	mm-100-xxx	VectorPath	3	
STC	F9h			DirectPath	1	
STD	FDh			VectorPath	2	
STI	FBh			VectorPath	4	
STOSB mem8, AL	AAh			VectorPath	4	8
STOSW mem16, AX	ABh			VectorPath	4	8
STOSD mem32, EAX	ABh			VectorPath	4	8
STR mreg16	0Fh	00h	11-001-ххх	VectorPath	5	
STR mem16	0Fh	00h	mm-001-xxx	VectorPath	5	
SUB mreg8, reg8	28h		11-ххх-ххх	DirectPath	1	
SUB mem8, reg8	28h		mm-xxx-xxx	DirectPath	4	
SUB mreg16/32, reg16/32	29h		11-ххх-ххх	DirectPath	1	
SUB mem16/32, reg16/32	29h		mm-xxx-xxx	DirectPath	4	
SUB reg8, mreg8	2Ah		11-ххх-ххх	DirectPath	1	
SUB reg8, mem8	2Ah		mm-xxx-xxx	DirectPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP—the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
SUB reg16/32, mreg16/32	2Bh		11-ххх-ххх	DirectPath	1	
SUB reg16/32, mem16/32	2Bh		mm-xxx-xxx	DirectPath	4	
SUB AL, imm8	2Ch			DirectPath	1	
SUB EAX, imm16/32	2Dh			DirectPath	1	
SUB mreg8, imm8	80h		11-101-xxx	DirectPath	1	
SUB mem8, imm8	80h		mm-101-xxx	DirectPath	4	
SUB mreg16/32, imm16/32	81h		11-101-xxx	DirectPath	1	
SUB mem16/32, imm16/32	81h		mm-101-xxx	DirectPath	4	
SUB mreg16/32, imm8 (sign extended)	83h		11-101-ххх	DirectPath	1	
SUB mem16/32, imm8 (sign extended)	83h		mm-101-xxx	DirectPath	4	
SYSCALL	0Fh	05h		VectorPath	~	
SYSENTER	0Fh	34h		VectorPath	~	
SYSEXIT	0Fh	35h		VectorPath	~	
SYSRET	0Fh	07h		VectorPath	~	
TEST mreg8, reg8	84h		11-ххх-ххх	DirectPath	1	
TEST mem8, reg8	84h		mm-xxx-xxx	DirectPath	4	
TEST mreg16/32, reg16/32	85h		11-ххх-ххх	DirectPath	1	
TEST mem16/32, reg16/32	85h		mm-xxx-xxx	DirectPath	4	
TEST AL, imm8	A8h			DirectPath	1	
TEST EAX, imm16/32	A9h			DirectPath	1	
TEST mreg8, imm8	F6h		11-000-xxx	DirectPath	1	
TEST mem8, imm8	F6h		mm-000-xxx	DirectPath	4	
TEST mreg16/32, imm16/32	F7h		11-000-xxx	DirectPath	1	
TEST mem16/32, imm16/32	F7h		mm-000-xxx	DirectPath	4	
VERR mreg16	0Fh	00h	11-100-xxx	VectorPath	11	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 20. Integer Instructions (Continued)

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	Execute Latency	Note
VERR mem16	0Fh	00h	mm-100-xxx	VectorPath	12	
VERW mreg16	0Fh	00h	11-101-ххх	VectorPath	11	
VERW mem16	0Fh	00h	mm-101-xxx	VectorPath	12	
WAIT	9Bh			DirectPath	0	7
WBINVD	0Fh	09h		VectorPath	~	
WRMSR	0Fh	30h		VectorPath	~	
XADD mreg8, reg8	0Fh	C0h	11-100-ххх	VectorPath	2	
XADD mem8, reg8	0Fh	C0h	mm-100-xxx	VectorPath	5	
XADD mreg16/32, reg16/32	0Fh	C1h	11-101-xxx	VectorPath	2	
XADD mem16/32, reg16/32	0Fh	C1h	mm-101-xxx	VectorPath	5	
XCHG reg8, mreg8	86h		11-ххх-ххх	VectorPath	2	
XCHG reg8, mem8	86h		mm-xxx-xxx	VectorPath	23	
XCHG reg16/32, mreg16/32	87h		11-xxx-xxx	VectorPath	2	
XCHG reg16/32, mem16/32	87h		mm-xxx-xxx	VectorPath	23	
XCHG EAX, EAX (NOP)	90h			DirectPath	0	7
XCHG EAX, ECX	91h			VectorPath	2	
XCHG EAX, EDX	92h			VectorPath	2	
XCHG EAX, EBX	93h			VectorPath	2	
XCHG EAX, ESP	94h			VectorPath	2	
XCHG EAX, EBP	95h			VectorPath	2	
XCHG EAX, ESI	96h			VectorPath	2	
XCHG EAX, EDI	97h			VectorPath	2	
XLAT	D7h			VectorPath	5	
XOR mreg8, reg8	30h		11-xxx-xxx	DirectPath	1	
XOR mem8, reg8	30h		mm-xxx-xxx	DirectPath	4	

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

1-xxx-xxx	D!	Latency	Note
	DirectPath	1	
m-xxx-xxx	DirectPath	4	
1-xxx-xxx	DirectPath	1	
m-xxx-xxx	DirectPath	4	
1-xxx-xxx	DirectPath	1	
m-xxx-xxx	DirectPath	4	
	DirectPath	1	
	DirectPath	1	
1-110-xxx	DirectPath	1	
m-110-xxx	DirectPath	4	
1-110-xxx	DirectPath	1	
m-110-xxx	DirectPath	4	
1-110-ххх	DirectPath	1	
m-110-xxx	DirectPath	4	
1	n-110-xxx -110-xxx n-110-xxx -110-xxx	-110-xxxDirectPathn-110-xxxDirectPath-110-xxxDirectPathn-110-xxxDirectPath-110-xxxDirectPath	-110-xxxDirectPath1n-110-xxxDirectPath4-110-xxxDirectPath1n-110-xxxDirectPath4-110-xxxDirectPath1

Notes:

1. Static timing assumes a predicted branch.

2. Store operation also updates ESP-the new register value is available one clock earlier than the specified latency.

3. The clock count, regardless of the number of shifts or rotates as determined by CL or imm8.

4. There is a lower latency for low half of products, and a higher latency for high half of product and/or setting of flags.

5. The execution latency of the LEA instruction is dependent on the width of the destination operand. For more information on the use of this instruction, see "Use 32-Bit LEA Rather than 16-Bit LEA Instruction" on page 56.

6. Execution latencies for nesting levels 0/1/2/3. A general rule for latency is $20+(3^*n)$ for $n \ge 2$.

7. These instructions have an effective latency of that which is listed. They map to internal NOPs that can be executed at a rate of three per cycle and do not occupy execution resources.

Table 21. MMX[™] Instructions

Instruction Mnemonic	Prefix Byte(s)	First Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Notes
EMMS	0Fh	77h		DirectPath	FADD/FMUL/FSTORE	2	3
MOVD mmreg, reg32	0Fh	6Eh	11-ххх-ххх	VectorPath	-	3	1, 4
MOVD mmreg, mem32	0Fh	6Eh	mm-xxx-xxx	DirectPath	FADD/FMUL/FSTORE	2	2, 3
MOVD reg32, mmreg	0Fh	7Eh	11-ххх-ххх	VectorPath	-	5	1, 4
MOVD mem32, mmreg	0Fh	7Eh	mm-xxx-xxx	DirectPath	FSTORE	2	
MOVQ mmreg1, mmreg2	0Fh	6Fh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
MOVQ mmreg, mem64	0Fh	6Fh	mm-xxx-xxx	DirectPath	FADD/FMUL/FSTORE	2	2, 3
MOVQ mmreg2, mmreg1	0Fh	7Fh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
MOVQ mem64, mmreg	0Fh	7Fh	mm-xxx-xxx	DirectPath	FSTORE	2	
PACKSSDW mmreg1, mmreg2	0Fh	6Bh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PACKSSDW mmreg, mem64	0Fh	6Bh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PACKSSWB mmreg1, mmreg2	0Fh	63h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PACKSSWB mmreg, mem64	0Fh	63h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PACKUSWB mmreg1, mmreg2	0Fh	67h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PACKUSWB mmreg, mem64	0Fh	67h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PADDB mmreg1, mmreg2	0Fh	FCh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PADDB mmreg, mem64	0Fh	FCh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PADDD mmreg1, mmreg2	0Fh	FEh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PADDD mmreg, mem64	0Fh	FEh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PADDSB mmreg1, mmreg2	0Fh	ECh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PADDSB mmreg, mem64	0Fh	ECh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PADDSW mmreg1, mmreg2	0Fh	EDh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PADDSW mmreg, mem64	0Fh	EDh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PADDUSB mmreg1, mmreg2	0Fh	DCh	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PADDUSB mmreg, mem64	0Fh	DCh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PADDUSW mmreg1, mmreg2	0Fh	DDh	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PADDUSW mmreg, mem64	0Fh	DDh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2

Notes:

1. Bits 2, 1, and 0 of the modR/M byte select the integer register.

2. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

3. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

Instruction Mnemonic	Prefix Byte(s)	First Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Notes
PADDW mmreg1, mmreg2	0Fh	FDh	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PADDW mmreg, mem64	0Fh	FDh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PAND mmreg1, mmreg2	0Fh	DBh	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PAND mmreg, mem64	0Fh	DBh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PANDN mmreg1, mmreg2	0Fh	DFh	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PANDN mmreg, mem64	0Fh	DFh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PCMPEQB mmreg1, mmreg2	0Fh	74h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PCMPEQB mmreg, mem64	0Fh	74h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PCMPEQD mmreg1, mmreg2	0Fh	76h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PCMPEQD mmreg, mem64	0Fh	76h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PCMPEQW mmreg1, mmreg2	0Fh	75h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PCMPEQW mmreg, mem64	0Fh	75h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PCMPGTB mmreg1, mmreg2	0Fh	64h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PCMPGTB mmreg, mem64	0Fh	64h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PCMPGTD mmreg1, mmreg2	0Fh	66h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PCMPGTD mmreg, mem64	0Fh	66h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PCMPGTW mmreg1, mmreg2	0Fh	65h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PCMPGTW mmreg, mem64	0Fh	65h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PMADDWD mmreg1, mmreg2	0Fh	F5h	11-xxx-xxx	DirectPath	FMUL	3	
PMADDWD mmreg, mem64	0Fh	F5h	mm-xxx-xxx	DirectPath	FMUL	3	2
PMULHW mmreg1, mmreg2	0Fh	E5h	11-xxx-xxx	DirectPath	FMUL	3	
PMULHW mmreg, mem64	0Fh	E5h	mm-xxx-xxx	DirectPath	FMUL	3	2
PMULLW mmreg1, mmreg2	0Fh	D5h	11-xxx-xxx	DirectPath	FMUL	3	
PMULLW mmreg, mem64	0Fh	D5h	mm-xxx-xxx	DirectPath	FMUL	3	2
POR mmreg1, mmreg2	0Fh	EBh	11-xxx-xxx	DirectPath	FADD/FMUL	2	
POR mmreg, mem64	0Fh	EBh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSLLD mmreg1, mmreg2	0Fh	F2h	11-xxx-xxx	DirectPath	FADD/FMUL	2	

Notes:

1. Bits 2, 1, and 0 of the modR/M byte select the integer register.

2. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

3. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

Table 21.	MMX™	Instructions	(Continued)
-----------	------	--------------	-------------

Instruction Mnemonic	Prefix Byte(s)	First Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Notes
PSLLD mmreg, mem64	0Fh	F2h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSLLD mmreg, imm8	0Fh	72h	11-110-ххх	DirectPath	FADD/FMUL	2	
PSLLQ mmreg1, mmreg2	0Fh	F3h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PSLLQ mmreg, mem64	0Fh	F3h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSLLQ mmreg, imm8	0Fh	73h	11-110-ххх	DirectPath	FADD/FMUL	2	
PSLLW mmreg1, mmreg2	0Fh	F1h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSLLW mmreg, mem64	0Fh	F1h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSLLW mmreg, imm8	0Fh	71h	11-110-ххх	DirectPath	FADD/FMUL	2	
PSRAW mmreg1, mmreg2	0Fh	E1h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSRAW mmreg, mem64	0Fh	E1h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSRAW mmreg, imm8	0Fh	71h	11-100-ххх	DirectPath	FADD/FMUL	2	
PSRAD mmreg1, mmreg2	0Fh	E2h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSRAD mmreg, mem64	0Fh	E2h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSRAD mmreg, imm8	0Fh	72h	11-100-ххх	DirectPath	FADD/FMUL	2	
PSRLD mmreg1, mmreg2	0Fh	D2h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSRLD mmreg, mem64	0Fh	D2h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSRLD mmreg, imm8	0Fh	72h	11-010-ххх	DirectPath	FADD/FMUL	2	
PSRLQ mmreg1, mmreg2	0Fh	D3h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PSRLQ mmreg, mem64	0Fh	D3h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSRLQ mmreg, imm8	0Fh	73h	11-010-ххх	DirectPath	FADD/FMUL	2	
PSRLW mmreg1, mmreg2	0Fh	D1h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSRLW mmreg, mem64	0Fh	D1h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSRLW mmreg, imm8	0Fh	71h	11-010-xxx	DirectPath	FADD/FMUL	2	
PSUBB mmreg1, mmreg2	0Fh	F8h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PSUBB mmreg, mem64	0Fh	F8h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSUBD mmreg1, mmreg2	0Fh	FAh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSUBD mmreg, mem64	0Fh	FAh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2

Notes:

1. Bits 2, 1, and 0 of the modR/M byte select the integer register.

2. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

3. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

Instruction Mnemonic	Prefix Byte(s)	First Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Notes
PSUBSB mmreg1, mmreg2	0Fh	E8h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PSUBSB mmreg, mem64	0Fh	E8h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSUBSW mmreg1, mmreg2	0Fh	E9h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PSUBSW mmreg, mem64	0Fh	E9h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSUBUSB mmreg1, mmreg2	0Fh	D8h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSUBUSB mmreg, mem64	0Fh	D8h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSUBUSW mmreg1, mmreg2	0Fh	D9h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PSUBUSW mmreg, mem64	0Fh	D9h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PSUBW mmreg1, mmreg2	0Fh	F9h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSUBW mmreg, mem64	0Fh	F9h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PUNPCKHBW mmreg1, mmreg2	0Fh	68h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PUNPCKHBW mmreg, mem64	0Fh	68h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PUNPCKHDQ mmreg1, mmreg2	0Fh	6Ah	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PUNPCKHDQ mmreg, mem64	0Fh	6Ah	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PUNPCKHWD mmreg1, mmreg2	0Fh	69h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PUNPCKHWD mmreg, mem64	0Fh	69h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PUNPCKLBW mmreg1, mmreg2	0Fh	60h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PUNPCKLBW mmreg, mem32	0Fh	60h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PUNPCKLDQ mmreg1, mmreg2	0Fh	62h	11-xxx-xxx	DirectPath	FADD/FMUL	2	
PUNPCKLDQ mmreg, mem32	0Fh	62h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PUNPCKLWD mmreg1, mmreg2	0Fh	61h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PUNPCKLWD mmreg, mem32	0Fh	61h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2
PXOR mmreg1, mmreg2	0Fh	EFh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PXOR mmreg, mem64	0Fh	EFh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	2

Notes:

1. Bits 2, 1, and 0 of the modR/M byte select the integer register.

2. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

3. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

Table 22. MMX[™] Extensions

Instruction Mnemonic	Prefix Byte(s)	First Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Notes
MASKMOVQ mmreg1, mmreg2	0Fh	F7h		VectorPath	FADD/FMUL/FSTORE	24	
MOVNTQ mem64, mmreg	0Fh	E7h		DirectPath	FSTORE	3	
PAVGB mmreg1, mmreg2	0Fh	E0h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PAVGB mmreg, mem64	0Fh	E0h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PAVGW mmreg1, mmreg2	0Fh	E3h	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PAVGW mmreg, mem64	0Fh	E3h	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PEXTRW reg32, mmreg, imm8	0Fh	C5h		VectorPath	-	7	3
PINSRW mmreg, reg32, imm8	0Fh	C4h		VectorPath	-	5	3
PINSRW mmreg, mem16, imm8	0Fh	C4h		VectorPath	-	5	3
PMAXSW mmreg1, mmreg2	0Fh	EEh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PMAXSW mmreg, mem64	0Fh	EEh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PMAXUB mmreg1, mmreg2	0Fh	DEh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PMAXUB mmreg, mem64	0Fh	DEh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PMINSW mmreg1, mmreg2	0Fh	EAh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PMINSW mmreg, mem64	0Fh	EAh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PMINUB mmreg1, mmreg2	0Fh	DAh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PMINUB mmreg, mem64	0Fh	DAh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	
PMOVMSKB reg32, mmreg	0Fh	D7h		VectorPath	-	6	3
PMULHUW mmreg1, mmreg2	0Fh	E4h	11-ххх-ххх	DirectPath	FMUL	3	
PMULHUW mmreg, mem64	0Fh	E4h	mm-xxx-xxx	DirectPath	FMUL	3	
PSADBW mmreg1, mmreg2	0Fh	F6h	11-ххх-ххх	DirectPath	FADD	3	
PSADBW mmreg, mem64	0Fh	F6h	mm-xxx-xxx	DirectPath	FADD	3	
PSHUFW mmreg1, mmreg2, imm8	0Fh	70h		DirectPath	FADD/FMUL	2	
PSHUFW mmreg, mem64, imm8	0Fh	70h		DirectPath	FADD/FMUL	2	
PREFETCHNTA mem8	0Fh	18h	mm-000-xxx	DirectPath	-	~	1
PREFETCHT0 mem8	0Fh	18h	mm-001-xxx	DirectPath	-	~	1
PREFETCHT1 mem8	0Fh	18h	mm-010-xxx	DirectPath	-	~	1
PREFETCHT2 mem8	0Fh	18h	mm-011-xxx	DirectPath	-	~	1
SFENCE	0Fh	AEh		VectorPath	-	2/8	2

Notes:

1. For the PREFETCHNTA/T0/T1/T2 instructions, the mem8 value refers to an address in the 64-byte line that will be prefetched.

2. The 8-clock latency is only visible to younger stores that need to do an external write. The 2-clock latency is visible to the other stores and instructions.

3. The latency listed is the absolute minimum, while average latencies may be higher and are a function of internal pipeline conditions.

Table 23.	Floating-Point In	structions
-----------	-------------------	------------

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
F2XM1	D9h		11-110-000	VectorPath	-	64	
FABS	D9h		11-100-001	DirectPath	FMUL	2	
FADD ST, ST(i)	D8h		11-000-ххх	DirectPath	FADD	4	1
FADD [mem32real]	D8h		mm-000-xxx	DirectPath	FADD	4	4
FADD ST(i), ST	DCh		11-000-ххх	DirectPath	FADD	4	1
FADD [mem64real]	DCh		mm-000-xxx	DirectPath	FADD	4	4
FADDP ST(i), ST	DEh		11-000-xxx	DirectPath	FADD	4	1
FBLD [mem80]	DFh		mm-100-xxx	VectorPath	-	91	
FBSTP [mem80]	DFh		mm-110-xxx	VectorPath	-	198	
FCHS	D9h		11-100-000	DirectPath	FMUL	2	
FCLEX	DBh		11-100-010	VectorPath	-	23	
FCMOVB ST(0), ST(i)	DAh		11-000-ххх	VectorPath	-	7	7
FCMOVE ST(0), ST(i)	DAh		11-001-ххх	VectorPath	-	7	7
FCMOVBE ST(0), ST(i)	DAh		11-010-ххх	VectorPath	-	7	7
FCMOVU ST(0), ST(i)	DAh		11-011-ххх	VectorPath	-	7	7
FCMOVNB ST(0), ST(i)	DBh		11-000-ххх	VectorPath	-	7	7
FCMOVNE ST(0), ST(i)	DBh		11-001-ххх	VectorPath	-	7	7
FCMOVNBE ST(0), ST(i)	DBh		11-010-ххх	VectorPath	-	7	7
FCMOVNU ST(0), ST(i)	DBh		11-011-ххх	VectorPath	-	7	7
FCOM ST(i)	D8h		11-010-xxx	DirectPath	FADD	2	1
FCOMP ST(i)	D8h		11-011-ххх	DirectPath	FADD	2	1
FCOM [mem32real]	D8h		mm-010-xxx	DirectPath	FADD	2	4

Notes:

1. The last three bits of the modR/M byte select the stack entry ST(i).

2. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

3. A VectorPath decoded operation that uses one execution pipe (one ROP).

4. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

5. Three latency numbers refer to precision control settings of single precision, double precision, and extended precision, respectively.

6. There is additional latency associated with this instruction. "e" is the difference between the exponents of divisor and dividend. If "s" is the number of normalization shifts performed on the result, then n = (s+1)/2 where $(0 \le n \le 32)$.

7. The latency provided for this operation is the best-case latency. See "Minimize Floating-Point-to-Integer Conversions" on page 148 for more information.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
FCOM [mem64real]	DCh		mm-010-xxx	DirectPath	FADD	2	4
FCOMI ST, ST(i)	DBh		11-110-ххх	VectorPath	FADD	3	3
FCOMIP ST, ST(i)	DFh		11-110-ххх	VectorPath	FADD	3	3
FCOMP [mem32real]	D8h		mm-011-xxx	DirectPath	FADD	2	4
FCOMP [mem64real]	DCh		mm-011-xxx	DirectPath	FADD	2	4
FCOMPP	DEh		11-011-001	DirectPath	FADD	2	
FCOS	D9h		11-111-111	VectorPath	-	97-196	
FDECSTP	D9h		11-110-110	DirectPath	FADD/FMUL/FSTORE	2	
FDIV ST, ST(i)	D8h		11-110-ххх	DirectPath	FMUL	16/20/24	1, 5
FDIV ST(i), ST	DCh		11-111-ххх	DirectPath	FMUL	16/20/24	1, 5
FDIV [mem32real]	D8h		mm-110-xxx	DirectPath	FMUL	16/20/24	4, 5
FDIV [mem64real]	DCh		mm-110-xxx	DirectPath	FMUL	16/20/24	4, 5
FDIVP ST(i), ST	DEh		11-111-ххх	DirectPath	FMUL	16/20/24	1, 5
FDIVR ST, ST(i)	D8h		11-110-ххх	DirectPath	FMUL	16/20/24	1, 5
FDIVR ST(i), ST	DCh		11-111-ххх	DirectPath	FMUL	16/20/24	1, 5
FDIVR [mem32real]	D8h		mm-111-xxx	DirectPath	FMUL	16/20/24	4, 5
FDIVR [mem64real]	DCh		mm-111-xxx	DirectPath	FMUL	16/20/24	4, 5
FDIVRP ST(i), ST	DEh		11-110-ххх	DirectPath	FMUL	16/20/24	1, 5
FFREE ST(i)	DDh		11-000-xxx	DirectPath	FADD/FMUL/FSTORE	2	1, 2
FFREEP ST(i)	DFh		11-000-xxx	DirectPath	FADD/FMUL/FSTORE	2	1, 2
FIADD [mem32int]	DAh		mm-000-xxx	VectorPath	-	9	4
FIADD [mem16int]	DEh		mm-000-xxx	VectorPath	-	9	4
FICOM [mem32int]	DAh		mm-010-xxx	VectorPath	-	9	4

Table 23.	Floating-Point In	structions ((Continued)
-----------	-------------------	---------------	------------

Notes:

1. The last three bits of the modR/M byte select the stack entry ST(i).

2. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

3. A VectorPath decoded operation that uses one execution pipe (one ROP).

4. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

5. Three latency numbers refer to precision control settings of single precision, double precision, and extended precision, respectively.

6. There is additional latency associated with this instruction. "e" is the difference between the exponents of divisor and dividend. If "s" is the number of normalization shifts performed on the result, then n = (s+1)/2 where $(0 \le n \le 32)$.

7. The latency provided for this operation is the best-case latency. See "Minimize Floating-Point-to-Integer Conversions" on page 148 for more information.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
FICOM [mem16int]	DEh		mm-010-xxx	VectorPath	-	9	4
FICOMP [mem32int]	DAh		mm-011-xxx	VectorPath	-	9	4
FICOMP [mem16int]	DEh		mm-011-xxx	VectorPath	-	9	4
FIDIV [mem32int]	DAh		mm-110-xxx	VectorPath	-	21/25/29	4, 5
FIDIV [mem16int]	DEh		mm-110-xxx	VectorPath	-	21/25/29	4, 5
FIDIVR [mem32int]	DAh		mm-111-xxx	VectorPath	-	21/25/29	4, 5
FIDIVR [mem16int]	DEh		mm-111-xxx	VectorPath	-	21/25/29	4, 5
FILD [mem16int]	DFh		mm-000-xxx	DirectPath	FSTORE	4	4
FILD [mem32int]	DBh		mm-000-xxx	DirectPath	FSTORE	4	4
FILD [mem64int]	DFh		mm-101-xxx	DirectPath	FSTORE	4	4
FIMUL [mem32int]	DAh		mm-001-xxx	VectorPath	-	9	4
FIMUL [mem16int]	DEh		mm-001-xxx	VectorPath	-	9	4
FINCSTP	D9h		11-110-111	DirectPath	FADD/FMUL/FSTORE	2	2
FINIT	DBh		11-100-011	VectorPath	-	91	
FIST [mem16int]	DFh		mm-010-xxx	DirectPath	FSTORE	4	4
FIST [mem32int]	DBh		mm-010-xxx	DirectPath	FSTORE	4	4
FISTP [mem16int]	DFh		mm-011-xxx	DirectPath	FSTORE	4	4
FISTP [mem32int]	DBh		mm-011-xxx	DirectPath	FSTORE	4	4
FISTP [mem64int]	DFh		mm-111-xxx	DirectPath	FSTORE	4	4
FISUB [mem32int]	DAh		mm-100-xxx	VectorPath	-	9	4
FISUB [mem16int]	DEh		mm-100-xxx	VectorPath	-	9	4
FISUBR [mem32int]	DAh		mm-101-xxx	VectorPath	-	9	4
FISUBR [mem16int]	DEh		mm-101-xxx	VectorPath	-	9	4

Table 23.	Floating-Point	Instructions	(Continued)
-----------	----------------	--------------	-------------

Notes:

1. The last three bits of the modR/M byte select the stack entry ST(i).

2. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

3. A VectorPath decoded operation that uses one execution pipe (one ROP).

4. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

5. Three latency numbers refer to precision control settings of single precision, double precision, and extended precision, respectively.

6. There is additional latency associated with this instruction. "e" is the difference between the exponents of divisor and dividend. If "s" is the number of normalization shifts performed on the result, then n = (s+1)/2 where (0 <= n <= 32).

7. The latency provided for this operation is the best-case latency. See "Minimize Floating-Point-to-Integer Conversions" on page 148 for more information.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
FLD ST(i)	D9h		11-000-ххх	DirectPath	FADD/FMUL	2	1
FLD [mem32real]	D9h		mm-000-xxx	DirectPath	FADD/FMUL/FSTORE	2	4
FLD [mem64real]	DDh		mm-000-xxx	DirectPath	FADD/FMUL/FSTORE	2	4
FLD [mem80real]	DBh		mm-101-xxx	VectorPath	-	10	4
FLD1	D9h		11-101-000	DirectPath	FSTORE	4	
FLDCW [mem16]	D9h		mm-101-xxx	VectorPath	-	11	
FLDENV [mem14byte]	D9h		mm-100-xxx	VectorPath	-	129	
FLDENV [mem28byte]	D9h		mm-100-xxx	VectorPath	-	129	
FLDL2E	D9h		11-101-010	DirectPath	FSTORE	4	
FLDL2T	D9h		11-101-001	DirectPath	FSTORE	4	
FLDLG2	D9h		11-101-100	DirectPath	FSTORE	4	
FLDLN2	D9h		11-101-101	DirectPath	FSTORE	4	
FLDPI	D9h		11-101-011	DirectPath	FSTORE	4	
FLDZ	D9h		11-101-110	DirectPath	FSTORE	4	
FMUL ST, ST(i)	D8h		11-001-xxx	DirectPath	FMUL	4	1
FMUL ST(i), ST	DCh		11-001-xxx	DirectPath	FMUL	4	1
FMUL [mem32real]	D8h		mm-001-xxx	DirectPath	FMUL	4	4
FMUL [mem64real]	DCh		mm-001-xxx	DirectPath	FMUL	4	4
FMULP ST(i), ST	DEh		11-001-ххх	DirectPath	FMUL	4	1
FNOP	D9h		11-010-000	DirectPath	FADD/FMUL/FSTORE	2	2
FPTAN	D9h		11-110-010	VectorPath	-	107-216	
FPATAN	D9h		11-110-011	VectorPath	-	158-175	
FPREM	D9h		11-111-000	DirectPath	FMUL	9+e+n	6

Notes:

1. The last three bits of the modR/M byte select the stack entry ST(i).

2. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

3. A VectorPath decoded operation that uses one execution pipe (one ROP).

4. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

5. Three latency numbers refer to precision control settings of single precision, double precision, and extended precision, respectively.

6. There is additional latency associated with this instruction. "e" is the difference between the exponents of divisor and dividend. If "s" is the number of normalization shifts performed on the result, then n = (s+1)/2 where (0 <= n <= 32).

7. The latency provided for this operation is the best-case latency. See "Minimize Floating-Point-to-Integer Conversions" on page 148 for more information.

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
FPREM1	D9h		11-110-101	DirectPath	FMUL	9+e+n	6
FRNDINT	D9h		11-111-100	VectorPath	-	10	
FRSTOR [mem94byte]	DDh		mm-100-xxx	VectorPath	-	138	
FRSTOR [mem108byte]	DDh		mm-100-xxx	VectorPath	-	138	
FSAVE [mem94byte]	DDh		mm-110-xxx	VectorPath	-	159	
FSAVE [mem108byte]	DDh		mm-110-xxx	VectorPath	-	159	
FSCALE	D9h		11-111-101	VectorPath	-	8	
FSIN	D9h		11-111-110	VectorPath	-	96-192	
FSINCOS	D9h		11-111-011	VectorPath	-	107-211	
FSQRT	D9h		11-111-010	DirectPath	FMUL	19/27/35	5
FST [mem32real]	D9h		mm-010-xxx	DirectPath	FSTORE	2	4
FST [mem64real]	DDh		mm-010-xxx	DirectPath	FSTORE	2	4
FST ST(i)	DDh		11-010xxx	DirectPath	FADD/FMUL	2	
FSTCW [mem16]	D9h		mm-111-xxx	VectorPath	-	4	
FSTENV [mem14byte]	D9h		mm-110-xxx	VectorPath	-	89	
FSTENV [mem28byte]	D9h		mm-110-xxx	VectorPath	-	89	
FSTP [mem32real]	D9h		mm-011-xxx	DirectPath	FADD/FMUL	4	4
FSTP [mem64real]	DDh		mm-011-xxx	DirectPath	FADD/FMUL	4	4
FSTP [mem80real]	D9h		mm-111-xxx	VectorPath	-	8	4
FSTP ST(i)	DDh		11-011-xxx	DirectPath	FADD/FMUL	2	
FSTSW AX	DFh		11-100-000	VectorPath	-	12	
FSTSW [mem16]	DDh		mm-111-xxx	VectorPath	FSTORE	8	3
FSUB [mem32real]	D8h		mm-100-xxx	DirectPath	FADD	4	4

Table 23. Floating-Point Instructions (Continued)

Notes:

1. The last three bits of the modR/M byte select the stack entry ST(i).

2. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

3. A VectorPath decoded operation that uses one execution pipe (one ROP).

4. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

5. Three latency numbers refer to precision control settings of single precision, double precision, and extended precision, respectively.

6. There is additional latency associated with this instruction. "e" is the difference between the exponents of divisor and dividend. If "s" is the number of normalization shifts performed on the result, then n = (s+1)/2 where (0 <= n <= 32).

7. The latency provided for this operation is the best-case latency. See "Minimize Floating-Point-to-Integer Conversions" on page 148 for more information.

AMD Athlon [™] Processor x86 Code Optimization

Instruction Mnemonic	First Byte	Second Byte	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
FSUB [mem64real]	DCh		mm-100-xxx	DirectPath	FADD	4	4
FSUB ST, ST(i)	D8h		11-100-ххх	DirectPath	FADD	4	1
FSUB ST(i), ST	DCh		11-101-ххх	DirectPath	FADD	4	1
FSUBP ST(i), ST	DEh		11-101-ххх	DirectPath	FADD	4	1
FSUBR [mem32real]	D8h		mm-101-xxx	DirectPath	FADD	4	4
FSUBR [mem64real]	DCh		mm-101-xxx	DirectPath	FADD	4	4
FSUBR ST, ST(i)	D8h		11-100-xxx	DirectPath	FADD	4	1
FSUBR ST(i), ST	DCh		11-101-xxx	DirectPath	FADD	4	1
FSUBRP ST(i), ST	DEh		11-100-xxx	DirectPath	FADD	4	1
FTST	D9h		11-100-100	DirectPath	FADD	2	
FUCOM	DDh		11-100-xxx	DirectPath	FADD	2	
FUCOMI ST, ST(i)	DBh		11-101-xxx	VectorPath	FADD	3	3
FUCOMIP ST, ST(i)	DFh		11-101-xxx	VectorPath	FADD	3	3
FUCOMP	DDh		11-101-xxx	DirectPath	FADD	2	
FUCOMPP	DAh		11-101-001	DirectPath	FADD	2	
FWAIT	9Bh			DirectPath	-	0	
FXAM	D9h		11-100-101	VectorPath	-	3	
FXCH	D9h		11-001-xxx	DirectPath	FADD/FMUL/FSTORE	2	2
FXRSTOR [mem512byte]	0Fh	AEh	mm-001-xxx	VectorPath	-	68/108	8
FXSAVE [mem512byte]	0Fh	AEh	mm-000-xxx	VectorPath	-	31/79	8
FXTRACT	D9h		11-110-100	VectorPath	-	7	
FYL2X	D9h		11-110-001	VectorPath	-	116-126	
FYL2XP1	D9h		11-111-001	VectorPath	-	126	

 Table 23.
 Floating-Point Instructions (Continued)

Notes:

1. The last three bits of the modR/M byte select the stack entry ST(i).

2. These instructions have an effective latency of that which is listed. However, these instructions generate an internal NOP with a latency of two cycles but no related dependencies. These internal NOPs can be executed at a rate of three per cycle and can use any of the three execution resources.

3. A VectorPath decoded operation that uses one execution pipe (one ROP).

4. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

5. Three latency numbers refer to precision control settings of single precision, double precision, and extended precision, respectively.

6. There is additional latency associated with this instruction. "e" is the difference between the exponents of divisor and dividend. If "s" is the number of normalization shifts performed on the result, then n = (s+1)/2 where $(0 \le n \le 32)$.

7. The latency provided for this operation is the best-case latency. See "Minimize Floating-Point-to-Integer Conversions" on page 148 for more information.

Table 24. 3DNow![™] Instructions

Instruction Mnemonic	Prefix Byte(s)	imm8	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
FEMMS	0Fh	0Eh		DirectPath	FADD/FMUL/FSTORE	2	2
PAVGUSB mmreg1, mmreg2	0Fh, 0Fh	BFh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PAVGUSB mmreg, mem64	0Fh, 0Fh	BFh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	3
PF2ID mmreg1, mmreg2	0Fh, 0Fh	1Dh	11-ххх-ххх	DirectPath	FADD	4	
PF2ID mmreg, mem64	0Fh, 0Fh	1Dh	mm-xxx-xxx	DirectPath	FADD	4	3
PFACC mmreg1, mmreg2	0Fh, 0Fh	AEh	11-ххх-ххх	DirectPath	FADD	4	
PFACC mmreg, mem64	0Fh, 0Fh	AEh	mm-xxx-xxx	DirectPath	FADD	4	3
PFADD mmreg1, mmreg2	0Fh, 0Fh	9Eh	11-xxx-xxx	DirectPath	FADD	4	
PFADD mmreg, mem64	0Fh, 0Fh	9Eh	mm-xxx-xxx	DirectPath	FADD	4	3
PFCMPEQ mmreg1, mmreg2	0Fh, 0Fh	B0h	11-xxx-xxx	DirectPath	FADD	4	
PFCMPEQ mmreg, mem64	0Fh, 0Fh	B0h	mm-xxx-xxx	DirectPath	FADD	4	3
PFCMPGE mmreg1, mmreg2	0Fh, 0Fh	90h	11-ххх-ххх	DirectPath	FADD	4	
PFCMPGE mmreg, mem64	0Fh, 0Fh	90h	mm-xxx-xxx	DirectPath	FADD	4	3
PFCMPGT mmreg1, mmreg2	0Fh, 0Fh	A0h	11-xxx-xxx	DirectPath	FADD	4	
PFCMPGT mmreg, mem64	0Fh, 0Fh	A0h	mm-xxx-xxx	DirectPath	FADD	4	3
PFMAX mmreg1, mmreg2	0Fh, 0Fh	A4h	11-xxx-xxx	DirectPath	FADD	4	
PFMAX mmreg, mem64	0Fh, 0Fh	A4h	mm-xxx-xxx	DirectPath	FADD	4	3
PFMIN mmreg1, mmreg2	0Fh, 0Fh	94h	11-ххх-ххх	DirectPath	FADD	4	
PFMIN mmreg, mem64	0Fh, 0Fh	94h	mm-xxx-xxx	DirectPath	FADD	4	3
PFMUL mmreg1, mmreg2	0Fh, 0Fh	B4h	11-ххх-ххх	DirectPath	FMUL	4	
PFMUL mmreg, mem64	0Fh, 0Fh	B4h	mm-xxx-xxx	DirectPath	FMUL	4	3
PFRCP mmreg1, mmreg2	0Fh, 0Fh	96h	11-xxx-xxx	DirectPath	FMUL	3	
PFRCP mmreg, mem64	0Fh, 0Fh	96h	mm-xxx-xxx	DirectPath	FMUL	3	3
PFRCPIT1 mmreg1, mmreg2	0Fh, 0Fh	A6h	11-xxx-xxx	DirectPath	FMUL	4	
PFRCPIT1 mmreg, mem64	0Fh, 0Fh	A6h	mm-xxx-xxx	DirectPath	FMUL	4	3
PFRCPIT2 mmreg1, mmreg2	0Fh, 0Fh	B6h	11-xxx-xxx	DirectPath	FMUL	4	
PFRCPIT2 mmreg, mem64	0Fh, 0Fh	B6h	mm-xxx-xxx	DirectPath	FMUL	4	3

Notes:

1. For the PREFETCH and PREFETCHW instructions, the mem8 value refers to an address in the 64-byte line that will be prefetched.

2. The byte listed in the column titled 'imm8' is actually the Opcode Byte.

3. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

4. This instruction has an effective latency of that which is listed. However, it generates an internal NOP with a latency of two cycles but no related dependencies. These internal NOP(s) can be executed at a rate of three per cycle and can use any of the three execution resources

AMD Athlon[™] Processor x86 Code Optimization

FADD

FADD

FMUL

FMUL

-

-

4

4

3

3

~

~

3

3

1, 2

1, 2

PI2FD mmreg1, mmreg2

PMULHRW mmreg1, mmreg2

PMULHRW mmreg1, mem64

PI2FD mmreg, mem64

PREFETCH mem8

PREFETCHW mem8

Instruction Mnemonic	Prefix Byte(s)	imm8	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
PFRSQIT1 mmreg1, mmreg2	0Fh, 0Fh	A7h	11-xxx-xxx	DirectPath	FMUL	4	
PFRSQIT1 mmreg, mem64	0Fh, 0Fh	A7h	mm-xxx-xxx	DirectPath	FMUL	4	3
PFRSQRT mmreg1, mmreg2	0Fh, 0Fh	97h	11-xxx-xxx	DirectPath	FMUL	3	
PFRSQRT mmreg, mem64	0Fh, 0Fh	97h	mm-xxx-xxx	DirectPath	FMUL	3	3
PFSUB mmreg1, mmreg2	0Fh, 0Fh	9Ah	11-xxx-xxx	DirectPath	FADD	4	
PFSUB mmreg, mem64	0Fh, 0Fh	9Ah	mm-xxx-xxx	DirectPath	FADD	4	3
PFSUBR mmreg1, mmreg2	0Fh, 0Fh	AAh	11-xxx-xxx	DirectPath	FADD	4	
PFSUBR mmreg, mem64	0Fh, 0Fh	AAh	mm-xxx-xxx	DirectPath	FADD	4	3

DirectPath

DirectPath

DirectPath

DirectPath

DirectPath

DirectPath

Table 24. 30

Notes:

1. For the PREFETCH and PREFETCHW instructions, the mem8 value refers to an address in the 64-byte line that will be prefetched.

11-xxx-xxx

mm-xxx-xxx

11-xxx-xxx

mm-xxx-xxx

mm-000-xxx

mm-001-xxx

2. The byte listed in the column titled 'imm8' is actually the Opcode Byte.

0Fh, 0Fh

0Fh, 0Fh

0Fh, 0Fh

0Fh, 0Fh

0Fh

0Fh

0Dh

0Dh

B7h

B7h

0Dh

0Dh

3. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

4. This instruction has an effective latency of that which is listed. However, it generates an internal NOP with a latency of two cycles but no related dependencies. These internal NOP(s) can be executed at a rate of three per cycle and can use any of the three execution resources

Table 25. 3	BDNow!™	Extensions
-------------	---------	------------

Instruction Mnemonic	Prefix Byte(s)	imm8	ModR/M Byte	Decode Type	FPU Pipe(s)	Execute Latency	Note
PF2IW mmreg1, mmreg2	0Fh, 0Fh	1Ch	11-xxx-xxx	DirectPath	FADD	4	
PF2IW mmreg, mem64	0Fh, 0Fh	1Ch	mm-xxx-xxx	DirectPath	FADD	4	1
PFNACC mmreg1, mmreg2	0Fh, 0Fh	8Ah	11-ххх-ххх	DirectPath	FADD	4	
PFNACC mmreg, mem64	0Fh, 0Fh	8Ah	mm-xxx-xxx	DirectPath	FADD	4	1
PFPNACC mmreg1, mmreg2	0Fh, 0Fh	8Eh	11-ххх-ххх	DirectPath	FADD	4	
PFPNACC mmreg, mem64	0Fh, 0Fh	8Eh	mm-xxx-xxx	DirectPath	FADD	4	1
PI2FW mmreg1, mmreg2	0Fh, 0Fh	0Ch	11-ххх-ххх	DirectPath	FADD	4	
PI2FW mmreg, mem64	0Fh, 0Fh	0Ch	mm-xxx-xxx	DirectPath	FADD	4	1
PSWAPD mmreg1, mmreg2	0Fh, 0Fh	BBh	11-ххх-ххх	DirectPath	FADD/FMUL	2	
PSWAPD mmreg, mem64	0Fh, 0Fh	BBh	mm-xxx-xxx	DirectPath	FADD/FMUL	2	1

Notes:

1. The cycle count listed is purely for execution and does not take into account the time required by the instruction to access the Load/Store Unit. It is recommended that operations dependent on the result of this particular operation be pushed back by at least two additional cycles.

Appendix G

DirectPath versus VectorPath Instructions

Select DirectPath Over VectorPath Instructions

Use DirectPath instructions rather than VectorPath instructions. DirectPath instructions are optimized for decode and execute efficiently by minimizing the number of operations per x86 instruction, which includes 'register ← register op memory' as well as 'register ← register op register' forms of instructions.

DirectPath Instructions

The following tables contain DirectPath instructions, which should be used in the AMD Athlon processor wherever possible:

- Table 26, "DirectPath Integer Instructions," on page 304
- Table 27, "DirectPath MMXTM Instructions," on page 311 and Table 28, "DirectPath MMXTM Extensions," on page 312
- Table 29, "DirectPath Floating-Point Instructions," on page 313
- All 3DNow! instructions, including the 3DNow! Extensions, are DirectPath and are listed in Table 24, "3DNow!TM Instructions," on page 300 and Table 25, "3DNow!TM Extensions," on page 302.

Table 26. DirectPath Integer Instructions

Instruction Mnemonic	Execute Latency
ADC mreg8, reg8	1
ADC mem8, reg8	4
ADC mreg16/32, reg16/32	1
ADC mem16/32, reg16/32	4
ADC reg8, mreg8	1
ADC reg8, mem8	4
ADC reg16/32, mreg16/32	1
ADC reg16/32, mem16/32	4
ADC AL, imm8	1
ADC EAX, imm16/32	1
ADC mreg8, imm8	1
ADC mem8, imm8	4
ADC mreg16/32, imm16/32	1
ADC mem16/32, imm16/32	4
ADC mreg16/32, imm8 (sign extended)	1
ADC mem16/32, imm8 (sign extended)	4
ADD mreg8, reg8	1
ADD mem8, reg8	4
ADD mreg16/32, reg16/32	1
ADD mem16/32, reg16/32	4
ADD reg8, mreg8	1
ADD reg8, mem8	4
ADD reg16/32, mreg16/32	1
ADD reg16/32, mem16/32	4
ADD AL, imm8	1
ADD EAX, imm16/32	1
ADD mreg8, imm8	1
ADD mem8, imm8	4
ADD mreg16/32, imm16/32	1
ADD mem16/32, imm16/32	4
ADD mreg16/32, imm8 (sign extended)	1
ADD mem16/32, imm8 (sign extended)	4
AND mreg8, reg8	1

Instruction Mnemonic	Execute Latency
AND mem8, reg8	4
AND mreg16/32, reg16/32	1
AND mem16/32, reg16/32	4
AND reg8, mreg8	1
AND reg8, mem8	4
AND reg16/32, mreg16/32	1
AND reg16/32, mem16/32	4
AND AL, imm8	1
AND EAX, imm16/32	1
AND mreg8, imm8	1
AND mem8, imm8	4
AND mreg16/32, imm16/32	1
AND mem16/32, imm16/32	4
AND mreg16/32, imm8 (sign extended)	1
AND mem16/32, imm8 (sign extended)	4
BSWAP EAX	1
BSWAP ECX	1
BSWAP EDX	1
BSWAP EBX	1
BSWAP ESP	1
BSWAP EBP	1
BSWAP ESI	1
BSWAP EDI	1
BT mreg16/32, reg16/32	1
BT mreg16/32, imm8	1
BT mem16/32, imm8	4
CBW/CWDE	1
CLC	1
CMC	1
CMOVA/CMOVBE reg16/32, reg16/32	1
CMOVA/CMOVBE reg16/32, mem16/32	4
CMOVAE/CMOVNB/CMOVNC reg16/32, mem16/32	1

Instruction Mnemonic	Execute Latency
CMOVAE/CMOVNB/CMOVNC mem16/32, mem16/32	4
CMOVB/CMOVC/CMOVNAE reg16/32, reg16/32	1
CMOVB/CMOVC/CMOVNAE mem16/32, reg16/32	4
CMOVBE/CMOVNA reg16/32, reg16/32	1
CMOVBE/CMOVNA reg16/32, mem16/32	4
CMOVE/CMOVZ reg16/32, reg16/32	1
CMOVE/CMOVZ reg16/32, mem16/32	4
CMOVG/CMOVNLE reg16/32, reg16/32	1
CMOVG/CMOVNLE reg16/32, mem16/32	4
CMOVGE/CMOVNL reg16/32, reg16/32	1
CMOVGE/CMOVNL reg16/32, mem16/32	4
CMOVL/CMOVNGE reg16/32, reg16/32	1
CMOVL/CMOVNGE reg16/32, mem16/32	4
CMOVLE/CMOVNG reg16/32, reg16/32	1
CMOVLE/CMOVNG reg16/32, mem16/32	4
CMOVNE/CMOVNZ reg16/32, reg16/32	1
CMOVNE/CMOVNZ reg16/32, mem16/32	4
CMOVNO reg16/32, reg16/32	1
CMOVNO reg16/32, mem16/32	4
CMOVNP/CMOVPO reg16/32, reg16/32	1
CMOVNP/CMOVPO reg16/32, mem16/32	4
CMOVNS reg16/32, reg16/32	1
CMOVNS reg16/32, mem16/32	4
CMOVO reg16/32, reg16/32	1
CMOVO reg16/32, mem16/32	4
CMOVP/CMOVPE reg16/32, reg16/32	1
CMOVP/CMOVPE reg16/32, mem16/32	4
CMOVS reg16/32, reg16/32	1
CMOVS reg16/32, mem16/32	4
CMP mreg8, reg8	1
CMP mem8, reg8	4

Instruction Mnemonic	Execute Latency
CMP mreg16/32, reg16/32	1
CMP mem16/32, reg16/32	4
CMP reg8, mreg8	1
CMP reg8, mem8	4
CMP reg16/32, mreg16/32	1
CMP reg16/32, mem16/32	4
CMP AL, imm8	1
CMP EAX, imm16/32	1
CMP mreg8, imm8	1
CMP mem8, imm8	4
CMP mreg16/32, imm16/32	1
CMP mem16/32, imm16/32	4
CMP mreg16/32, imm8 (sign extended)	1
CMP mem16/32, imm8 (sign extended)	4
CWD/CDQ	1
DEC EAX	1
DEC ECX	1
DEC EDX	1
DEC EBX	1
DEC ESP	1
DEC EBP	1
DEC ESI	1
DEC EDI	1
DEC mreg8	1
DEC mem8	4
DEC mreg16/32	1
DEC mem16/32	4
INC EAX	1
INC ECX	1
INC EDX	1
INC EBX	1
INC ESP	1
INC EBP	1

Instruction Mnemonic	Execute Latency	
INC ESI	1	JNP
INC EDI	1	JL/J
INC mreg8	1	JNL
INC mem8	4	JLE
INC mreg16/32	1	JNL
INC mem16/32	4	JMF
JO short disp8	1	JMF
JNO short disp8	1	JMF
JB/JNAE short disp8	1	JMF
JNB/JAE short disp8	1	JMF
JZ/JE short disp8	1	LEA
JNZ/JNE short disp8	1	MO
JBE/JNA short disp8	1	MO
JNBE/JA short disp8	1	MO
JS short disp8	1	MO
JNS short disp8	1	MO
JP/JPE short disp8	1	MO
JNP/JPO short disp8	1	MO
JL/JNGE short disp8	1	MO
JNL/JGE short disp8	1	MO
JLE/JNG short disp8	1	MO
JNLE/JG short disp8	1	MO
JO near disp16/32	1	MO
JNO near disp16/32	1	MO
JB/JNAE near disp16/32	1	MO
JNB/JAE near disp16/32	1	MO
JZ/JE near disp16/32	1	MO
JNZ/JNE near disp16/32	1	MO
JBE/JNA near disp16/32	1	MO
JNBE/JA near disp16/32	1	MO
JS near disp16/32	1	MO
JNS near disp16/32	1	MO
JP/JPE near disp16/32	1	МО

Instruction Mnemonic	Execute Latency
JNP/JPO near disp16/32	1
JL/JNGE near disp16/32	1
JNL/JGE near disp16/32	1
JLE/JNG near disp16/32	1
JNLE/JG near disp16/32	1
JMP near disp16/32 (direct)	1
JMP far disp32/48 (direct)	16
JMP disp8 (short)	1
JMP near mreg16/32 (indirect)	1
JMP near mem16/32 (indirect)	4
LEA reg32, mem16/32	2
MOV mreg8, reg8	1
MOV mem8, reg8	3
MOV mreg16/32, reg16/32	1
MOV mem16/32, reg16/32	3
MOV reg8, mreg8	1
MOV reg8, mem8	3
MOV reg16/32, mreg16/32	1
MOV reg16/32, mem16/32	3
MOV AL, mem8	3
MOV EAX, mem16/32	3
MOV mem8, AL	3
MOV mem16/32, EAX	3
MOV AL, imm8	1
MOV CL, imm8	1
MOV DL, imm8	1
MOV BL, imm8	1
MOV AH, imm8	1
MOV CH, imm8	1
MOV DH, imm8	1
MOV BH, imm8	1
MOV EAX, imm16/32	1
MOV ECX, imm16/32	1

Instruction Mnemonic	Execute Latency
MOV EDX, imm16/32	1
MOV EBX, imm16/32	1
MOV ESP, imm16/32	1
MOV EBP, imm16/32	1
MOV ESI, imm16/32	1
MOV EDI, imm16/32	1
MOV mreg8, imm8	1
MOV mem8, imm8	3
MOV mreg16/32, imm16/32	1
MOV mem16/32, imm16/32	3
MOVSX reg16/32, mreg8	1
MOVSX reg16/32, mem8	4
MOVSX reg32, mreg16	1
MOVSX reg32, mem16	4
MOVZX reg16/32, mreg8	1
MOVZX reg16/32, mem8	4
MOVZX reg32, mreg16	1
MOVZX reg32, mem16	4
NEG mreg8	1
NEG mem8	4
NEG mreg16/32	1
NEG mem16/32	4
NOP (XCHG EAX, EAX)	0
NOT mreg8	1
NOT mem8	4
NOT mreg16/32	1
NOT mem16/32	4
OR mreg8, reg8	1
OR mem8, reg8	4
OR mreg16/32, reg16/32	1
OR mem16/32, reg16/32	4
OR reg8, mreg8	1
OR reg8, mem8	4

Instruction Mnemonic	Execute Latency
OR reg16/32, mreg16/32	1
OR reg16/32, mem16/32	4
OR AL, imm8	1
OR EAX, imm16/32	1
OR mreg8, imm8	1
OR mem8, imm8	4
OR mreg16/32, imm16/32	1
OR mem16/32, imm16/32	4
OR mreg16/32, imm8 (sign extended)	1
OR mem16/32, imm8 (sign extended)	4
PUSH EAX	3
PUSH ECX	3
PUSH EDX	3
PUSH EBX	3
PUSH ESP	3
PUSH EBP	3
PUSH ESI	3
PUSH EDI	3
PUSH imm8	3
PUSH imm16/32	3
RCL mreg8, imm8	5
RCL mreg16/32, imm8	5
RCL mreg8, 1	1
RCL mem8, 1	4
RCL mreg16/32, 1	1
RCL mem16/32, 1	4
RCL mreg8, CL	5
RCL mreg16/32, CL	5
RCR mreg8, imm8	5
RCR mreg16/32, imm8	5
RCR mreg8, 1	1
RCR mem8, 1	4
RCR mreg16/32, 1	1

Instruction Mnemonic	Execute Latency	
RCR mem16/32, 1	4	SAR
RCR mreg8, CL	5	SAR
RCR mreg16/32, CL	5	SAR
ROL mreg8, imm8	1	SAR
ROL mem8, imm8	4	SAR
ROL mreg16/32, imm8	1	SAR
ROL mem16/32, imm8	4	SBB
ROL mreg8, 1	1	SBB
ROL mem8, 1	4	SBB
ROL mreg16/32, 1	1	SBB
ROL mem16/32, 1	4	SBB
ROL mreg8, CL	1	SBB
ROL mem8, CL	4	SBB
ROL mreg16/32, CL	1	SBB
ROL mem16/32, CL	4	SBB
ROR mreg8, imm8	1	SBB
ROR mem8, imm8	4	SBB
ROR mreg16/32, imm8	1	SBB
ROR mem16/32, imm8	4	SBB
ROR mreg8, 1	1	SBB
ROR mem8, 1	4	SBB
ROR mreg16/32, 1	1	SBB
ROR mem16/32, 1	4	SET
ROR mreg8, CL	1	SET
ROR mem8, CL	4	SET
ROR mreg16/32, CL	1	SET
ROR mem16/32, CL	4	SET
SAR mreg8, imm8	1	SET
SAR mem8, imm8	4	SET
SAR mreg16/32, imm8	1	SET
SAR mem16/32, imm8	4	SET
SAR mreg8, 1	1	SET
SAR mem8, 1	4	SET

Instruction Mnemonic	Execute Latency
SAR mreg16/32, 1	1
SAR mem16/32, 1	4
SAR mreg8, CL	1
SAR mem8, CL	4
SAR mreg16/32, CL	1
SAR mem16/32, CL	4
SBB mreg8, reg8	1
SBB mem8, reg8	4
SBB mreg16/32, reg16/32	1
SBB mem16/32, reg16/32	4
SBB reg8, mreg8	1
SBB reg8, mem8	4
SBB reg16/32, mreg16/32	1
SBB reg16/32, mem16/32	4
SBB AL, imm8	1
SBB EAX, imm16/32	1
SBB mreg8, imm8	1
SBB mem8, imm8	4
SBB mreg16/32, imm16/32	1
SBB mem16/32, imm16/32	4
SBB mreg16/32, imm8 (sign extended)	1
SBB mem16/32, imm8 (sign extended)	4
SETO mreg8	1
SETO mem8	3
SETNO mreg8	1
SETNO mem8	3
SETB/SETC/SETNAE mreg8	1
SETB/SETC/SETNAE mem8	3
SETAE/SETNB/SETNC mreg8	1
SETAE/SETNB/SETNC mem8	3
SETE/SETZ mreg8	1
SETE/SETZ mem8	3
SETNE/SETNZ mreg8	1

DЛ

ΑΙ

Instruction Mnemonic	Execute Latency
SETNE/SETNZ mem8	3
SETBE/SETNA mreg8	1
SETBE/SETNA mem8	3
SETA/SETNBE mreg8	1
SETA/SETNBE mem8	3
SETS mreg8	1
SETS mem8	3
SETNS mreg8	1
SETNS mem8	3
SETP/SETPE mreg8	1
SETP/SETPE mem8	3
SETNP/SETPO mreg8	1
SETNP/SETPO mem8	3
SETL/SETNGE mreg8	1
SETL/SETNGE mem8	3
SETGE/SETNL mreg8	1
SETGE/SETNL mem8	3
SETLE/SETNG mreg8	1
SETLE/SETNG mem8	3
SETG/SETNLE mreg8	1
SETG/SETNLE mem8	3
SHL/SAL mreg8, imm8	1
SHL/SAL mem8, imm8	4
SHL/SAL mreg16/32, imm8	1
SHL/SAL mem16/32, imm8	4
SHL/SAL mreg8, 1	1
SHL/SAL mem8, 1	4
SHL/SAL mreg16/32, 1	1
SHL/SAL mem16/32, 1	4
SHL/SAL mreg8, CL	1
SHL/SAL mem8, CL	4
SHL/SAL mreg16/32, CL	1
SHL/SAL mem16/32, CL	4

Instruction Mnemonic	Execute Latency
SHR mreg8, imm8	1
SHR mem8, imm8	4
SHR mreg16/32, imm8	1
SHR mem16/32, imm8	4
SHR mreg8, 1	1
SHR mem8, 1	4
SHR mreg16/32, 1	1
SHR mem16/32, 1	4
SHR mreg8, CL	1
SHR mem8, CL	4
SHR mreg16/32, CL	1
SHR mem16/32, CL	4
STC	1
SUB mreg8, reg8	1
SUB mem8, reg8	4
SUB mreg16/32, reg16/32	1
SUB mem16/32, reg16/32	4
SUB reg8, mreg8	1
SUB reg8, mem8	4
SUB reg16/32, mreg16/32	1
SUB reg16/32, mem16/32	4
SUB AL, imm8	1
SUB EAX, imm16/32	1
SUB mreg8, imm8	1
SUB mem8, imm8	4
SUB mreg16/32, imm16/32	1
SUB mem16/32, imm16/32	4
SUB mreg16/32, imm8 (sign extended)	1
SUB mem16/32, imm8 (sign extended)	4
TEST mreg8, reg8	1
TEST mem8, reg8	4
TEST mreg16/32, reg16/32	1
TEST mem16/32, reg16/32	4

Instruction Mnemonic	Execute Latency
TEST AL, imm8	1
TEST EAX, imm16/32	1
TEST mreg8, imm8	1
TEST mem8, imm8	4
TEST mreg16/32, imm16/32	1
TEST mem16/32, imm16/32	4
WAIT	0
XCHG EAX, EAX (NOP)	0
XOR mreg8, reg8	1
XOR mem8, reg8	4
XOR mreg16/32, reg16/32	1
XOR mem16/32, reg16/32	4
XOR reg8, mreg8	1
XOR reg8, mem8	4
XOR reg16/32, mreg16/32	1
XOR reg16/32, mem16/32	4
XOR AL, imm8	1
XOR EAX, imm16/32	1
XOR mreg8, imm8	1
XOR mem8, imm8	4
XOR mreg16/32, imm16/32	1
XOR mem16/32, imm16/32	4
XOR mreg16/32, imm8 (sign extended)	1
XOR mem16/32, imm8 (sign extended)	4

Table 27. DirectPath MMX[™] Instructions

Instruction Mnemonic	Execute Latency
EMMS	2
MOVD mmreg, mem32	2
MOVD mem32, mmreg	2
MOVQ mmreg1, mmreg2	2
MOVQ mmreg, mem64	2
MOVQ mmreg2, mmreg1	2
MOVQ mem64, mmreg	2
PACKSSDW mmreg1, mmreg2	2
PACKSSDW mmreg, mem64	2
PACKSSWB mmreg1, mmreg2	2
PACKSSWB mmreg, mem64	2
PACKUSWB mmreg1, mmreg2	2
PACKUSWB mmreg, mem64	2
PADDB mmreg1, mmreg2	2
PADDB mmreg, mem64	2
PADDD mmreg1, mmreg2	2
PADDD mmreg, mem64	2
PADDSB mmreg1, mmreg2	2
PADDSB mmreg, mem64	2
PADDSW mmreg1, mmreg2	2
PADDSW mmreg, mem64	2
PADDUSB mmreg1, mmreg2	2
PADDUSB mmreg, mem64	2
PADDUSW mmreg1, mmreg2	2
PADDUSW mmreg, mem64	2
PADDW mmreg1, mmreg2	2
PADDW mmreg, mem64	2
PAND mmreg1, mmreg2	2
PAND mmreg, mem64	2
PANDN mmreg1, mmreg2	2
PANDN mmreg, mem64	2
PCMPEQB mmreg1, mmreg2	2
PCMPEQB mmreg, mem64	2

Instruction Mnemonic	Execute Latency
PCMPEQD mmreg1, mmreg2	2
PCMPEQD mmreg, mem64	2
PCMPEQW mmreg1, mmreg2	2
PCMPEQW mmreg, mem64	2
PCMPGTB mmreg1, mmreg2	2
PCMPGTB mmreg, mem64	2
PCMPGTD mmreg1, mmreg2	2
PCMPGTD mmreg, mem64	2
PCMPGTW mmreg1, mmreg2	2
PCMPGTW mmreg, mem64	2
PMADDWD mmreg1, mmreg2	3
PMADDWD mmreg, mem64	3
PMULHW mmreg1, mmreg2	3
PMULHW mmreg, mem64	3
PMULLW mmreg1, mmreg2	3
PMULLW mmreg, mem64	3
POR mmreg1, mmreg2	2
POR mmreg, mem64	2
PSLLD mmreg1, mmreg2	2
PSLLD mmreg, mem64	2
PSLLD mmreg, imm8	2
PSLLQ mmreg1, mmreg2	2
PSLLQ mmreg, mem64	2
PSLLQ mmreg, imm8	2
PSLLW mmreg1, mmreg2	2
PSLLW mmreg, mem64	2
PSLLW mmreg, imm8	2
PSRAW mmreg1, mmreg2	2
PSRAW mmreg, mem64	2
PSRAW mmreg, imm8	2
PSRAD mmreg1, mmreg2	2
PSRAD mmreg, mem64	2
PSRAD mmreg, imm8	2

Table 27. DirectPath MMX[™] Instructions (Continued)

Instruction Mnemonic	Execute Latency
PSRLD mmreg1, mmreg2	2
PSRLD mmreg, mem64	2
PSRLD mmreg, imm8	2
PSRLQ mmreg1, mmreg2	2
PSRLQ mmreg, mem64	2
PSRLQ mmreg, imm8	2
PSRLW mmreg1, mmreg2	2
PSRLW mmreg, mem64	2
PSRLW mmreg, imm8	2
PSUBB mmreg1, mmreg2	2
PSUBB mmreg, mem64	2
PSUBD mmreg1, mmreg2	2
PSUBD mmreg, mem64	2
PSUBSB mmreg1, mmreg2	2
PSUBSB mmreg, mem64	2
PSUBSW mmreg1, mmreg2	2
PSUBSW mmreg, mem64	2
PSUBUSB mmreg1, mmreg2	2
PSUBUSB mmreg, mem64	2
PSUBUSW mmreg1, mmreg2	2
PSUBUSW mmreg, mem64	2
PSUBW mmreg1, mmreg2	2
PSUBW mmreg, mem64	2
PUNPCKHBW mmreg1, mmreg2	2
PUNPCKHBW mmreg, mem64	2
PUNPCKHDQ mmreg1, mmreg2	2
PUNPCKHDQ mmreg, mem64	2
PUNPCKHWD mmreg1, mmreg2	2
PUNPCKHWD mmreg, mem64	2
PUNPCKLBW mmreg1, mmreg2	2
PUNPCKLBW mmreg, mem32	2
PUNPCKLDQ mmreg1, mmreg2	2
PUNPCKLDQ mmreg, mem32	2

Instruction Mnemonic	Execute Latency
PUNPCKLWD mmreg1, mmreg2	2
PUNPCKLWD mmreg, mem32	2
PXOR mmreg1, mmreg2	2
PXOR mmreg, mem64	2

Table 28. DirectPath MMX[™] Extensions

Instruction Mnemonic	Execute Latency
MOVNTQ mem64, mmreg	3
PAVGB mmreg1, mmreg2	2
PAVGB mmreg, mem64	2
PAVGW mmreg1, mmreg2	2
PAVGW mmreg, mem64	2
PMAXSW mmreg1, mmreg2	2
PMAXSW mmreg, mem64	2
PMAXUB mmreg1, mmreg2	2
PMAXUB mmreg, mem64	2
PMINSW mmreg1, mmreg2	2
PMINSW mmreg, mem64	2
PMINUB mmreg1, mmreg2	2
PMINUB mmreg, mem64	2
PMULHUW mmreg1, mmreg2	3
PMULHUW mmreg, mem64	3
PSADBW mmreg1, mmreg2	3
PSADBW mmreg, mem64	3
PSHUFW mmreg1, mmreg2, imm8	2
PSHUFW mmreg, mem64, imm8	2
PREFETCHNTA mem8	~
PREFETCHT0 mem8	~
PREFETCHT1 mem8	~
PREFETCHT2 mem8	~

Instruction Mnemonic	Execute Latency
FABS	2
FADD ST, ST(i)	4
FADD [mem32real]	4
FADD ST(i), ST	4
FADD [mem64real]	4
FADDP ST(i), ST	4
FCHS	2
FCOM ST(i)	2
FCOMP ST(i)	2
FCOM [mem32real]	2
FCOM [mem64real]	2
FCOMP [mem32real]	2
FCOMP [mem64real]	2
FCOMPP	2
FDECSTP	2
FDIV ST, ST(i)	16/20/24
FDIV ST(i), ST	16/20/24
FDIV [mem32real]	16/20/24
FDIV [mem64real]	16/20/24
FDIVP ST(i), ST	16/20/24
FDIVR ST, ST(i)	16/20/24
FDIVR ST(i), ST	16/20/24
FDIVR [mem32real]	16/20/24
FDIVR [mem64real]	16/20/24
FDIVRP ST(i), ST	16/20/24
FFREE ST(i)	2
FFREEP ST(i)	2
FILD [mem16int]	4
FILD [mem32int]	4
FILD [mem64int]	4
FIMUL [mem32int]	9
FIMUL [mem16int]	9
FINCSTP	2

Instruction Mnemonic	Execute Latency
FIST [mem16int]	4
FIST [mem32int]	4
FISTP [mem16int]	4
FISTP [mem32int]	4
FISTP [mem64int]	4
FLD ST(i)	2
FLD [mem32real]	2
FLD [mem64real]	2
FLD1	4
FLDL2E	4
FLDL2T	4
FLDLG2	4
FLDLN2	4
FLDPI	4
FLDZ	4
FMUL ST, ST(i)	4
FMUL ST(i), ST	4
FMUL [mem32real]	4
FMUL [mem64real]	4
FMULP ST(i), ST	4
FNOP	2
FPREM	9+e+n
FPREM1	9+e+n
FSQRT	19/27/35
FST [mem32real]	2
FST [mem64real]	2
FST ST(i)	2
FSTP [mem32real]	4
FSTP [mem64real]	4
FSTP [mem80real]	8
FSTP ST(i)	2
FSUB [mem32real]	4
FSUB [mem64real]	4

Instruction Mnemonic	Execute Latency
FSUB ST, ST(i)	4
FSUB ST(i), ST	4
FSUBP ST(i), ST	4
FSUBR [mem32real]	4
FSUBR [mem64real]	4
FSUBR ST, ST(i)	4
FSUBR ST(i), ST	4
FSUBRP ST(i), ST	4
FTST	2
FUCOM	2
FUCOMP	2
FUCOMPP	2
FWAIT	~
FXCH	2

Table 29. DirectPath Floating-Point Instructions (Continued)

VectorPath Instructions

The following tables contain **VectorPath** instructions, which should be **avoided** in the AMD Athlon processor:

- **Table 30**, "VectorPath Integer Instructions," on page 315
- Table 31, "VectorPath MMXTM Instructions," on page 319 and Table 32, "VectorPath MMXTM Extensions," on page 319
- Table 33, "VectorPath Floating-Point Instructions," on page 320

Table 30. VectorPath Integer Instructions

Instruction Mnemonic	Execute Latency
ААА	6
AAD	6
AAM	16
AAS	6
ARPL mreg16, reg16	15
ARPL mem16, reg16	19
BOUND reg16/32, mem16/32:mem16/32	6
BSF reg16/32, mreg16/32	8
BSF reg16/32, mem16/32	12/11
BSR reg16/32, mreg16/32	10
BSR reg16/32, mem16/32	14/13
BT mem16/32, reg16/32	8
BTC mreg16/32, reg16/32	2
BTC mem16/32, reg16/32	9
BTC mreg16/32, imm8	2
BTC mem16/32, imm8	6
BTR mreg16/32, reg16/32	2
BTR mem16/32, reg16/32	9
BTR mreg16/32, imm8	2
BTR mem16/32, imm8	6
BTS mreg16/32, reg16/32	2
BTS mem16/32, reg16/32	9

Instruction Mnemonic	Execute Latency
BTS mreg16/32, imm8	2
BTS mem16/32, imm8	6
CALL full pointer	18
CALL near imm16/32	3
CALL near mreg32 (indirect)	4
CALL near mem32 (indirect)	4
CALL mem16:16/32	19
CLD	1
CLI	4
CLTS	10
CMPSB mem8,mem8	6
CMPSW mem16, mem32	6
CMPSD mem32, mem32	6
CMPXCHG mreg8, reg8	3
CMPXCHG mem8, reg8	6
CMPXCHG mreg16/32, reg16/32	3
CMPXCHG mem16/32, reg16/32	6
CMPXCHG8B mem64	39
CPUID	42
DAA	8
DAS	8
DIV mreg8	17
DIV AL, mem8	17

Instruction Mnemonic	Execute Latency
DIV mreg16/32	24/40
DIV EAX, mem16/32	24/40
ENTER	13/17/19/22
IDIV mreg8	19
IDIV mem8	20
IDIV mreg16/32	26/42
IDIV EAX, mem16/32	27/43
IMUL reg16/32, imm16/32	4/5
IMUL reg16/32, mreg16/32, imm16/32	4/5
IMUL reg16/32, mem16/32, imm16/32	7/8
IMUL reg16/32, imm8 (sign extended)	5
IMUL reg16/32, mreg16/32, imm8 (signed)	4/5
IMUL reg16/32, mem16/32, imm8 (signed)	18
IMUL mreg8	5
IMUL AX, AL, mem8	8
IMUL mreg16/32	5/6
IMUL EDX:EAX, EAX, mem16/32	8/9
IMUL reg16/32, mreg16/32	3/4
IMUL reg16/32, mem16/32	6/7
IN AL, imm8	~
IN AX, imm8	~
IN EAX, imm8	~
IN AL, DX	~
IN AX, DX	~
IN EAX, DX	~
INVD	~
INVLPG	106
JCXZ/JEC short disp8	2
JMP far disp32/48 (direct)	16
JMP far mem32 (indirect)	18
JMP far mreg32 (indirect)	18
LAHF	3

Table 30. VectorPath Integer	Instructions (Continued)
------------------------------	--------------------------

Instruction Mnemonic	Execute Latency
LAR reg16/32, mreg16/32	23
LAR reg16/32, mem16/32	25
LDS reg16/32, mem32/48	14
LEA reg16, mem16/32	3
LEAVE	3
LES reg16/32, mem32/48	14
LFS reg16/32, mem32/48	14
LGDT mem48	35
LGS reg16/32, mem32/48	14
LIDT mem48	35
LLDT mreg16	30
LLDT mem16	31
LMSW mreg16	11
LMSW mem16	12
LODSB AL, mem8	5
LODSW AX, mem16	5
LODSD EAX, mem32	4
LOOP disp8	8
LOOPE/LOOPZ disp8	8
LOOPNE/LOOPNZ disp8	8
LSL reg16/32, mreg16/32	22
LSL reg16/32, mem16/32	24
LSS reg16/32, mem32/48	15
LTR mreg16	91
LTR mem16	94
MOV mreg16, segment reg	4
MOV mem16, segment reg	4
MOV segment reg, mreg16	10
MOV segment reg, mem16	12
MOVSB mem8,mem8	5
MOVSD mem16, mem16	5
MOVSW mem32, mem32	5
MUL mreg8	5

Instruction Mnemonic	Execute Latency
MUL AL, mem8	8
MUL mreg16	5
MUL AX, mem16	8
MUL mreg32	6
MUL EAX, mem32	9
OUT imm8, AL	~
OUT imm8, AX	~
OUT imm8, EAX	~
OUT DX, AL	~
OUT DX, AX	~
OUT DX, EAX	~
POP ES	11
POP SS	11
POP DS	11
POP FS	11
POP GS	11
POP EAX	4
POP ECX	4
POP EDX	4
POP EBX	4
POP ESP	4
POP EBP	4
POP ESI	4
POP EDI	4
POP mreg 16/32	4
POP mem 16/32	3
POPA/POPAD	7/6
POPF/POPFD	15
PUSH ES	3
PUSH CS	3
PUSH FS	3
PUSH GS	3
PUSH SS	3

Instruction Mnemonic	Execute Latency
PUSH DS	3
PUSH mreg16/32	3
PUSH mem16/32	3
PUSHA/PUSHAD	6
PUSHF/PUSHFD	4
RCL mem8, imm8	6
RCL mem16/32, imm8	6
RCL mem8, CL	6
RCL mem16/32, CL	6
RCR mem8, imm8	6
RCR mem16/32, imm8	6
RCR mem8, CL	6
RCR mem16/32, CL	6
RDMSR	~
RDPMC	~
RDTSC	10
RET near imm16	5
RET near	5
RET far imm16	16
RET far	16
SAHF	2
SCASB AL, mem8	4
SCASW AX, mem16	4
SCASD EAX, mem32	4
SGDT mem48	17
SIDT mem48	17
SHLD mreg16/32, reg16/32, imm8	6
SHLD mem16/32, reg16/32, imm8	6
SHLD mreg16/32, reg16/32, CL	6
SHLD mem16/32, reg16/32, CL	6
SHRD mreg16/32, reg16/32, imm8	6
SHRD mem16/32, reg16/32, imm8	8
SHRD mreg16/32, reg16/32, CL	6

Table 30. VectorPath Integer Instructions (Continued)

AMD Athlon™ Processor x86 Code Optimization

Instruction Mnemonic	Execute Latency
SHRD mem16/32, reg16/32, CL	8
SLDT mreg16	5
SLDT mem16	5
SMSW mreg16	4
SMSW mem16	3
STD	2
STI	4
STOSB mem8, AL	4
STOSW mem16, AX	4
STOSD mem32, EAX	4
STR mreg16	5
STR mem16	5
SYSCALL	~
SYSENTER	~
SYSEXIT	~
SYSRET	~
VERR mreg16	11
VERR mem16	12
VERW mreg16	11
VERW mem16	12
WBINVD	~
WRMSR	~
XADD mreg8, reg8	2
XADD mem8, reg8	5
XADD mreg16/32, reg16/32	2
XADD mem16/32, reg16/32	5
XCHG reg8, mreg8	2
XCHG reg8, mem8	23
XCHG reg16/32, mreg16/32	2
XCHG reg16/32, mem16/32	23
XCHG EAX, ECX	2
XCHG EAX, EDX	2
XCHG EAX, EBX	2

Instruction Mnemonic	Execute Latency
XCHG EAX, ESP	2
XCHG EAX, EBP	2
XCHG EAX, ESI	2
XCHG EAX, EDI	2
XLAT	5

Table 31. VectorPath MMX[™] Instructions

Instruction Mnemonic	Execute Latency
MOVD mmreg, mreg32	6
MOVD mreg32, mmreg	7

Table 32. VectorPath MMX[™] Extensions

Instruction Mnemonic	Execute Latency
MASKMOVQ mmreg1, mmreg2	24
PEXTRW reg32, mmreg, imm8	4
PINSRW mmreg, reg32, imm8	7
PINSRW mmreg, mem16, imm8	7
PMOVMSKB reg32, mmreg	4
SFENCE	2/8

Instruction Mnemonic	Execute Latency
F2XM1	64
FBLD [mem80]	91
FBSTP [mem80]	198
FCLEX	23
FCMOVB ST(0), ST(i)	7
FCMOVE ST(0), ST(i)	7
FCMOVBE ST(0), ST(i)	7
FCMOVU ST(0), ST(i)	7
FCMOVNB ST(0), ST(i)	7
FCMOVNE ST(0), ST(i)	7
FCMOVNBE ST(0), ST(i)	7
FCMOVNU ST(0), ST(i)	7
FCOMI ST, ST(i)	3
FCOMIP ST, ST(i)	3
FCOS	97-196
FIADD [mem32int]	9
FIADD [mem16int]	9
FICOM [mem32int]	9
FICOM [mem16int]	9
FICOMP [mem32int]	9
FICOMP [mem16int]	9
FIDIV [mem32int]	21/25/29
FIDIV [mem16int]	21/25/29
FIDIVR [mem32int]	21/25/29
FIDIVR [mem16int]	21/25/29
FIMUL [mem32int]	9
FIMUL [mem16int]	9
FINIT	91
FISUB [mem32int]	9
FISUB [mem16int]	9
FISUBR [mem32int]	9
FISUBR [mem16int]	9
FLD [mem80real]	10

Instruction Mnemonic	Execute Latency
FLDCW [mem16]	11
FLDENV [mem14byte]	129
FLDENV [mem28byte]	129
FPTAN	107-216
FPATAN	158-175
FRNDINT	10
FRSTOR [mem94byte]	138
FRSTOR [mem108byte]	138
FSAVE [mem94byte]	159
FSAVE [mem108byte]	159
FSCALE	8
FSIN	96-192
FSINCOS	107-211
FSTCW [mem16]	4
FSTENV [mem14byte]	89
FSTENV [mem28byte]	89
FSTP [mem80real]	8
FSTSW AX	12
FSTSW [mem16]	8
FUCOMI ST, ST(i)	3
FUCOMIP ST, ST(i)	3
FXAM	3
FXRSTOR [mem512byte]	68/108
FXSAVE [mem512byte]	31/79
FXTRACT	7
FYL2X	116-126
FYL2XP1	126

Index

Numerics

3I	DNow! TM Instructions $\ldots \ldots 12$,	141
	3DNow! and MMX [™] Intra-Operand Swapping	149
	Clipping	
	Fast Division	142
	Fast Square Root and Reciprocal Square Root	
	FEMMS Instruction	
	PAVGUSB for MPEG-2 Motion Compensation	172
	PF2ID Instructions	. 37
	PFCMP Instruction	153
	PFMUL Instruction.	152
	PI2FW Instruction	150
	PREFETCH and PREFETCHW Instructions9, 59-	-60,
		, 64
	PSWAPD149,	176
	Scalar Code Translated into 3DNow! Code	-81

A

Address Generation Interlocks9	1
AMD Athlon [™] Processor	
Branch-Free Code7	4
Code Padding	3
Compute Upper Half of Unsigned Products 14	8
Family.	
Microarchitecture4, 179-18	0
AMD Athlon System Bus 18	9
Commands Generation Rules	

В

Binary-to-ASCII Decimal Conversion
Blended Code, AMD-K6 and AMD Athlon Processors
3DNow! and MMX Intra-Operand Swapping 149
Block Copies and Block Fills 154
Branch Examples74
Code Padding
Compute Upper Half of Unsigned Products
Branch Target Buffer (BTB)
Branches
Align Branch Targets 48
Based on Comparisons Between Floats
Compound Branch Conditions25
Dependent on Random Data
Prediction
Replace with Computation in 3DNow! Code

C

C Language15, 25
Array-Style Over Pointer-Style Code
C Code to 3DNow! Code Examples
Structure Component Considerations
Cache
64-Byte Cache Line13, 65
Cache and Memory Optimizations57
CALL and RETURN Instructions

Code Padding Using Neutral Code Fillers	2
Code Sample Analysis 202	2
Complex Number Arithmetic	
Const Type Qualifier	7
Constant Control Code, Multiple 23	8

D

Data Cache	34
Decoding	33
Dependencies 17	18
DirectPath	
Decoder 18	33
DirectPath Over VectorPath Instructions 10, 44, 27	17
Displacements, 8-Bit Sign-Extended 5	
Division	23
Replace Divides with Multiplies, Integer 41, 9) 5
Using 3DNow! Instructions 142–14	13
Dynamic Memory Allocation Consideration 3	31

Ε

Event and Time-Stamp Monitoring Software	217
Execution Unit Resources.	198
Extended-Precision Data.	134

F

Far Control Transfer Instructions
Fetch and Decode Pipeline Stages 191
FFREEP Macro
Floating-Point
Compare Instructions 133
Divides and Square Roots 36
Execution Unit 187
Optimizations
Pipeline Operations
Pipeline Stages 196
Scheduler
Signed Words to Floating-Point
To Integer Conversions
Variables and Expressions are Type Float
floor() Function
FRNDINT Instruction 134
FSINCOS Instruction
FXCH Instruction

G

Group I — Essential Optimizations	7	-8
Group II — Secondary Optimizations	7,	10

If Statement	30
Immediates, 8-Bit Sign-Extended	51
IMUL Instruction	99
Inline Functions	104

Inline REP String with Low Counts
Instruction
Cache
Control Unit
Decoding
Short Encodings
Short Forms
Integer
Arithmetic, 64-Bit 104
Division
Execution Unit
Operand, Consider Sign 16
Pipeline Operations
Pipeline Stages 194
Scheduler
Use 32-Bit Data Types for Integer Code 15

L

L2 Cache Controller
LEAVE Instruction
Load/Store
Load-Execute Instructions10-11, 44
Floating-Point Instructions11, 45
Integer Instructions 44
Local Functions
Local Variables 35, 41, 72
LOOP Instruction
Loops
Deriving Loop Control For Partially Unrolled
Generic Loop Hoisting
Minimize Pointer Arithmetic
Partial Loop Unrolling
REP String with Low Variable Counts
Unroll Small Loops
Unrolling Loops

Μ

Memory
Dynamic Memory Allocation
Pushing Memory Data94
Size and Alignment Issues
Memory Type Range Register (MTRR) 219
Capability Register Format
Default Type Register Format
Fixed-Range Register Format
MSR Format
MTRRs and PAT 226
Overlapping
Variable-Range MTRR Register Format
Memory Types
MMX [™] Instructions
64-Bit Population Count161
Block Copies and Block Fills 154
Integer Absolute Value Computation
Integer-Only Work 102
MOVQ
PAND to Find Absolute Value in 3DNow! Code 163
PANDN
PCMP Instead of 3DNow! PFCMP 153
PCMPEQD
PMADDWD Instruction 147
PMULHUW 147
PREFETCHNTA/T0/T1/T2 60

PUNPCKL* and PUNPCKH*	151
PXOR 152,	162
MOVZX and MOVSX	. 91
MSR Access	225
Multiplication	
By Constant	. 99
Matrix	164
Multiplies over Divides, Floating Point	131
Muxing Constructs	

Ν

Newton-Raphson Reciprocal.	144
Newton-Raphson Reciprocal Square Root	146

0

Operands	198
Largest Possible Operand Size, Repeated String	103
Optimization Star.	. 8

Ρ

Page Attribute Table (PAT)
Parallelism
PerfCtr MSR 216
PerfEvtSel MSR 212
Performance-Monitoring Counters
Pipeline and Execution Unit Resources 191
Pointers
De-referenced Arguments 41
Use Array-Style Code Instead 18
Population Count Function 114, 161
Predecode
Prefetch
Determing Distance 63
Multiple
Prototypes

R

Read-Modify-Write Instructions 46
Recursive Functions
Register Operands 178
Register Reads and Writes, Partial 49
REP Prefix 103
RGBA Pixels 169

S

Scheduling
SHLD Instruction
SHR Instruction
Signed Words to Floating-Point Conversion 150
Square Root
Stack
Alignment Considerations 70
Allocation
Store-to-Load Forwarding
Stream of Packed Unsigned Bytes 175
String Instructions
Structure (Struct)
Subexpressions, Explicitly Extract Common
Superscalar Processor
Switch Statement

Т

ГВҮТЕ Variables7	0
Trigonometric Instructions13	7

U

Unit-Stride Access	 60, 63-64
	,

V

VectorPath Decoder	183
VectorPath Instructions	289

W

Χ

x86 Optimization Guidelines	177
XOR Instruction	104

AMD Athlon™ Processor x86 Code Optimization

22007I-0-September 2000