

# Arm Firmware Framework for Arm A-profile

Document number DEN0077A

Document quality ALP0

Document version 1.2

Document confidentiality Non-confidential

Copyright © 2023 Arm Limited or its affiliates. All rights reserved.

# **Arm Firmware Framework for Arm A-profile**

## Release information

Date	Version	Changes	
Enabled platforms to optionally bypass multi-borrowe     Added FFA_CONSOLE_LOG ABI     Added guidance to enable communication between ELSPs     Added register based discovery mechanism PARTITIC     Enabled storing IMPDEF information in EMAD     Enabled FFA_YEILD to be used with Direct messagin     Enabled an SP to be periodically woken up     Extended Direct messaging register usage     Enabled an partition to export multiple UUIDs     Allowed delegating of G0 interrupts in EL3 via FFA_E		<ul> <li>Added guidance to enable communication between EL3 Logical SPs and other SPs</li> <li>Added register based discovery mechanism PARTITION_INFO_GET_REGS</li> <li>Enabled storing IMPDEF information in EMAD</li> <li>Enabled FFA_YEILD to be used with Direct messaging</li> <li>Enabled an SP to be periodically woken up</li> <li>Extended Direct messaging register usage</li> <li>Enabled an partition to export multiple UUIDs</li> <li>Allowed delegating of G0 interrupts in EL3 via FFA_EL3_INTR_HANDLE</li> <li>Added a canonical UUID for SPs that speak the EFI MM communication</li> </ul>	
2022/Nov/30 v1.1 REL0		<ul> <li>Language fixes based upon feedback</li> <li>Clarified ABI return code if RX/TX buffers are used but not registered</li> <li>Clarified valid instances and conduits for direct requests and responses</li> <li>Restructured layout of FFA_MEM_PERM documentation</li> <li>Clarified Relayer responsibilities for memory transactions with both VMs and SPs</li> <li>Clarified terminology in FFA_MEM_LEND description to align with lender perspective</li> <li>Clarified when an owner can reclaim access to a memory region</li> <li>Clarified memory handle lifetime</li> <li>Added diagrams to illustrate memory management transactions</li> <li>Clarified allowed usage of FFA_SECONDARY_EP_REGISTER</li> <li>Fixed the reference v1.0 memory descriptor format</li> <li>Clarified run-time model manifest entry depreciation notice</li> <li>Added IMPDEF mechanism example to prevent privilege escalation with FFA_MEM_DONATE</li> </ul>	

Date	Version	Changes
2022/Mar/29	v1.1 EAC0	<ul> <li>Clarified guidance on partition ID and UUID usage</li> <li>Revised protocol to pass boot information to the SPMC or an SP</li> <li>Added compliance requirements for various features supported by the Frameworl</li> <li>Clarified guidance on interrupt management in Secure world</li> <li>Updated guidance on direct message passing to be used with logical partitions</li> <li>Clarified usage of FFA_INTERRUPT ABI depending upon endpoint state and FF-A instance</li> <li>Clarified usage of FFA_VERSION to enable negotiation of a compatible Framework version</li> <li>Clarified responsibilities of FF-A components in memory management transactions involving multiple borrowers</li> <li>Added guidance to enable a Hypervisor signal creation and destruction of VMs to an SP</li> <li>Revised some data structures to make them forwards compatible</li> <li>Added support for reporting execution state of an endpoint through FFA_PARTITION_INFO_GET</li> <li>Miscellaneous clarifications to better describe ABI behaviour and features</li> <li>Relaxed requirements around when the scheduler receiver interrupt is signalled by the SPMC</li> <li>Constrained configuration of a Notification pending interrupt as an SGI or PPI</li> </ul>

Date	Version	Changes
2021/Jul/05	v1.1 BET0	<ul> <li>Consolidated guidance on FF-A architecture in chapter 2</li> <li>Removed usage of AArch32 modes with usage of execution states</li> <li>Added concept of logical partitions that could be co-resident with the SPMC or resident in a separate EL but not isolated from the SPMC</li> <li>Replaced terms isolated and non-isolated" partitions with physical and logical partitions where applicable</li> <li>Updated guidance on direct message passing to be used with logical partitions</li> <li>Updated guidance on memory management to accommodate deployment of logical partitions</li> <li>Added more generalised guidance on isolation of DMA capable devices in Section 4.2</li> <li>Extended guidance on memory management to allow a partition to lend memor that it cannot access</li> <li>Reserved value -1 as an invalid memory handle</li> <li>Added guidance on interrupt management in the Secure world</li> <li>Added section on discovery of NS bit usage to allow v1.0 SPs to use the NS bit flag by discovering its presence and requesting this feature</li> <li>Added guidance in FFA_PARITITON_INFO_GET to return the UUIDs and count of partitions in the system.</li> <li>Updated terminology in guidance on interrupt management for consistency and readability</li> <li>Added guidance for notification support without a Hypervisor</li> <li>Replaced RETRY error code with new NO_DATA error code in FFA_NOTIFICATION_INFO_GET</li> <li>Clarified guidance on Delay Schedule Receiver interrupt flag in FFA_NOTIFICATION_SET</li> <li>Updated minor version of the spec to 1</li> <li>Added VM ID field to FFA_RX_ACQUIRE and RELEASE ABIs at NS physical FF-A instance</li> <li>Allowed FFA_SPM_ID_GET to be forwarded by SPMD to SPMC</li> <li>Added VM ID flag to FFA_MSG_SEND2 at NS physical FF-A instance</li> <li>Clarified encoding of information returned by FFA_NOTIFICATION_INFO_GET ABI</li> <li>Clarified that multiple StMM SPs are identified using a single UUID</li> <li>Clarified guidance on SP to OS kernel indirect message passing</li> <li>Restricted usage o</li></ul>
2021/Mar/15	v1.1 ALP0	<ul> <li>Added guidance for notifications</li> <li>Added guidance for indirect messaging based upon notifications</li> <li>Extended indirect messaging to the Secure world</li> <li>Generalised guidance on scheduling</li> <li>Clarfied guidance on states of an endpoint execution context</li> </ul>

- Added guidance on partition runtime models
- Added guidance on interrupt management in the Secure world
- Added guidance on power management
- Added interfaces to discover the ID of the SPMC and SPMD
- Added guidance to specify the security state of a memory region during retrieval
- Added guidance to discover a SEPID

Date	Version	Changes
2020/Jul/24	REL	<ul> <li>Language fixes based upon feedback from editorial review</li> <li>Removed reference to PSA from document title</li> <li>Converted document to Arm spec format</li> <li>Converted ffa_init_info C structure into a table</li> <li>Clarified use of Sender ID field in FFA_FRAG_RX/TX</li> <li>Fixed clash in FIDs of FFA_NORMAL_WORLD_RESUME and FFA_MEM_FRAG_RX</li> <li>Clarified use of FFA_MSG_POLL with RX full interrupt</li> <li>Clarified multi-endpoint memory management is an optional feature</li> <li>Clarified how a receiver should request retransmission of a fragmented memory region description</li> <li>Clarified 64-bit registers can be used in direct messaging</li> </ul>
2020/Apr/24	EAC	<ul> <li>Replaced occurrences of SPCI with PSA FF-A</li> <li>Added flag to identify other borrowers in a memory retrieve operation</li> <li>Allowed time slicing of memory management operations at Non-secure physical SPCI instance</li> <li>Replaced Cookie with Handle in fragmented and time-sliced memory management operations</li> <li>Added separate ABIs for fragmented memory management operations</li> <li>Allowed multiple retrievals by a Borrower of a memory region</li> <li>Allowed retrieval by Hypervisor of a memory region on behalf of a VM</li> <li>Replaced separate memory transaction descriptors with a single one</li> <li>Removed Write-through attribute to cater for S2FWB</li> <li>Specified coherency requirements for memory zeroing</li> <li>Moved to 64-bit memory Handles</li> <li>Clarifications to existing memory management guidance</li> <li>Made guidance on power management IMPLEMENTATION DEFINED</li> <li>Allowed discovery of minimum buffer size through FFA_FEATURES</li> <li>Changed FFA_VERSION for negotiation of version number between caller and callee</li> <li>Clarified usage and description of FFA_FEATURES</li> <li>Added section on compliance requirements</li> <li>Other errata fixes and language clarifications based on feedback from beta 1</li> </ul>
2019/Dec/20	beta 1	<ul> <li>Added ability to pause and resume memory management transactions</li> <li>Restricted indirect messaging to Normal world</li> <li>Reworded guidance on Stream endpoint IDs (SEPIDs)</li> <li>Added ABI to resume Normal world execution after a Secure interrupt</li> <li>Reworded guidance on SPCI instances and Split SPM configuration</li> <li>Added clearer guidance on optional and mandatory interfaces</li> <li>Other errata fixes and language clarifications based on feedback from beta 0</li> </ul>
2019/Nov/13	beta 0	<ul> <li>Replaced some occurrences of ARM with Arm</li> <li>Non-confidential release of beta 0 spec</li> </ul>
2019/Sep/17	beta 0	<ul> <li>Added guidance on partition manifest and setup</li> <li>Significant rewrite of section on message passing</li> <li>Added support for multi-component memory management</li> <li>Added new interfaces for RX/TX management and deprecated old interfaces</li> <li>Device reassignment has been removed from the scope of this release</li> </ul>

Date	Version	Changes
2019/Apr/26	alpha 3 Draft 0	<ul> <li>Significant rewrite of section on message passing</li> <li>Chapter on scheduling models has been removed</li> <li>Significant rewrite of section on memory management</li> <li>Chapter 5 has become Chapter 10. Its scope has been reduced temporarily due to preceding changes.</li> </ul>
2018/Dec/21	alpha 2	<ul> <li>Changed content based on partner feedback since alpha 1</li> <li>There is a clear separation between message passing and scheduling</li> <li>Introduced use of RX/TX buffers to enable message passing</li> </ul>

#### **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or TM are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright © 2023 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349 version 21.0

## **Contents**

# **Arm Firmware Framework for Arm A-profile**

	Arm Firmware Framework for Arm A-profile ii Release information ii Non-Confidential Proprietary Notice vii References xiii Feedback xiv
Chapter 1	Document organization
Chapter 2	Introduction
Chapter 3	Software architecture         3.1       Isolation boundaries       21         3.2       Partitions       22         3.3       Partition manager       23         3.4       Example configurations       24         3.4.1       FF-A deployment without S-EL2       24         3.4.2       FF-A deployment with S-EL2       25         3.4.3       FF-A deployment with S-EL2 and Armv8.1-VHE       26
Chapter 4	Concepts         4.1       SPM architecture       27         4.1.1       Secure EL2 SPM core component       29         4.1.2       S-EL1 SPM core component       30         4.1.3       EL3 SPM core component       31         4.2       DMA isolation       33         4.2.1       Static DMA isolation       33         4.2.2       Dynamic DMA isolation       34         4.2.3       Other DMA isolation models       35         4.3       FF-A instances       37         4.4       Conduits       39         4.5       Memory types       40         4.6       Memory granularity and alignment       40         4.7       Execution context       41         4.8       System resource management       42         4.9       Primary scheduler       43         4.10       Run-time states       46         4.11       Run-time state transitions       47
Chapter 5	Setup         5.1       Overview       49         5.2       Manifests       51         5.2.1       Partition manifest       51         5.2.2       SPMC manifest       56         5.2.3       Independent peripheral device manifest       57         5.3       Register state       59         5.4       Boot information protocol       60         5.4.1       Boot information descriptor       60         5.4.2       Boot information header       62         5.4.3       Boot information address       66

	5.4.4	boot information memory requirements
	5.5 Pro	tocol for completing execution context initialization
Chapter 6	Idontificati	on and Diagovary
Chapter 6		on and Discovery
		tition identification
		tition discovery
	6.2.1	Partition information descriptor
	6.2.2	Partition discovery ABI usage
	6.2.3	Partition UUID usage
	6.3 Pai	tition manager identification
Chapter 7	Message p	passing
•		erview
	7.1.1	Indirect messaging
	7.1.2	Direct messaging
	7.2 Me	ssage transmission
	7.2.1	Overview
	7.2.2	RX/TX buffers
		irect messaging usage
	7.3.1	Discovery and setup
	7.3.2	Message delivery
	7.3.3	Scheduling the Receiver
		ect messaging usage
	7.4.1	Discovery and setup
	7.4.2	Message delivery and Receiver execution
		mpliance requirements
	7.5.1	Compliance requirements for Direct messaging
	7.5.2	Compliance requirements for Indirect messaging
	7.5.2	Compliance requirements for maneer messaging
Chapter 8	Partition ru	untime models
	8.1 Ov	erview
	8.2 Ru	ntime model for FFA_RUN
	8.3 Ru	ntime model for Direct request ABIs
	8.4 Ru	ntime model for Secure interrupt handling
	8.5 Ru	ntime model for SP initialization
Chamtar 0		
Chapter 9	Intourint m	
	Interrupt n	<u> </u>
	9.1 Ov	erview
	9.1 Ove 9.2 Co	erview
	9.1 Ov 9.2 Co 9.2.1	erview
	9.1 Ov 9.2 Co 9.2.1 9.2.2	Priview         104           Incepts         106           Secure interrupt signaling mechanisms         106           Physical interrupt types         108
	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3	Proview
	9.1 Ove 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4	rerview
	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy	erview
	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1	erview
	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2	erview       104         ncepts       106         Secure interrupt signaling mechanisms       106         Physical interrupt types       108         CPU cycle allocation modes       109         SP call chains       110         /sical interrupt actions       112         Actions for a Non-secure interrupt       112         Actions for a Secure interrupt       122
	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2	erview
Chapter 10	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Sup	rerview
Chapter 10	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Su	rerview
Chapter 10	9.1 Ov. 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Su  Notificatio 10.1 Ov.	rerview
Chapter 10	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Sul <b>Notificatio</b> 10.1 Ov 10.1.1	104
Chapter 10	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Sul <b>Notificatio</b> 10.1 Ov 10.1.1 10.2 No	erview       104         ncepts       106         Secure interrupt signaling mechanisms       106         Physical interrupt types       108         CPU cycle allocation modes       109         SP call chains       110         vsical interrupt actions       112         Actions for a Non-secure interrupt       112         Actions for a Secure interrupt       122         oport for legacy run-time models       123         erview       126         Use cases       130         diffication bitmap permissions       131
Chapter 10	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Sul Notificatio 10.1 Ov 10.1.1 10.2 No 10.3 No	erview       104         ncepts       106         Secure interrupt signaling mechanisms       106         Physical interrupt types       108         CPU cycle allocation modes       109         SP call chains       110         vsical interrupt actions       112         Actions for a Non-secure interrupt       112         Actions for a Secure interrupt       125         oport for legacy run-time models       125         erview       126         Use cases       130         diffication bitmap permissions       131         diffication bitmap setup       132
Chapter 10	9.1 Ov. 9.2 Co. 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Sul  Notificatio 10.1 Ov. 10.1.1 10.2 No. 10.3 No. 10.4 No.	erview       104         ncepts       106         Secure interrupt signaling mechanisms       106         Physical interrupt types       108         CPU cycle allocation modes       109         SP call chains       110         Actions for a Non-secure interrupt       112         Actions for a Non-secure interrupt       112         Actions for a Secure interrupt       120         oport for legacy run-time models       120         Inserview       126         Use cases       130         diffication bitmap permissions       131         diffication bitmap setup       132         diffication configuration       134
Chapter 10	9.1 Ov 9.2 Co 9.2.1 9.2.2 9.2.3 9.2.4 9.3 Phy 9.3.1 9.3.2 9.4 Sul Notificatio 10.1 Ov 10.1.1 10.2 No 10.3 No	erview       104         ncepts       106         Secure interrupt signaling mechanisms       106         Physical interrupt types       108         CPU cycle allocation modes       109         SP call chains       110         vsical interrupt actions       112         Actions for a Non-secure interrupt       112         Actions for a Secure interrupt       125         oport for legacy run-time models       125         erview       126         Use cases       130         diffication bitmap permissions       131         diffication bitmap setup       132

#### Contents

	10.5 Notification signaling	39
	10.5.1 Example signaling flows	40
	10.6 Notification state machine	
	10.7 Compliance requirements	
	10.8 Framework Notifications	
	10.8.1 RX buffer full notification	
	10.9 Notification support without a Hypervisor	48
Chapter 11	Memory Management	
•	11.1 Overview	51
	11.2 Address translation regimes	52
	11.3 Ownership and access attributes	53
	11.3.1 Ownership and access rules	
	11.3.2 Ownership and access states	
	11.4 Memory management transactions	
	11.4.1 Component roles	
	11.4.2 Transaction life cycle	
	11.5 Donate memory transaction	
	11.5.1 Donate memory state machine	
	11.5.2 Donate memory transaction lifecycle	
	11.5.3 Donate memory transaction lifecycle example	
	11.6 Lend memory transaction	
	11.6.1 Lend memory transaction state machine	
	11.6.2 Lend memory transaction lifecycle	
	11.6.3 Lend memory transaction lifecycle example	
	11.7 Share memory transaction	
	11.7.1 Share memory transaction state machine	
	11.7.2 Share memory transaction lifecycle	
	11.7.3 Share memory transaction lifecycle example	
	11.8 Reclaim memory transaction	
	11.8.1 Reclaim memory access state machine	
	11.8.2 Reclaim memory transaction lifecycle	
	11.8.3 Reclaim memory transaction lifecycle example	
	11.9 Memory region description	
	11.9.1 Composite memory region descriptor	
	11.10 Memory region properties	
	11.10.1 ABI-specific flags usage	
	11.10.2 Data access permissions usage	
	11.10.3 Instruction access permissions usage	
	11.10.4 Memory region attributes usage	
	11.11 Memory transaction descriptor	
	11.11.1 Handle usage	
	11.11.2 Tag usage	
	11.11.3 Endpoint memory access descriptor array usage	
	11.11.4 Flags usage	
	11.12 Compliance requirements	
Ohamtou 10	Interfece exemples.	
Chapter 12	Interface overview	٥c
	12.1 Divergence from SMC calling convention	99
Chapter 13	Status reporting interfaces	
•	13.1 Overview	01
	13.2 FFA_ERROR	
	13.3 FFA_SUCCESS	

	13.4 FFA_INTERRUPT
Chapter 14	Setup and discovery interfaces
	14.1 Compliance requirements
	14.2 FFA VERSION
	14.2.1 Overview
	14.2.2 Usage
	14.2.3 SPM usage
	14.3 FFA FEATURES
	14.4 FFA RX ACQUIRE
	14.5 FFA_RX_RELEASE
	14.6 FFA RXTX MAP
	14.7 FFA RXTX UNMAP
	14.8 FFA_PARTITION_INFO_GET
	14.8.1 Overview
	14.8.2 Usage
	14.9 FFA_PARTITION_INFO_GET_REGS
	14.9.1 Overview
	14.9.2 Usage
	14.10 FFA_ID_GET
	14.11 FFA_SPM_ID_GET
	14.11.1 Overview
	14.11.2 Usage
	14.12 FFA_CONSOLE_LOG
Chapter 15	CPU cycle management interfaces
	15.1 FFA_MSG_WAIT
	15.2 FFA YIELD
	15.3 FFA RUN
	15.4 FFA NORMAL WORLD RESUME
	15.4.1 Overview
Chapter 16	
Chapter 16	Messaging interfaces
	16.1 FFA_MSG_SEND2
	16.2 FFA_MSG_SEND_DIRECT_REQ
	16.3 FFA_MSG_SEND_DIRECT_RESP
	16.4 FFA_MSG_SEND_DIRECT_REQ2
Chapter 17	Memory management interfaces
•	17.1 FFA MEM DONATE
	17.1.1 Component responsibilities for FFA MEM DONATE 263
	17.2 FFA_MEM_LEND
	17.2.1 Component responsibilities for FFA_MEM_LEND
	17.3 FFA_MEM_SHARE
	17.3.1 Component responsibilities for FFA_MEM_SHARE
	17.4 FFA_MEM_RETRIEVE_REQ
	17.4.1 Component responsibilities for FFA_MEM_RETRIEVE_REQ 275
	, , , — — — —
	· · · · · · · · · · · · · · · · · · ·
	17.4.3 Support for retrieval by the Hypervisor
	17.5 FFA_MEM_RETRIEVE_RESP
	17.5.1 Component responsibilities for FFA_MEM_RETRIEVE_RESP 280
	17.6 FFA_MEM_RELINQUISH
	17.6.1 Component responsibilities for FFA_MEM_RELINQUISH
	17.7 FFA MEM RECLAIM

#### Contents Contents

	17.8		Component responsibilities for FFA_MEM_RECLAIM	289
	17.9	FFA <sub>.</sub>	_MEM_PERM_SET	291
Chapter 18			interfaces	
	18.1		_NOTIFICATION_BITMAP_CREATE	
	18.2		_NOTIFICATION_BITMAP_DESTROY	
	18.3		_NOTIFICATION_BIND	
	18.4	-	_NOTIFICATION_UNBIND	
	18.5	_	_NOTIFICATION_SET	
		18.5.1	Delay Schedule Receiver interrupt flag	
	18.6		_NOTIFICATION_GET	
	18.7	_	_NOTIFICATION_INFO_GET	
		18.7.1	Usage	309
Chapter 19	Inter		anagement interfaces	
	19.1		_EL3_INTR_HANDLE	
		19.1.1	Overview	315
Chapter 20	App	endix		
•	20.1	S-El	_0 partitions	318
		20.1.1	UEFI PI Standalone Management Mode partitions	318
	20.2	Addi	itional memory management features	322
		20.2.1	Transmission of transaction descriptor in dynamically allocated buffers .	322
		20.2.2	Transmission of transaction descriptor in fragments	324
		20.2.3	Time slicing of memory management operations	332
	20.3	Pow	er Management	337
		20.3.1	Overview	337
		20.3.2	Secondary boot protocol	337
		20.3.3	Warm boot protocol	339
		20.3.4	Power Management messages	340
	20.4	VM a	availability signaling	344
		20.4.1	Overview	
		20.4.2	VM availability messages	344
		20.4.3	Discovery and setup	
	20.5	Lega	acy Indirect messaging usage	
		20.5.1	FFA_MSG_SEND	
		20.5.2	FFA_MSG_POLL	
	20.6	Cha	nges to FF-A v1.0 data structures for forward compatibility	
		20.6.1	Changes to Memory transaction descriptor	
		20.6.2	Changes to Partition information descriptor	
		20.6.3	Changes to Endpoint RX/TX descriptor	
		20.6.4	Compatibility requirements for FF-A v1.0 data structures	
	Terms	s and abb	previations	359

#### References

This section lists publications by Arm® and by third parties.

See Arm® Developer (http://developer.arm.com) for access to Arm® documentation.

- [1] Arm® System Memory Management Unit Architecture specification versions 3.0, 3.1 and 3.2. See https://developer.arm.com/documentation/ihi0070/ca
- [2] *Arm*® *System Memory Management Unit Architecture specification version 2.0.* See https://static.docs.arm.com/ihi0062/dc/IHI0062D\_c\_system\_mmu\_architecture\_specification.pdf
- [3] Isolation using virtualization in the Secure world. See https://developer.arm.com/products/architecture/security-architectures
- [4] SMC Calling Convention. See https://developer.arm.com/documentation/den0028/c/?lang=en
- [5] *Arm*® *Architecture Reference Manual for the ARMv8-A architecture*. See https://static.docs.arm.com/ddi0487/ea/DDI0487E\_a\_armv8\_arm.pdf
- [6] Universally Unique IDentifier. See https://tools.ietf.org/html/rfc4122
- [7] VOLUME 4: Platform Initialization Specification, Management Mode Core Interface. See http://www.uefi.org/sites/default/files/resources/PI\_Spec\_1\_6.pdf
- [8] *Management Mode Interface Specification*. See http://infocenter.arm.com/help/topic/com.arm.doc.den0060a/DEN0060A\_ARM\_MM\_Interface\_Specification.pdf
- [9] Secure Partition Memory Management. See https://trustedfirmware-a.readthedocs.io/en/latest/components/secure-partition-manager-mm.html#secure-partition-memory-management
- [10] *Power State Coordination Interface*. See https://static.docs.arm.com/den0022/d/Power\_State\_Coordination\_Interface\_PDD\_v1\_1\_DEN0022D.pdf

## **Feedback**

Arm welcomes feedback on its documentation.

If you have comments on the content of this manual, send an e-mail to errata@arm.com. Give:

- The title (Arm Firmware Framework for Arm A-profile).
- The document ID and version (DEN0077A 1.2).
- The page numbers to which your comments apply.
- A concise explanation of your comments.

Arm® also welcomes general suggestions for additions and improvements.

## Chapter 1

## **Document organization**

This document is organized as follows.

- 1. Chapter 2 Introduction provides an overview of the challenges being address by the Firmware Framework.
- 2. Chapter 3 Software architecture provides an overview of the Firmware Framework software architecture.
- 3. Chapter 4 *Concepts* describes some fundamental concepts that are used to define the Firmware Framework software architecture.
- 4. Chapter 5 *Setup* specifies the information contained in a partition manifest and how it is used to initialize a partition by a partition manager.
- 5. Chapter 7 Message passing describes the mechanisms that partitions can use for message passing.
- 6. Chapter 8 *Partition runtime models* describes the state transitions partitions are permitted make in the run-time models that their partition manager implements.
- 7. Chapter 9 Interrupt management specifies guidance on interrupt management in the Secure world.
- 8. Chapter 10 *Notifications* describes support for notifications. This is a mechanism that one partition can use to ring a *doorbell* of another partition.
- 9. Chapter 11 Memory Management describes the mechanisms that partitions can use for memory management.
- 10. Chapter 12 Interface overview provides an overview of the ABIs defined by the Firmware Framework.
- 11. ABIs used in the Firmware Framework for status reporting, setup and discovery of partitions, scheduling, messaging, memory management and notifications are specified in the following sections.
  - Chapter 13 Status reporting interfaces.
  - Chapter 14 Setup and discovery interfaces.
  - Chapter 15 CPU cycle management interfaces.

#### Chapter 1. Document organization

- Chapter 16 Messaging interfaces.
- Chapter 18 Notification interfaces.
- Chapter 17 Memory management interfaces.
- 12. Chapter 20 Appendix provides guidance on the following additional topics.
  - 20.1 S-ELO partitions.
  - 20.2 Additional memory management features.
  - 20.3 Power Management.
  - 20.4 VM availability signaling.
  - 20.5 Legacy Indirect messaging usage.

# Chapter 2

## Introduction

The Armv8.4 architecture introduces the Virtualization extension in the Secure state. The Arm® SMMU v3.2 architecture [1] adds support for stage 2 translations for Secure streams to complement the Secure EL2 translation regime in an Armv8.4 PE. These architectural features enable *isolation* of mutually mistrusting software components in the Secure state from each other. *Isolation* is a mechanism for implementing the principle of least privilege:

A software component must be able to access only regions in the physical address space and system resources for example, interrupts in the GIC that are necessary for its correct operation.

Virtualization in the Secure state enables application of this principle in the following ways:

- 1. Firmware in EL3 can be isolated from software in S-EL1 for example, a Trusted OS.
- Firmware components in EL3 can be isolated from each other by migrating vendor-specific components to a sandbox in S-EL1 or S-EL0.
- 3. Normal world software can be isolated from software in S-EL1 to mitigate against privilege escalation attacks.

This specification describes a software architecture that achieves the following goals.

- Uses the Virtualization extension to isolate software images provided by an ecosystem of vendors from each other.
- 2. Describes interfaces that standardize communication between the various software images. This includes communication between images in the Secure world and Normal world.
- 3. Generalizes interaction between a software image and privileged firmware in the Secure state.

This software architecture is the  $Firmware\ Framework^1$  for Arm® A-profile processors. The term Framework and abbreviation FF-A are used interchangeably with  $Firmware\ Framework$  in this specification.

<sup>&</sup>lt;sup>1</sup>This document was called the Secure Partition Client Interface (SPCI) specification until its v1.0 BETA1 release.

This Framework also goes beyond the preceding goals to ensure that the guidance can be used,

- 1. In the absence of the Virtualization extension in the Secure state. This provides a migration path for existing Secure world software images to a system that implements the Virtualization extension in the Secure state.
- 2. Between VMs managed by a Hypervisor in the Normal world. The Virtualization extension in the Secure state mirrors its counterpart in the Non-secure state (see also [2]). Therefore, a Hypervisor could use the Firmware Framework to enable communication and manage isolation between VMs it manages.

More rationale about the introduction of the Virtualization extension in Secure state and goals of the Firmware Framework is provided in the white-paper titled *Isolation using virtualization in the Secure world* [3].

# Chapter 3

## Software architecture




Figure 3.1: FF-A software architecture

The Firmware Framework is made up of the following building blocks as illustrated in Figure 3.1.

- 1. Isolation boundaries.
- 2. Partition interfaces.

#### Chapter 3. Software architecture

- 3. Partitions.
- 4. Partition manifest.
- 5. Partition manager.

The following sub-sections describe these building blocks in more detail.

#### 3.1 Isolation boundaries

The Framework defines two types of isolation boundaries.

- 1. A Logical isolation boundary that can be used to,
  - 1. Isolate one software module e.g. a library or a device driver from another within a software image in an exception level through an IMPLEMENTATION DEFINED mechanism. One or more services implemented inside a module are accessed through a IMPLEMENTATION DEFINED application programming interface (API).
  - 2. Isolate one software image from another by,
    - 1. Deploying them in separate exception levels.
    - 2. Deploying them in the same exception level. The images are temporally isolated from each other on a given PE.

One or more services implemented inside a software image are accessed through an application binary interface (ABI).

- 2. A *Physical isolation boundary* that can be used to spatially isolate the physical address space of one software image from another through the following mechanisms.
  - 1. *The Arm*® *TrustZone Security extension*. It is used to protect the Secure physical address space ranges assigned to software images in the Secure state from software images in the Non-secure state.
  - Virtual memory-based memory protection provided by the Arm A-profile VMSA. It is used to protect the
    physical address space ranges assigned to a software image from other software images in the same
    security state.

The Framework assumes that a physically isolated software image is logically isolated as well. For example,

- A Guest OS running inside a VM is both physically and logically isolated from a Guest OS in another VM.
- A Hypervisor running in EL2 is both physically and logically isolated from all VMs it manages.
- Firmware in EL3 is physically and logically isolated from any software image in the Normal world.

The Framework does not assume that a logically isolated software image is physically isolated as well. For example, a Trusted OS in S-EL1 is logically but not physically isolated from firmware in EL3 when any of the following scenarios apply.

- 1. S-EL2 is not present i.e. ID\_AA64PFR0\_EL1.SEL2=0.
- 2. S-EL2 is not enabled on the system by setting SCR\_EL3.EEL2=1.
- 3. S-EL2 is present and enabled but Stage 2 address translation in the Secure EL1&0 translation regime is disabled i.e. *HCR\_EL2.VM*=0.

The two images are not physically isolated since software in S-EL1 can access the physical address space of software in EL3.

The Framework defines ABIs that enable communication between software images across an exception level boundary. The images are logically isolated and could be physically isolated as well.

#### 3.2 Partitions

A *partition* is defined as a software module or image that implements one or more services within an isolation boundary such that a service is accessible across the boundary only via well defined interfaces. If the partition is a software image, then the well defined interface is an FF-A ABI. If the partition is a software module, the well defined interface is an IMPLEMENTATION DEFINED API.

The Framework defines ABIs that partitions can invoke at their exception level boundaries for the following purposes.

- 1. Discover the presence of a partition, its properties and services it implements.
- 2. Synchronous and asynchronous message passing between partitions.
- 3. Memory management between partitions.

A partition that is logically isolated but not physically isolated is called a *logical partition*. A partition that is both physically and logically isolated is called a *physical partition*. The term *partition* is used when it is not required to distinguish between a logical and physical partition. The term *endpoint* is used interchangeably with the term *partition*.

- 1. A VM (when the virtualization extension is enabled) or the OS kernel (when the virtualization extension is disabled or unavailable) is a physical or logical endpoint that runs in EL1 in the Non-secure security state. These endpoints are called *NS-Endpoints* in scenarios where it is not necessary to distinguish between them.
- 2. A partition in the Secure security state is called a Secure Partition (SP) and could be,
  - 1. A logical partition that runs in EL3, S-EL2 or S-EL1. A logical partition in the Secure security state is called a *Logical Secure Partition (LSP)*.
  - 2. A physical partition that runs in S-EL1 or S-EL0.

SPs are called *S-Endpoints* in scenarios where it is not necessary to distinguish between them on the basis of the exception level they run in.

A *partition manifest* describes the physical address space ranges and system resources a partition needs, identity of partition services to enable their discovery and other attributes of the partition that govern its run-time behavior (also see Chapter 5 Setup).

#### 3.3 Partition manager

A partition manager is responsible for creating and managing the physical isolation boundary of a partition. It uses a partition manifest to assign physical address space ranges and system resources to a partition, initialize it as per the specified attributes and enable discovery of its services. The partition manager also implements FF-A ABIs to enable inter-partition communication for access to partition services.

- 1. In the Secure world, this component is called the Secure Partition Manager (SPM).
- 2. In the Normal world it is a Hypervisor<sup>1</sup> (if the virtualization extension is enabled).

A partition manager is physically isolated from physical partitions and logically isolated from logical partitions it manages. All partitions managed by a partition manager reside at the same or a numerically lower exception level than the partition manager.

The term *partition manager* is used in the rest of this specification to collectively refer to the SPM and Hypervisor in scenarios where they have the same responsibilities, and it is not necessary to distinguish between them.

The Hypervisor uses the virtualization extension in the Arm A-profile VMSA to create physical isolation boundaries as follows.

• The *EL1&0 stage 2 translation regime, when EL2 is enabled* in a PE in the Non-secure state, is used to restrict visibility of the Non-secure physical address space from a VM to only those regions that have been assigned to the VM.

See 4.1 SPM architecture for a description of how the SPM creates and manages isolation boundaries for SPs.

See 4.2 *DMA isolation* for a description of how a partition manager creates and manages isolation boundaries for DMA capable devices.

The following trust boundaries are defined by the Firmware Framework vis-a-vis the partition managers and partitions.

- The SPM is a part of the TCB for a system resource or physical address space range assigned to the Secure state.
- Both the Hypervisor and SPM are a part of the TCB for a system resource or physical address space range assigned to the Non-secure state.
- A VM trusts the Hypervisor to protect its resources from other VMs by creating and maintaining the correct physical isolation boundaries in the Non-secure physical address space.
- Every endpoint trusts the SPM to protect its resources from other endpoints by creating and maintaining the correct physical isolation boundaries in both the Secure and Non-secure physical address spaces.
- An SP does not trust the state of any Non-secure resource it has access to. Therefore, it does not trust the Hypervisor or a NS-Endpoint that could also access the same resource.

The term FF-A component is used to collectively refer to partitions and partition managers.

<sup>&</sup>lt;sup>1</sup>A hypervisor implementation could span EL1 and EL2. In this specification, this term refers to the layer of software that runs in EL2 and is responsible for providing isolation guarantees between VMs through use of the Arm® virtualization extension.

#### 3.4 Example configurations

The Non-secure and Secure security states in the Arm A-profile architecture typically adopt a client-server model where a partition in the Non-secure state is a client of services implemented by a partition in the Secure state.

Partitions within a security state could adopt the client-server model as well. Furthermore, a partition can be both a consumer of another partition's services and provider of its own services.

The FF-A software architecture generalizes the programming model to access a partition's services within and between the Non-secure and Secure security states.

Some example deployment scenarios of the FF-A software architecture on various configurations of an Arm A-profile system are listed in the following sub-sections.

#### 3.4.1 FF-A deployment without S-EL2




Figure 3.2: Example FF-A deployment without S-EL2

In Figure 3.2, the virtualization extension is enabled in the Non-secure state. It is either unavailable or disabled in the Secure state.

Both VM0 and VM1 implement an FF-A driver in EL1 to access services in S-Endpoints. They could use the same driver to access each other's services as well.

The Hypervisor facilitates access to services in S-Endpoints from VM0 and VM1 by implementing an FF-A driver in EL2. It could use the same driver to enable them to access each other's services.

The following software images are deployed in the Secure world.

- 1. A firmware image in EL3. It implements the SPM.
- 2. A firmware image in S-EL1 (SP1).
- 3. A Trusted OS image in S-EL1 (SP0).

SP0 and SP1 are temporally isolated logical partitions and could access each other's services via the SPM. The SPM is logically isolated from SP0 and SP1.

#### 3.4.2 FF-A deployment with S-EL2




Figure 3.3: Example FF-A deployment with S-EL2

In Figure 3.3, the virtualization extension is enabled in both security states. The Normal world software stack is unchanged from Figure 3.2.

The following software images are deployed in the Secure world.

- 1. A firmware image in EL3.
- 2. An SPM image in S-EL2.
- 3. A firmware image in S-EL1 (SP1).
- 4. A Trusted OS image in S-EL1 (SP0).

SP0 and SP1 are physical partitions and could access each other's services via the SPM. The SPM is physically isolated from SP0 and SP1.

#### 3.4.3 FF-A deployment with S-EL2 and Armv8.1-VHE




Figure 3.4: Example FF-A deployment with S-EL2 and Armv8.1-VHE

In Figure 3.4, the virtualization extension is enabled in both security states. Additionally, Armv8.1 VHE is enabled in the Secure world to manage S-EL0 SPs. The Normal world software stack is unchanged from Figure 3.2.

The following software images are deployed in the Secure world.

- 1. A firmware image in EL3.
- 2. An SPM image in S-EL2.
- 3. A firmware image in S-EL0 (SP1).
- 4. A firmware image in S-EL0 (SP0).

SP0 and SP1 are physical partitions that could access each other's services. The SPM is physically isolated from SP0 and SP1.

## Chapter 4

## **Concepts**

#### 4.1 SPM architecture

The responsibilities of the SPM are split between two components: the SPM Dispatcher (SPMD) and SPM Core (SPMC). Both components have access to the entire physical address space and are a part of the Trusted computing base. The term SPM is used when it is not necessary to distinguish between these two components. The responsibilities of these components are listed below.

- 1. The SPMD resides in EL3 and runs in either the AArch64 or AArch32 execution state. It is responsible for:
  - SPM Core initialization at boot time.
  - Forwarding FF-A calls from Normal world to the SPM Core.
  - Forwarding FF-A calls from the SPM Core to the Normal world.
- 2. The SPMC either co-resides with the SPMD in EL3 or in an adjacent exception level i.e. S-EL1 or S-EL2. It is responsible for:
  - SP initialization and isolation at boot time.
  - Inter-partition isolation at run-time.
  - Inter-partition communication at run-time between:
    - S-Endpoints.
    - S-Endpoints and NS-Endpoints.

The SPM initializes EL3 LSPs at boot time and facilitates communication between them and other endpoints during runtime.

Table 4.1 lists the SPMC and SPMD configurations supported by the Framework vis-a-vis the exception levels they can reside in and the execution states they can run in.

Table 4.1: Valid SPM configurations in AArch64 and AArch32 Execution state

SPM config			
number	SPMD EL and Execution state	SPMC EL and Execution state	Name of configuration
1.	EL3 (AArch64)	EL3 (AArch64)	EL3 SPMC
2.	EL3 (AArch32)	EL3 (AArch32)	EL3 SPMC
3.	EL3 (AArch64)	S-EL1 (AArch64)	S-EL1 SPMC
4.	EL3 (AArch64)	S-EL1 (AArch32)	S-EL1 SPMC
5.	EL3 (AArch64)	S-EL2 (AArch64)	S-EL2 SPMC

In SPM configurations where the SPMD and SPMC reside in adjacent exception levels,

- They implement and report a mutually compatible version of the Firmware Framework. See 14.2.3 *SPM* usage for details.
- The mechanism used by the SPMD to initialize the SPMC is IMPLEMENTATION DEFINED. The guidance provided in Chapter 5 *Setup* could be used by the implementation.
- They use the ABIs defined in this specification for communication.

A description of each SPM configuration is provided in the following sections.

- 4.1.1 Secure EL2 SPM core component.
- 4.1.3 EL3 SPM core component.
- 4.1.2 S-EL1 SPM core component.

The SPM configurations without S-EL2 are used in the following scenarios.

- Reduce the size of the TCB by migrating EL3 & S-EL1 firmware components, that should not be a part of the TCB, to one or more physically isolated S-EL0 SPs.
- Make the TCB implementation more robust by migrating its components from EL3 & S-EL1 to one or more
  physically isolated S-EL0 SPs.
- Adopt the generalized programming model specified by the Framework to ease the migration of the Secure world software stack to an Arm A-profile system with S-EL2 enabled.
- Adopt the generalized programming model specified by the Framework for accessing services in S-Endpoints from NS-Endpoints irrespective of whether S-EL2 is used in the Secure world.

#### 4.1.1 Secure EL2 SPM core component




Figure 4.1: Example S-EL2 SPM Core and SP configuration

The S-EL2 SPMC is fundamental to enforcing the principle of least privilege in the Secure state on Armv8.4 or later systems as described in Chapter 2 *Introduction*. It supports one or more of the following SP configurations.

- 1. The SPMC uses *Armv8.1 VHE* to manage one or more physical SPs that run in S-EL0. Each SP runs in either the AArch32 or AArch64 execution state.
  - The physical address space assigned to an SP is isolated from other FF-A components through the single stage of address translation implemented by the Secure EL2&0 translation regime.
- 2. The SPMC manages one or more physical SPs that run in S-EL1. Each SP runs in either the AArch32 or AArch64 execution state.

The physical address space assigned to an SP is isolated from other FF-A components by the Secure EL1&0 stage 2 translation regime, when EL2 is enabled.

An example of these configurations is illustrated in Figure 4.1. Additionally, in each of the above configurations, the following LSP configurations can exist with the S-EL2 SPMC:

- 1. EL3 LSPs that are managed by the SPMD.
- 2. S-EL2 LSPs that are managed by the S-EL2 SPMC.

#### 4.1.2 S-EL1 SPM core component




Figure 4.2: Example S-EL1 SPM Core and SP configuration

A S-EL1 SPMC runs in either the AArch64 or AArch32 execution state. It supports one or more of the following SP configurations.

- 1. The SPMC manages one or more physical SPs that run in S-EL0. Each SP runs in either the AArch32 or AArch64 (only if S-EL1 SPMC runs in AArch64 too) execution state.
  - The physical address space assigned to an SP is isolated from other FF-A components through the single stage of address translation implemented by the Secure EL1&0 translation regime in either execution state.
- 2. The SPMC manages a single LSP that also runs in S-EL1. The SPMC and LSP are packaged in the same software image and logically isolated from each other.

In this configuration:

- The interface between the SPMC and the SP component is IMPLEMENTATION DEFINED for example, a set of C programming language APIs.
- · Any FF-A calls targeted to the SP from the Normal world must be received by the SPMC and forwarded to the SP component through the IMPLEMENTATION DEFINED interface.
- The SPMC and SP are initialized through an IMPLEMENTATION DEFINED mechanism. See Chapter 5 Setup for more information.

Figure 4.2 illustrates a combination of these configurations. Additionally, in each of the above configurations, EL3 LSPs that are managed by the SPMD can exist with the S-EL1 SPMC.

#### 4.1.3 EL3 SPM core component

The EL3 SPMC co-exists with the SPMD in either the AArch64 or AArch32 execution state. It supports one of the following mutually exclusive SP configurations.




Figure 4.3: Example EL3 SPM Core and S-EL0 SP configuration

1. One or more physical SPs that run in S-EL0. Each SP runs in either the AArch32 or AArch64 (only if EL3 SPMC runs in AArch64 too) execution state.

The physical address space assigned to an SP is isolated from other FF-A components through the single stage of address translation implemented by the Secure EL1&0 translation regime.

This configuration is illustrated in Figure 4.3.




Figure 4.4: Example EL3 SPM Core and S-EL1 SP configuration

2. The SPMC and SPMD co-exist in EL3 in the AArch64 execution state. One or more logical SPs reside in S-EL1. Each SP runs in either the AArch32 or AArch64 execution state. The SPs are temporally isolated from each other by the SPMC.

This configuration is illustrated in Figure 4.4.

Additionally, in each of the above configurations, EL3 LSPs can exist that are managed by the SPM. The division of responsibilities of the SPMD and EL3 SPMC in managing EL3 LSPs is IMPLEMENTATION DEFINED.

#### 4.2 DMA isolation

The Framework enables the partition manager to control the visibility of the physical address space from a DMA capable device assigned to a partition. The Framework assumes that the system,

- 1. Implements an access control mechanism that can be programmed by a partition manager to limit accesses from DMA capable devices to specific ranges in the physical address space.
- 2. Guarantees that an access from a DMA capable device is allowed to complete only if,
  - 1. It is permitted by the access control mechanism.
  - 2. The access control mechanism is disabled by the partition manager.

The DMA capable device is said to reside *upstream* of the access control mechanism. Examples of access control mechanisms include an Arm® SMMU implementation or a vendor specific System MPU implementation.

If the system implements an Arm® SMMU, each access/transaction generated by a device is associated with a *Stream ID*. This Stream ID could be one of many that the device is configured to use. A Stream ID is used to determine the security state of the transaction and the stage 1 and/or stage 2 address translations that must be used for the transaction. It is also possible that one or both stages of translation could be bypassed for a Stream ID in the SMMU.

- The Hypervisor programs the SMMU to limit access to the Non-secure physical address space in response to transactions generated by a DMA capable device using a Non-secure Stream ID.
- The SPMC programs the SMMU to limit access to the Non-secure and Secure physical address spaces in response to transactions generated by a DMA capable device using a Secure Stream ID.

If enabled, the stage 2 translations corresponding to a Stream ID control access to the physical address space that the device has. A set of stage 2 translation tables could map to one or more Stream IDs. The Framework manages stage 2 translations in the SMMU as described in 11.2 Address translation regimes.

The Framework specifies the following programming models w.r.t DMA isolation.

- 1. Programming models that enable a partition to control the visibility that a DMA capable device, assigned to the partition has of the partition's physical memory regions. These models are described in 4.2.1 *Static DMA isolation* and 4.2.2 *Dynamic DMA isolation*. A partition uses one or the other model but never both.
- 2. Programming models that allow,
  - 1. A trusted DMA capable device to manage its access to the physical address space.
  - 2. A trusted partition to act on behalf of a DMA capable device to manage its access to the physical address space. The device is not assigned to the trusted partition.

These models are described in 4.2.3 Other DMA isolation models.

On a system that does not implement an Arm® SMMU, the Framework assumes that the guidance in this specification can be applied to the IMPLEMENTATION DEFINED access control mechanism available on the system.

#### 4.2.1 Static DMA isolation

In this model, a partition uses its manifest to specify the memory regions in its physical address space that must be visible to each DMA capable device assigned to it along with memory attributes such as read, write and execute permissions. A device cannot access the partition's memory regions unless access is explicitly granted in the partition manifest. The partition manager programs the access control mechanism to create the corresponding memory mappings before initializing the partition. These mappings remains in place for the lifetime of the partition. They cannot be changed during partition initialization and runtime through mechanisms defined by the Framework e.g. management transactions described in 11.4 Memory management transactions.

The static DMA isolation model is used on a system with an Arm® SMMU as described below.

- 1. The partition manager uses a single stage of address translation to enforce access control in the SMMU. This could be either the stage 1 or the stage 2 translation regime in the SMMU.
- 2. An EL1 partition in either security state uses this model to enable a DMA capable device to use a memory range in the partition's IPA space to access a memory range in the partition's PA space.
- 3. A S-EL0 partition uses this model to enable a DMA capable device to use a memory range in the partition's VA space to access a memory range in the partition's PA space.
- 4. The following properties of the device are specified in the memory region description (see Table 5.2) in the partition manifest (see 5.2.1 *Partition manifest*).
  - 1. The identity of the stream ID generated by the device that must have access to the memory region.
  - 2. The identity of the SMMU that the device is upstream of.
  - 3. The instruction and data access permissions on the memory region that must be used by transactions associated with the stream ID.

The Framework assumes that the following attributes of the memory region are same irrespective of whether it is accessed by the partition or the device stream ID.

- Memory type
- · Cacheability and shareability attributes.
- · Security state.
- 5. The specified device stream ID accesses the physical memory region with either the same IPA range used by an EL1 or S-EL1 partition or the same VA range used by a S-EL0 SP. The partition manager creates mappings for the memory region in either the Stage 1 or Stage 2 translation regime of the SMMU.

#### 4.2.2 Dynamic DMA isolation

In this model, a partition controls the visibility that DMA capable devices assigned to it have of the partition's physical memory regions, during partition initialization and runtime. The partition manager programs the access control mechanism prior to partition initialization to ensure the devices cannot access the partition's physical address space. Memory mappings for the devices are created and destroyed by the partition manager on behalf of the partition.

The dynamic DMA isolation model is used on a system with an Arm® SMMU as described below.

- 1. The partition manager enables a single or both stages of address translation to enforce access control in the SMMU. This could be the stage 1, stage 2 or both translation regimes in the SMMU.
- 2. An EL1 partition in either security state uses this model to enable a DMA capable device to use a memory range in the partition's IPA or VA space to access a memory range in the partition's PA space.
- 3. A S-EL0 partition uses this model to enable a DMA capable device to use a memory range in the partition's VA space to access a memory range in the partition's PA space.
- 4. The partition uses an IMPLEMENTATION DEFINED mechanism during initialization and runtime to describe a memory region to the partition manager that must be *mapped* or *unmapped* from a device assigned to it. For example,
  - 1. A partition implements an SMMU driver to program Stage 1 translations so that memory regions in its VA space can be mapped or unmapped from a device.
    - The partition manager *emulates* the SMMU accesses from the partition and ensures accesses from the device are restricted to the physical memory regions assigned to the partition.
  - 2. The partition manager exports a *para-virtualized* interface to the partition to program the SMMU so that memory regions in the partition's VA space can be mapped or unmapped from a device. The partition is able to specify the address, size and attributes of the memory region through the interface.

5. The use of a single or both stages of translation in the SMMU by the partition manager is IMPLEMENTATION DEFINED. The Framework specifies the following rule if the partition manager enables both stages of translations in the SMMU.

Stage 2 translations for the partition are shared with the SMMU i.e. the Stream Table Entry (STE) in a Stream table selected by the stream ID references the same stage 2 translation tables used by the partition. The stream ID is generated by a device assigned to the partition. This also implies that any memory region,

- Shared, lent or donated to the partition through memory management transactions described in 11.4
   *Memory management transactions* is automatically mapped into the IPA space of a DMA capable devices assigned to the partition.
  - The partition uses an IMPLEMENTATION DEFINED mechanism after the memory region is mapped in the stage 2 translation tables to program the Stage 1 translation tables in the SMMU to enable access to the memory region from a device.
- 2. Relinquished by the partition is automatically unmapped from the IPA space of a DMA capable devices assigned to the partition.

The partition uses an IMPLEMENTATION DEFINED mechanism before the memory region is unmapped from the stage 2 translation tables to program the Stage 1 translations in the SMMU to disable access to the memory region from a device.

#### 4.2.3 Other DMA isolation models

The Arm® SMMU v3.2 architecture supports stage 1 and stage 2 translations in both security states. This enables a programming model in which each stage of translation corresponding to a stream ID of a DMA capable device is managed by a different FF-A component.

- The stage 1 translations are managed by the partition to which the device that generates the stream ID is assigned. This is done through an IMPLEMENTATION DEFINED interface between the partition and its partition manager.
- The stage 2 translations are managed by the device itself or another partition trusted by the device. In the former case, this is done through an IMPLEMENTATION DEFINED interface between the device and its partition manager. In the latter case, this is done through the mechanisms specified by the Framework.

This model enables separation of the partition that programs the device from the FF-A component that implements the policy for controlling the device's visibility of the physical address space. Physical memory regions are mapped and unmapped from the stage 2 translation tables by the partition manager in response to memory management transactions (see 11.4 Memory management transactions) as per the DMA isolation policy for the device.

The Framework defines the following concepts to support management of stage 2 translations in this programming model.

- 1. Stream endpoint. It is a set of SMMU stage 2 translations maintained by a partition manager on behalf of a DMA capable device. There is a 1:N (N >= 1) mapping between a SEPID and Stream IDs assigned to different devices that is, the stage 2 translations corresponding to the SEPID could be *shared* by one or more Stream IDs.
  - Stream endpoints associated with a Secure Stream ID are called Secure SEPIDs.
  - Stream endpoints associated with a Non-secure Stream ID are called Non-secure SEPIDs.

In its simplest form, where a device generates a single stream ID and does not share access to the physical address space with stream IDs of other devices, the SEPID effectively identifies the device.

SEPIDs are used in memory management transactions to (also see 11.4.2 Transaction life cycle):

- Grant and revoke access to a physical memory region to a device.
- Transfer ownership of a physical memory region from or to a device.

Each Stream endpoint is assigned a 16-bit ID called the Stream endpoint ID or SEPID.

A Stream endpoint is a physical endpoint since its physical address space can be spatially isolated from other FF-A components by its partition manager through stage 2 translations in the SMMU. Also see 3.1 *Isolation boundaries*.

Endpoints that run on a PE are referred to as *PE endpoints* to differentiate them from Stream endpoints. The term *endpoint* is used when it is not required to distinguish between these types of endpoints.

SEPID values must be distinct from those assigned to PE endpoints. A SEPID is discoverable via an FF-A partition discovery mechanism. Also see Chapter 6 *Identification and Discovery*.

- 2. *Independent peripheral device*. It is a DMA capable device that can initiate and receive memory management transactions. Each device specifies the following information in its partition manifest (see 5.2.3 *Independent peripheral device manifest*).
  - A SEPID assigned to the device at boot time.
  - The SMMU ID that the device is upstream of.
  - Each Stream ID the device can generate.
  - Regions in the physical address space that must be mapped in the translation tables corresponding to the SEPID at boot time.

This information enables the partition manager to create an association between a device and a SEPID at boot time.

A partition manager and an independent peripheral device use an IMPLEMENTATION DEFINED mechanism to notify each other about a memory management transaction targeted to a SEPID used by the device (see 11.4.2 *Transaction life cycle*).

3. *Dependent peripheral device*. It is a DMA capable device that cannot initiate and receive memory management transactions. It relies on a trusted PE endpoint to initiate and receive memory management transactions on its behalf. The PE endpoint is called a *proxy endpoint*.

A dependent device is assigned to a PE endpoint that is distinct from its proxy endpoint. This implies,

- Access to its MMIO regions is assigned to the endpoint during boot (see 4.8 System resource management & Table 5.3).
- The endpoint manages the association between Stream IDs generated by the device and stage 1 translations in the SMMU that the device is upstream of (see Table 5.3).

The partition manifest of the *proxy endpoint* (see 5.2.1 *Partition manifest*) specifies the following information to enable the partition manager to create an association between a device and a SEPID at boot time.

- The SMMU ID that the device is upstream of.
- Each Stream ID the device can generate.
- The SEPID corresponding to each Stream ID.

The partition ID of the proxy endpoint is distinct from the SEPID allocated to manage the preceding association. The SEPID is specified in the partition manifest of the proxy endpoint (see Table 5.1).

The stage 2 translations corresponding to the SEPID are configured at boot time with no access to the physical address space.

A memory management transaction targeted to the SEPID is allowed to complete only if it is either initiated or authorized by the *proxy endpoint* for the device (see 11.4.2 *Transaction life cycle*).

The SEPIDs used by an *independent* device must be distinct from the SEPIDs used by a *dependent* device. This constraint avoids the scenario where a memory management transaction is allowed to change the stage 2 translations before the *proxy endpoint* has authorized it.

#### 4.3 FF-A instances

An *FF-A instance* is a valid combination of two FF-A components at an Exception level boundary. These instances are used to describe the interfaces specified by the Firmware Framework. An interface is accessed at an FF-A instance through a conduit described in 4.4 *Conduits*. The responsibilities of the caller and callee in each interface depend on the FF-A instance at which it is invoked.

- An instance is *physical* if:
  - Each component can independently manage its translation regime.
  - The translation regimes of each component map virtual addresses to physical addresses.
- An instance is *virtual* if it is not physical.
- The instance between the SPMC and SPMD is called the *Secure physical FF-A instance*.
- Partitions are physically isolated at a virtual FF-A instance.
- Partitions are logically isolated at a physical FF-A instance.
- The instance between the SPMC and a logical SP is a Secure physical FF-A instance.
- The instance between the SPMC and a physical SP is called the Secure virtual FF-A instance.
- In the Normal world, the instance between:
  - The Hypervisor and a VM is called the *Non-secure virtual FF-A instance*.
  - The Hypervisor and SPMD is called the *Non-secure physical FF-A instance*.
  - The OS kernel and SPMD, in the absence of a Hypervisor is called the Non-secure physical FF-A
    instance.

Table 4.2 lists the valid Secure FF-A instances. Table 4.3 lists the valid Non-secure FF-A instances.

- Entries in the first row represent the higher Exception level at an Exception level boundary.
- Entries in the first column represent the lower Exception level at an Exception level boundary.
- Combinations of Exception levels that are not architecturally feasible are listed as Not applicable (NA).

Table 4.2: Secure FF-A instances

EL boundary	EL3 (AArch64)	EL3 (AArch32)	S-EL2	S-EL1 (AArch64)	S-EL1 (AArch32)
S-EL2	Secure physical	NA	NA	NA	NA
S-EL1 (AArch64)	Secure physical	NA	Secure virtual	NA	NA
S-EL1 (AArch32)	Secure physical	Secure physical	Secure virtual	NA	NA
S-EL0 (AArch64)	Secure virtual	NA	Secure virtual	Secure virtual	NA
S-EL0 (AArch32)	Secure virtual	Secure virtual	Secure virtual	Secure virtual	Secure virtual

Table 4.3: Non-secure FF-A instances

EL boundary	EL3 (AArch64)	EL3 (AArch32)	EL2 (AArch64)	EL2 (AArch32)
EL2 (AArch64)	Non-secure physical	NA	NA	NA
EL2 (AArch32)	Non-secure physical	Non-secure physical	NA	NA
EL1 (AArch64)	Non-secure physical	NA	Non-secure virtual	Non-secure virtual
EL1 (AArch32)	Non-secure physical	Non-secure physical	Non-secure virtual	Non-secure virtual

Chapter 4. Concepts 4.3. FF-A instances

The definition of an *FF-A instance* when both FF-A components reside in the same Exception level is IMPLEMENTATION DEFINED. This is applicable to the SPM configurations described in 4.1.3 *EL3 SPM core component* and 4.1.2 *S-EL1 SPM core component* respectively. For example, the implementation could maintain a logical separation between the two components through the use of an API that has the same semantics as the FF-A ABIs at the same instance.

#### 4.4 Conduits

The Framework defines interfaces to enable communication between various FF-A components (see Chapter 12 *Interface overview*). Each interface is accessible through one or more conduits as follows.

The SMC conduit as described in [4] should be used to invoke an interface by an FF-A component executing in EL1 or S-EL1. When an interface is invoked from EL1, the SMC execution must be trapped by the Hypervisor at EL2. Similarly, when an interface is invoked at S-EL1 and the SPM resides in S-EL2, the SMC execution must be trapped by the SPM. This implies that the SMC conduit provides the flexibility that is required to support implementations with and without a hypervisor in EL2 or SPM in S-EL2.

If an endpoint executing in EL1 or S-EL1 cannot use the SMC conduit, it must use the HVC conduit instead.

A S-EL0 SP must use the SVC (Supervisor Call) instruction as a conduit to call into S-EL1. The SMC32 and SMC64 calling conventions are mirrored as SVC32 and SVC64 calling conventions respectively.

The Firmware Framework enables message exchange between any two FF-A components that might be at the same or a different Exception level relative to each other. A request, its results, or an error status could be sent from:

- A lower EL to a higher EL
- A higher EL to a lower EL.

To fulfill this requirement, this version of the Framework uses the *ERET* instruction as a conduit for transmitting requests and responses from a higher EL to a lower EL.

The parameter register usage in an SMC, HVC, or SVC call is mirrored in an ERET call for example, w0 contains a function identifier parameter in the ERET call. This ensures that messages can be passed at any FF-A instance irrespective of their direction of travel. An invocation through the SMC, HVC, or SVC conduits is completed through the ERET conduit. An invocation through the ERET conduit is completed through the SMC, HVC, or SVC conduits.

This usage of the *ERET* instruction as a conduit along with the SMC, HVC, and SVC conduits enables half-duplex communication between two FF-A components at an EL boundary at any FF-A instance.

The taxonomy of information transmitted through a conduit at an FF-A instance is as follows.

- 1. An interface invocation described in Chapter 12 Interface overview.
- 2. Results from the successful completion of the invoked interface.
- 3. Error code from an unsuccessful completion of the invoked interface.

Based on the preceding taxonomy, an interface invocation through one conduit at an FF-A instance can complete through another conduit in one of the following ways.

- A error code. The FFA\_ERROR function is used to return the error code (see 13.2 FFA\_ERROR).
- Results of the request. The FFA\_SUCCESS function is used to return the results (see 13.3 FFA\_SUCCESS).
- An invocation of another interface described in Chapter 12 Interface overview.

An invocation of a non-FF-A interface from a lower Exception level to a higher Exception level for example, through the SMC, HVC, or SVC conduits must not complete with an invocation of an FF-A function through the ERET conduit unless, the caller implements support to distinguish between the FF-A and non-FF-A register usage on completion. For example, w0 would contain a status code in the latter case while it will contain a *function identifier* in the former case.

# 4.5 Memory types

Each memory region is assigned to either the Secure or Non-secure physical address space at system reset or during system boot. Normal world can only access memory regions in the Non-secure physical address space. Secure world can access memory regions in both address spaces. The Non-secure (NS) attribute bit in the translation table descriptor determines whether an access is to Secure or Non-secure memory. In this version of the Framework:

- Memory that is accessed with the NS bit set in the translation regime of any FF-A component is called *Normal memory*.
- Memory that is accessed with the NS bit cleared in an FF-A component translation regime is called Secure memory.

# 4.6 Memory granularity and alignment

The Firmware Framework specifies support to map a memory region in the translation regimes of the two FF-A components at an FF-A instance (see 7.2.2.3 *Buffer attributes* & Chapter 11 *Memory Management*). The translation regimes could use the same or a different translation granule size. To map the memory region correctly in both translation regimes, the following constraints must be met:

- If *X* is the larger translation granule size used by the two translation regimes, then the size of the memory region must be a multiple of *X*.
- The base address of the memory region must be aligned to X.

For example, at the Non-secure virtual FF-A instance, a VM and the Hypervisor could use translation granule sizes of 4K and 64K respectively. The size of any memory region that must be mapped in both their translation regimes must be a multiple of 64K and aligned to the 64K boundary.

An endpoint could specify its translation granule size in its partition manifest as described in 5.2.1 *Partition manifest*. The Hypervisor and SPM could also use an IMPLEMENTATION DEFINED mechanism to determine the translation granule size of an endpoint.

An endpoint must discover the minimum size and alignment boundary (that is, the minimum value of *X*) to share a memory region with its partition manager through the *FFA\_FEATURES* interface (see 14.3 *FFA\_FEATURES*).

#### 4.7 Execution context

Each endpoint has one or more *execution contexts* depending on its implementation. An execution context comprises general-purpose, system, and any memory mapped register state that must be maintained by a partition manager.

A partition manager is responsible for allocating, initializing, and running the execution context of an endpoint on a physical or virtual PE in the system. An execution context is identified by using a 16-bit ID. This ID is referred to as the *vCPU* or *execution context* ID. Each execution context must be allocated an ID that is unique among all execution contexts that belong to the endpoint.

An execution context of an endpoint represents a logical processor to the partition manager. The partition manager delegates message processing to an execution context of an endpoint. It is independent of threads implemented inside an endpoint to process the messages and logic to schedule these threads (see also 4.9 *Primary scheduler*). Figure 4.5 illustrates this relationship.

# Execution context App. thread App. thread

**Endpoint** 

Figure 4.5: Example endpoint with execution contexts and threads

An endpoint must be one of the following types:

- Implements a single execution context and is not capable of Symmetric multi-processing. It runs only on a single PE in the system at any point of time. This type of endpoint is called a **UP** endpoint.
- Implements multiple execution contexts and is capable of Symmetric multi-processing. These contexts run concurrently on separate PEs in the system. These endpoints are called **MP** endpoints.

An execution context of an endpoint could be capable of *migrating*. Migration capability means that the partition manager could save the execution context of an endpoint on one PE. It could then restore the saved execution context on another PE and resume endpoint execution. The endpoint must not make any assumptions about the PE it runs on.

This version of the Framework requires the following:

- UP endpoints must be capable of migrating.
- Execution contexts of MP endpoints could be capable of migrating between PEs or could be fixed to a particular PE. The latter are called *pinned contexts*.
- The migration capability must be specified in the endpoint manifest (see 5.2.1 Partition manifest).
- S-EL0 partitions must be UP.

The number of execution contexts an endpoint implements can differ from the number of PEs in the system. This must be specified in the manifest of the endpoint (see 4.8 System resource management). For example, a VM in the Normal world must use the manifest to inform the Hypervisor how many vCPUs it implements. The Hypervisor must maintain an execution context for each vCPU.

# 4.8 System resource management

Components in the Firmware Framework require access to the following system resources.

- Memory regions.
- · Devices.
- CPU cycles.

The Framework associates the attributes of *ownership* and *access* with these resources. The Owner governs the following capabilities of non-Owners for each resource.

- The level of access a non-Owner has for using the resource. This could be exclusive, shared or no-access.
- The ability to grant access to the resource to other non-Owners. This is called access forwarding.

Also, the Owner could relinquish ownership to another component.

The Framework also specifies the transitions that result in a change of ownership and access attributes associated with a resource. A combination of these attributes and transitions determines how a resource is managed among components.

Rules associated with ownership and access of memory regions are described in Chapter 11 Memory Management.

Rules associated with ownership and access of CPU cycles are described in 4.9 Primary scheduler.

For a device that is upstream of an SMMU, its access to the physical address space is managed using the rules associated with management of memory regions (also see 4.2 DMA isolation).

For all devices, ownership and access attributes are associated with its *MMIO* region. A partition could request access and/or ownership of a device through its manifest (see Table 5.3). This is done through one of the following ways.

- A partition requests ownership and exclusive access to the MMIO region of a device during boot time (see Chapter 5 Setup). The corresponding partition manager assigns the MMIO region with these attributes to the partition.
- One or more partitions request access to the MMIO region of a device during boot time. The corresponding partition manager is the Owner of the MMIO region and grants access to all the partitions.

This version of the Framework assumes that the following actions pertaining to the MMIO region of a device are performed through an IMPLEMENTATION DEFINED mechanism:

- Transfer of ownership of a device MMIO region to another partition during run-time.
- Grant of access to a device MMIO region to another partition during run-time.
- Revocation of access to a device MMIO region from a partition during run-time.

# 4.9 Primary scheduler

FF-A components require CPU cycles to do work. The Framework assumes a hierarchical model where a single FF-A component in the Normal world is the owner of CPU cycles across all PEs in the system. This component lends CPU cycles to other FF-A components.

This component is the Hypervisor if it is implemented in EL2. It could be one of the following.

- 1. The Host OS running in EL2 in the case of a Type 2 Hypervisor when the Virtualization host extension is used.
- 2. The Type 1 Hypervisor running in EL2.

This component is called the *primary endpoint* if it is implemented in an NS-Endpoint. It could be one of the following.

- 1. The OS kernel running in EL1 if the Virtualization extension is not used in the Normal world.
- 2. The Host OS running in EL1 in the case of a Type 2 Hypervisor when the Virtualization host extension is not implemented or used (see [5]).
- 3. A separate VM running in EL1 that has been delegated the responsibility of scheduling by the Hypervisor.

The scheduler implemented in the Hypervisor or primary endpoint is called the *primary scheduler*. This term is used in the context of CPU cycle allocation when it is not necessary to distinguish whether it is the Hypervisor or the primary endpoint that is owner of CPU cycles in the system.

An endpoint that does not implement the primary scheduler is called a *secondary endpoint*. A secondary endpoint could implement a *secondary scheduler* to manage allocated cycles among its threads. A secondary endpoint could be allocated CPU cycles,

- 1. By the primary scheduler. For example,
  - For every VM managed by a Hypervisor, it implements a thread for each vCPU of a VM. A vCPU receives CPU cycles when its thread is scheduled by the primary scheduler.
  - A Trusted OS has a counterpart driver in the primary endpoint. This driver is invoked by client applications to request Trusted OS services. The driver forwards requests to an execution context of the Trusted OS. It could do this as follows.
    - Manage a set of threads to run an execution context of the Trusted OS.
    - Run an execution context of the Trusted OS in the context of the client application thread that issued the request.

In both examples, an execution context of a secondary endpoint is scheduled by the primary scheduler.

2. By another secondary endpoint. A variant of the above example could be where a Trusted OS has a counterpart driver in the VM scheduled by the Hypervisor instead of the primary endpoint. This driver is invoked by client applications installed in the VM to request Trusted OS services. The driver runs an execution context of the Trusted OS to handle the request. The client applications are scheduled by a secondary scheduler implemented in the VM.

In this example, the primary scheduler in the Hypervisor schedules a secondary endpoint (VM). The secondary endpoint runs another secondary endpoint (Trusted OS SP).

The term *scheduler* is used in the context of CPU cycle allocation when it is not necessary to distinguish whether cycles are allocated by the primary or secondary scheduler.

Figure 4.6 illustrates an example of a primary endpoint. The primary scheduler manages threads that run execution contexts of VMs and SPs along with application threads. Application threads could in turn, run execution contexts of VMs and SPs as well.




Figure 4.6: Example primary endpoint configuration

Figure 4.7 illustrates this example of a secondary endpoint. The secondary scheduler manages application threads, that could in turn, run execution contexts of SPs.




Figure 4.7: Example secondary endpoint configuration

Secondary endpoint services could be accessed during boot before the primary endpoint or Hypervisor is initialized. For example, a boot loader in the Normal world could access services provides by a SP.

The Framework assumes that the software components that perform boot subsume the role of the primary scheduler

Chapter 4. Concepts 4.9. Primary scheduler

before the Hypervisor or primary endpoint is initialized. Ownership of CPU cycles is relayed from one component to the next across the boot stages. Each component lends cycles to an endpoint if it accesses the services of the endpoint.

The Framework provides the following ABIs to endpoints to allocate CPU cycles to other endpoints. These are,

- 1. FFA\_MSG\_SEND\_DIRECT\_REQ. See 16.2 FFA\_MSG\_SEND\_DIRECT\_REQ.
- 2. FFA\_MSG\_SEND\_DIRECT\_REQ2. See 16.4 FFA\_MSG\_SEND\_DIRECT\_REQ2.
- 3. FFA\_RUN. See 15.3 FFA\_RUN.

#### 4.10 Run-time states

*Run-time* refers to the stage during system boot when all the endpoints are initialized and application threads in an endpoint can access services implemented in other endpoints or partition managers through FF-A ABIs.

During run-time, the execution context of an endpoint can be in one of the following states from its perspective and that of the primary endpoint, SPM, and Hypervisor.

- Waiting. The execution context is waiting to be allocated CPU cycles to do work.
- *Running*. The execution context has been allocated CPU cycles and is doing work for example, running an application thread to process one or more messages.
- Preempted. The execution context was interrupted by an interrupt while doing work.
- Blocked. The execution context is waiting for some work to complete on its behalf. It remains in this state until control is transferred back to it.

Transitions between these states are constrained by the following rules.

- An execution context in the *waiting* state only transitions to the *running* state.
- An execution context in the *running* state can transition to any other state.
- An execution context in the *blocked* state can only transition to the *running* state.
- An execution context in the *preempted* state only transitions to the *running* state.

An FF-A component could maintain additional IMPLEMENTATION DEFINED states. These are beyond the scope of this specification.

Guidance on transitions between these states is specified in 4.11 Run-time state transitions.

<sup>&</sup>lt;sup>1</sup>A partition manager could either run another execution context in place of the interrupted execution context or resume the interrupted execution context. The Framework treats the interrupted execution context as being in the *preempted* state irrespective of whether it is resumed immediately or subsequently by the partition manager.

#### 4.11 Run-time state transitions

FF-A ABIs are invoked with one or both of the SMC (as well as HVC and SVC) and ERET conduits (see 4.4 *Conduits*). Use of a conduit with or without an invocation of these ABIs triggers a *state transition*.

- An endpoint execution context uses the SMC, HVC and SVC conduits to trigger a state transition.
- A partition manager uses the ERET conduit to trigger a state transition for an execution context of an endpoint it manages.
- An interrupt that preempts an execution context in the *running* state also triggers a state transition.

State transitions based on states described in 4.10 Run-time states are of the following types.

- 1. Transitions that transfer control from one endpoint execution context to another and vice-versa. The interfaces whose invocation results in these transitions are listed below.
  - 1. FFA\_MSG\_SEND\_DIRECT\_REQ
  - 2. FFA\_MSG\_SEND\_DIRECT\_REQ2
  - 3. FFA\_MSG\_SEND\_DIRECT\_RESP
  - 4. FFA\_RUN
  - 5. FFA\_MSG\_WAIT
  - 6. FFA\_YIELD

Each interface invocation is associated with two transitions.

- 1. smc(Interface request)
- 2. eret(Interface response)

These transitions allow the endpoint execution to traverse between the waiting, blocked and running states.

- 2. Transitions that transfer control from an endpoint execution context to a Partition manager and back. The interfaces whose invocation results in these transitions are called *hypcalls*. These interfaces are listed below.
  - Partition setup and discovery interfaces in Chapter 14 Setup and discovery interfaces.
  - FFA\_SECONDARY\_EP\_REGISTER interface in 20.3.2 Secondary boot protocol.
  - FFA\_MSG\_SEND2 messaging interface in Chapter 16 Messaging interfaces.
  - · Memory management interfaces in
    - Chapter 17 Memory management interfaces.
    - 20.2 Additional memory management features.

Each *hypcall* is associated with two transitions.

- 1. smc(Hypcall request)
- 2. eret(Hypcall response)

A hypcall request transitions an endpoint execution context from the running to the blocked state.

A hypcall response transitions an endpoint execution context from the *blocked* to the *running* state.

A hypcall runs to completion between its two transitions from the perspective of the calling execution context.

3. Transitions that transfer control to an endpoint execution context in response to events such as a Secure interrupt or a power management message.

A Secure interrupt could preempt another endpoint execution context. The latter enters the *preempted* state. Once the interrupt has been handled, the partition manager uses the eret() transition to put the endpoint execution context in the *running* state. Also see Chapter 9 *Interrupt management*.

The Framework uses FFA\_MSG\_SEND\_DIRECT\_REQ and FFA\_MSG\_SEND\_DIRECT\_RESP interfaces to transmit power management messages between the SPMC and a SP execution context. These are described in 20.3.4 *Power Management messages*.

Chapter 4. Concepts 4.11. Run-time state transitions

In both cases, the SP execution context enters the *running* state to handle the event.

Further guidance on state machines and runtime models is specified in Chapter 8 Partition runtime models.

# Chapter 5

# **Setup**

#### 5.1 Overview

The Firmware Framework is responsible for partition and partition manager setup during a cold and warm boot. This chapter describes how the Framework initializes the execution context of these components on the primary PE during a cold boot. See 20.3 *Power Management* for the role of the Framework in partition and partition manager setup during a cold boot of a secondary PE or a warm boot of any PE.

- In the Secure world,
  - The SPMD initializes the SPMC (also see 4.1 SPM architecture). If they reside in the same exception level, initialization is done in an IMPLEMENTATION DEFINED manner.

If they reside in separate exception levels, initialization is done either in an IMPLEMENTATION DEFINED manner or by using the following guidance.

- \* The SPMC manifest (see 5.2.2 SPMC manifest) to determine information such as the entry point address, execution state and Framework version of the SPMC.
- \* Guidance on programming general-purpose and system registers prior to invoking the SPMC entry point (see 5.3 *Register state*).
- \* Protocol for passing any boot information to the SPMC (see 5.4 Boot information protocol).
- \* Protocol for indicating completion of initialization (see 5.5 *Protocol for completing execution context initialization*).
- The SPMC initializes each SP. If they reside in the same exception level (see 4.1.2 S-EL1 SPM core component and 4.1.3 EL3 SPM core component), initialization is done in an IMPLEMENTATION

DEFINED manner. For example, the information required to initialize the logical SP in the S-EL1 SPMC configuration could be encoded in the SPMC manifest.

If they reside in separate exception levels, the SPMC uses the SP manifest (see 5.2.1 Partition manifest) to initialize the SP as described below.

- 1. Validates the contents of the manifest.
- 2. Configures the partition as per the properties described in the manifest.
- 3. Assigns the requested physical address space ranges and system resources to the partition.
- 4. Isolates a physical SP as per the mechanism described for the SPMC configuration in 4.1 SPM architecture).
- 5. Programs the general-purpose and system register prior to invoking the SP entry point as described in 5.3 *Register state*.
- 6. Uses the protocol described in 5.4 *Boot information protocol* for passing any boot information to the SP.
- 7. Uses the runtime model described in 8.5 *Runtime model for SP initialization* to initialize the SP execution context.
- In the Normal world,
  - The Hypervisor or the OS kernel is initialized through an IMPLEMENTATION DEFINED mechanism after the Secure world hands control to the Normal world during cold boot.
  - The Hypervisor initializes each VM through an IMPLEMENTATION DEFINED mechanism.

## 5.2 Manifests

#### 5.2.1 Partition manifest

The following information must be specified in the manifest of a partition.

- Partition properties as described in Table 5.1.
- Memory regions as described in Table 5.2.
- Devices as described in Table 5.3.
- Partition boot protocol as described in Table 5.10.

The following aspects of the partition manifest are IMPLEMENTATION DEFINED.

- Format of the manifest.
- Time of creation of manifest. This could be at:
  - Build time.
  - Boot time.
  - Combination of both.
- Mechanism used by the Hypervisor and SPM to obtain the information in the manifest and interpret its contents.

**Table 5.1: Partition properties** 

Information fields	Mandatory	Description
FF-A version	Yes	<ul> <li>Version of FF-A expected by the partition at the FF-A instance it will execute.</li> </ul>
UUIDs	Yes	• List of UUIDs associated with the partition. Also see 6.2.3 <i>Partition UUID usage</i> .
Partition ID	No	• Pre-allocated partition ID.
Auxiliary IDs	No	• List of pre-allocated 16-bit IDs that could be used in memory management transactions to allow a partition manager to handle the transaction in an IMPLEMENTATION DEFINED manner.
Name	No	• Name of the partition for example, for debugging purposes.
Number of execution contexts	Yes	<ul> <li>Number of vCPUs that a VM or SP wants to instantiate.</li> <li>In the absence of virtualization, this is the number of execution contexts that a partition implements.</li> <li>If value of this field = 1 and number of PEs &gt; 1 then the partition is treated as UP &amp; migrate capable.</li> <li>If the value of this field &gt; 1 then the partition is treated as an MP capable partition irrespective of the number of PEs.</li> </ul>
Run-time EL	Yes	<ul><li>EL1 or Secure EL1.</li><li>Secure EL0.</li></ul>
Execution state	Yes	<ul><li>AArch64.</li><li>AArch32.</li></ul>

Information fields	Mandatory	Description
Load address	No	Absence of this field indicates that the partition is position independent and can be loaded at any address chosen at boot time.
Entry point offset	No	<ul> <li>Absence of this field indicates that the entry point is at offset 0x0 from the base of the partition binary image.</li> <li>If present, this field specifies the offset of the entry point from the base of the partition binary image.</li> </ul>
Translation Granule	No	<ul><li>4KB (default value if not specified).</li><li>16KB.</li><li>64KB.</li></ul>
Boot order	No	<ul> <li>A unique number among all partitions that specifies if this partition must be booted before others.</li> <li>For example, a partition could provide a service that other partitions need to initialize themselves. The manifest of this partition can use this field to ensure it is booted before others.</li> </ul>
RX/TX information	No	<ul> <li>Reference to memory region entries in this manifest that describes the RX/TX buffers expected by the partition.</li> <li>The memory region entries must specify the base addresses of both buffers.</li> <li>The size and attributes fields must fulfill the requirements specified in 7.2.2.3 <i>Buffer attributes</i>.</li> </ul>
Messaging method	Yes	<ul> <li>This field specifies which messaging methods are supported by the partition corresponding to each UUID exported by it. This could be one or both of Direct and Indirect messaging. These methods are described in Chapter 7 <i>Message passing</i>. The following information must be provided in the manifest:</li> <li>Indirect messaging is supported. This always includes support for both sending and receiving Indirect messages.</li> <li>Direct messaging is supported. 7.4.1 <i>Discovery and setup</i> specifies the information that must be provided.</li> </ul>
Notification support	No	<ul> <li>This field specifies if the partition supports receipt of notifications as described in Chapter 10 Notifications.</li> <li>Absence of this field indicates that the partition cannot receive notifications.</li> </ul>
Primary Scheduler implemented	No	<ul> <li>Presence of this field indicates that the partition implements the primary scheduler.</li> <li>Run-time EL must be EL1 if this field is specified.</li> </ul>

Information fields	Mandatory	Description
Run-time model	No	<ul> <li>If the run-time EL is S-EL0 then this field specifies the run-time model that the SPM must enforce for this SP.</li> <li>- Run to completion. SP execution must not be preempted. An execution context of this SP must only transition between the waiting and running states described in 4.10 Run-time states.</li> <li>- Preemptible. SP execution can be preempted. An execution context of this SP can transition between all states described in 4.10 Run-time states. This is the default run-time model for a S-EL0 SP if this field is not specified in the partition manifest.</li> <li>This field is deprecated in v1.1 of the Framework. Please see 9.4 Support for legacy run-time models for more details.</li> </ul>
Action in response to Non-secure interrupts	Yes	<ul> <li>This field specifies the action that the SPMC must take in response to a Non-secure physical interrupt as described in 9.3.1 <i>Actions for a Non-secure interrupt</i>.</li> <li>This field supersedes the <i>Managed exit supported</i> field in the FF-A v1.0 specification.</li> </ul>
Tuples of (Name, SEPID, SMMU ID, Stream IDs)	No	<ul> <li>If present, then each tuple specifies the association between its members that the partition manager must create. The members are as follows.</li> <li>- Stream endpoint ID that this endpoint is a proxy for. The dependent device must not be assigned to this endpoint (see 4.2.3 Other DMA isolation models).</li> <li>- SMMU ID identifies the SMMU instance on a system with multiple SMMUs.</li> <li>- One or more Stream IDs associate the device that generates them with the SEPID in the SMMU identified by SMMU ID.</li> <li>- An optional Name for the SEPID for debugging purposes.</li> </ul>
VM availability messages	No	• This field specifies the VM availability messages the SP is interested in receiving. See 20.4 VM availability signaling.
Power management messages	No	• This field specifies the power management messages the SP is interested in receiving. See 20.3.4 <i>Power Management messages</i> .
Cold boot reason register	No	<ul> <li>Presence of this field indicates that the partition expects that the entry point offset field must be reused for a secondary cold boot (see 20.3 Power Management and 20.3.2 Secondary boot protocol).</li> <li>The reset reason is encoded in a general-purpose register as follows. <ul> <li>Value of 0 in the register indicates a primary cold boot.</li> <li>Value of 1 in the register indicates a secondary cold boot.</li> </ul> </li> <li>The register is specified in this field. Register must be between w0/x0-w7/x7. The width of the register is derived from its Execution state specified in the partition manifest.</li> <li>The specified register must be distinct from the register used to carry the address of the boot information blob specified in Table 5.10. The partition is not initialized if there is a clash.</li> </ul>

Table 5.2: Memory regions

Information fields	Mandatory	Description
Base address or Load address relative offset	No	<ul> <li>Absence of this field indicates that a memory region of specified size and attributes must be mapped into the partition translation regime. The PM must describe the memory region to the partition through an IMPLEMENTATION DEFINED mechanism.</li> <li>If present, this field could specify a PA, VA (for S-EL0 partitions), IPA (for S-EL1 and EL1 partitions) or a positive offset (for S-EL0 partitions) relative to the <i>Load address</i> of the partition image. This information must be specified using an IMPLEMENTATION DEFINED mechanism.</li> <li>If a PA is specified, then the memory region must be identity mapped with the same IPA or VA as the PA.</li> <li>If a VA or IPA is specified, then the memory could be identity or non-identity mapped.</li> <li>If an offset is specified, this must be indicated in the manifest through an IMPLEMENTATION DEFINED mechanism.</li> <li>If present, the address or offset must be aligned to the Translation granule size.</li> </ul>
Page count	Yes	<ul> <li>Size of memory region expressed as a count of 4K pages.</li> <li>For example, if the memory region size is 16K, value of this field is 4.</li> </ul>
Attributes	Yes	<ul> <li>Memory access permissions. <ul> <li>Instruction access permission.</li> <li>Data access permission.</li> </ul> </li> <li>Memory region attributes. <ul> <li>Memory type.</li> <li>Shareability attributes.</li> <li>Cacheability attributes.</li> </ul> </li> <li>Memory Security state. <ul> <li>Non-secure for a NS-Endpoint.</li> <li>Non-secure or Secure for an S-Endpoint.</li> </ul> </li> </ul>
Name	No	• Name of the memory region for example, for debugging purposes.
Stream & SMMU IDs	No	• Identity of the SMMU and stream IDs of a device upstream of the SMMU that can access this memory region with the access permissions specified in the stream ID access permissions field.
Stream ID access permissions	No	<ul> <li>Device access permissions for each Stream ID if the Stream and SMMU IDs field is present.</li> <li>Instruction access permission.</li> <li>Data access permission.</li> </ul>

Table 5.3: Device regions

Information fields	Mandatory	Description
Physical base address	Yes	<ul> <li>PA of base of a device MMIO region.</li> <li>If the MMIO region is not physically contiguous, then an entry for each physically contiguous constituent region must be specified.</li> <li>Each entry must specify the PA and size of the constituent region. The size must be expressed as a count of 4K pages.</li> </ul>
Page count	Yes	<ul> <li>Total size of MMIO region expressed as a count of 4K pages.</li> <li>For example, if the MMIO region size is 16K, value of this field is 4.</li> </ul>
Attributes	Yes	<ul> <li>Memory attributes must be Device-nGnRnE.</li> <li>Instruction access permission must be not executable.</li> <li>Data access permissions must be one of the following: <ul> <li>Read/write.</li> <li>Read-only.</li> </ul> </li> <li>Security attributes must be: <ul> <li>Non-secure for a NS-Endpoint.</li> <li>Non-secure or Secure for an S-Endpoint.</li> </ul> </li> </ul>
Interrupts	No	<ul> <li>List of physical interrupt IDs.</li> <li>Attributes of each interrupt ID.</li> <li>Interrupt type.</li> <li>* SPI.</li> <li>* PPI.</li> <li>* SGI.</li> <li>Interrupt configuration.</li> <li>* Edge triggered.</li> <li>* Level triggered.</li> <li>Interrupt Security state.</li> <li>* Secure.</li> <li>* Non-secure.</li> <li>Interrupt priority value.</li> <li>* This is a virtual priority value for a S-EL1 SP that runs under the S-EL2 SPMC.</li> <li>Target execution context/vCPU for each SPI.</li> <li>* This field is optional even if other interrupt properties are specified since interrupt affinity could be managed through an IMPLEMENTATION DEFINED interface between the endpoint and its partition manager.</li> </ul>
SMMU ID	No	<ul> <li>If present, then on a system with multiple SMMUs, this field must help the partition manager determine which SMMU instance is this device upstream of.</li> <li>Absence of this field implies that the device is not upstream of an SMMU.</li> </ul>
Stream IDs	No	<ul> <li>List of Stream IDs assigned to this device.</li> <li>Absence of Stream ID list indicates that the device is not upstream of an SMMU.</li> </ul>

Information fields	Mandatory	Description
Exclusive access and ownership	No	<ul> <li>If present, this field implies that this endpoint must be granted exclusive access and ownership of the MMIO region of the device.</li> <li>Absence of this field implies that access to the MMIO region of the device could be shared among multiple endpoints.</li> </ul>
Name	No	• Name of the device region for example, for debugging purposes.

## 5.2.2 SPMC manifest

The following aspects of the SPMC manifest are IMPLEMENTATION DEFINED.

- Format of the manifest.
- Time of creation of the manifest. This could be at:
  - Build time.
  - Boot time.
  - Combination of both.
- Mechanism used by the SPMD to obtain information in the manifest and interpret its contents.

**Table 5.4: SPMC properties** 

T. C:		
Information fields	Mandatory	Description
FF-A version	Yes	• Version of Firmware Framework implemented by the SPMC component. See 14.2 <i>FFA_VERSION</i> for more information about the usage of this field.
SPMC ID	No	• Pre-allocated ID for the SPMC.
Execution state	Yes	<ul><li>AArch64.</li><li>AArch32.</li></ul>
Load address	No	• Absence of this field indicates that the SPMC image is position independent and can be loaded at any address chosen at boot time.
Entry point offset	No	<ul> <li>Absence of this field indicates that the entry point is at offset 0x0 from the base of the SPMC binary image.</li> <li>If present, this field specifies the offset of the entrypoint from the base of the SPMC binary image.</li> </ul>
FF-A boot protocol usage	No	• See Table 5.10.

Information fields	Mandatory	Description
Cold boot reason register	No	<ul> <li>Presence of this field indicates that the SPMC expects that the entry point offset field must be reused for a secondary cold boot (see 20.3 Power Management and 20.3.2 Secondary boot protocol).</li> <li>The reset reason is encoded in a general-purpose register as follows. <ul> <li>Value of 0 in the register indicates a primary cold boot.</li> <li>Value of 1 in the register indicates a secondary cold boot.</li> </ul> </li> <li>The register is specified in this field. Register must be between w0/x0-w7/x7. The width of the register is derived from its Execution state specified in the SPMC manifest.</li> </ul>

## 5.2.3 Independent peripheral device manifest

This manifest must be used by *independent peripheral devices* to describe their properties to a partition manager. See 4.2.3 *Other DMA isolation models* for more details.

**Table 5.5: Device properties** 

Information fields	Mandatory	Description
FF-A version	Yes	• Version of the Firmware Framework expected by the device.
Name	No	• Name of the partition for example, for debugging purposes.
Translation Granule	Yes	<ul><li>4KB.</li><li>16KB.</li><li>64KB.</li></ul>
SEPID	Yes	Pre-allocated Stream endpoint ID.

Table 5.6: Memory regions accessible by the device

Information fields	Mandatory	Description
Base address	Yes	<ul> <li>This field could specify a PA or IPA. This distinction must be specified using an IMPLEMENTATION DEFINED mechanism.</li> <li>If a PA is specified, then the memory region must be identity mapped with the same IPA as the PA.</li> <li>If an IPA is specified, then the memory could be identity or non-identity mapped.</li> <li>The address must be aligned to the Translation granule size.</li> </ul>
Page count	Yes	<ul> <li>Size of memory region expressed as a count of 4K pages.</li> <li>For example, if the memory region size is 16K, value of this field is 4.</li> </ul>

Information fields	Mandatory	Description
Properties	Yes	<ul> <li>Memory region properties (see 11.10 <i>Memory region properties</i>).</li> <li>Security attributes. <ul> <li>Non-secure for a Non-secure device.</li> <li>Non-secure or Secure for a Secure device.</li> </ul> </li> </ul>
Name	No	• Name of the memory region for example, for debugging purposes.

Table 5.7: Device regions

Information fields	Mandatory	Description
Physical base address	Yes	<ul> <li>PA of base of a device MMIO region.</li> <li>If the MMIO region is not physically contiguous, then an entry for each physically contiguous constituent region must be specified.</li> <li>Each entry must specify the PA and size of the constituent region. The size must be expressed as a count of 4K pages.</li> </ul>
Properties	Yes	<ul> <li>Memory type must be Device-nGnRnE.</li> <li>Instruction access permission must be not executable.</li> <li>Data access permissions must be one of the following: <ul> <li>Read/write.</li> <li>Read-only.</li> </ul> </li> <li>Security attributes must be: <ul> <li>Non-secure for a Non-secure device.</li> <li>Non-secure or Secure for a Secure device.</li> </ul> </li> </ul>
Page count	Yes	<ul> <li>Total size of MMIO region expressed as a count of 4K pages.</li> <li>For example, if the MMIO region size is 16K, value of this field is 4.</li> </ul>
SMMU ID	Yes	• On a system with multiple SMMUs, this field must help a partition manager determine which SMMU instance is this device upstream of.
Stream IDs	Yes	• List of Stream IDs assigned to this device.
Name	No	• Name of the device region for example, for debugging purposes.

# 5.3 Register state

The partition manager must program system and general-purpose registers that influence partition execution as follows.

- The MMU must be disabled for a partition that does not run in S-EL0 in either Execution state. The MMU must be enabled for S-EL0 partition that runs in either Execution state.
- The partition manager must ensure that all memory regions allocated to a partition are clean to the Point of Coherency. Also, there must be no stale cached copies of executable memory held in any instruction caches visible to a PE on which the execution contexts of the partition may execute.

This could be achieved by executing cache maintenance instructions, after initializing the memory regions for a partition.

- The state of other System registers is IMPLEMENTATION DEFINED. If the partition manager must program a System register to fulfill a specific partition requirement then this must be encoded in its manifest through an IMPLEMENTATION DEFINED mechanism.
  - For example, an S-EL0 partition could want the instruction alignment check to be disabled by setting SCTLR\_EL1.A, bit[1] = b'0.
- The state of general-purpose registers is IMPLEMENTATION DEFINED. Also see Table 5.10.

# 5.4 Boot information protocol

An SP or SPMC could rely on boot information for their initialization e.g. a flattened device tree with nodes to describe the devices and memory regions assigned to the SP or SPMC. The Framework specifies a protocol that can be used by a *producer* to pass boot information to a *consumer* at a Secure FF-A instance. The Framework assumes that the boot information protocol is used by a producer and consumer pair that reside at adjacent exception levels as listed below.

- 1. SPMD (producer) and an SPMC (consumer) in either S-EL1 or S-EL2.
- 2. An SPMC (producer) and SP (consumer) pair listed below.
  - 1. EL3 SPMC and a Logical S-EL1 SP.
  - 2. S-EL2 SPMC and Physical S-EL1 SP.
  - 3. EL3 SPMC and a S-EL0 SP.
  - 4. S-EL2 SPMC and a S-EL0 SP.
  - 5. S-EL1 SPMC and a S-EL0 SP.

The boot information protocol used by a producer and consumer pair that reside at the same exception level is IMPLEMENTATION DEFINED.

The Framework also makes the following assumptions about the usage of the boot information protocol between a producer and consumer pair.

- 1. Boot information is passed only to the consumer execution context that is initialized on the primary PE by the producer.
- 2. Boot information is passed when the consumer execution context on the primary PE is first entered through an exception return from the producer.
- 3. Boot information is encoded in a format chosen by the consumer and the producer through an IMPLEMENTA-TION DEFINED mechanism e.g. a flattened device tree, a handover block list (HOB list) etc.
- 4. One or more distinct instances of boot information could be passed from the producer to the consumer.

A producer maintains backwards compatibility while using the boot information protocol described in this or an earlier version of the Framework. A consumer requests usage of the boot information protocol by specifying the corresponding field in their manifest (see Table 5.10). A consumer also specifies the version of the Framework it implements in its manifest. A producer parses the manifest of the consumer for this information and ensures it uses the boot information protocol specified in the version of the Framework specified in the manifest.

#### 5.4.1 Boot information descriptor

The Framework defines a descriptor (see Table 5.8) to describe an distinct instance of boot information.

Table 5.8: Boot information descriptor

Field	Byte length	Byte offset	Description
Name	16	0	Name of boot information passed to the consumer.

Field	Byte length	Byte offset	Description
Type	1	16	<ul> <li>Type of boot information passed to the consumer.</li> <li>Bit[7]: Boot information type.</li> <li>* b'0: Standard boot information.</li> <li>* b'1: IMPLEMENTATION DEFINED boot information.</li> <li>Bit[6:0]: Boot information identifier.</li> <li>* Standard boot information (bit[7] = b'0).</li> <li>• 0: Flattened device tree (FDT).</li> <li>• 1: Hand-Off Block (HOB) List.</li> <li>• All other identifiers are reserved.</li> <li>* IMPLEMENTATION DEFINED identifiers (bit[7] = b'1).</li> <li>• Identifier is defined by the implementation.</li> </ul>
Reserved	1	17	• Reserved (MBZ).
Flags	2	18	<ul> <li>Flags to describe properties of boot information associated with this descriptor.  – Bits[15:4]: Reserved (MBZ).  – Bits[3:2]: Format of <i>Contents</i> field.  * b'0: Address of boot information identified by the <i>Name</i> and <i>Type</i> fields.  * b'1: Value of boot information identified by the <i>Name</i> and <i>Type</i> fields.  * All other bit encodings are reserved for future use.  – Bits[1:0]: Format of <i>Name</i> field.  * b'0: Null terminated string.  * b'1: UUID encoded in little-endian byte order.  * All other bit encodings are reserved for future use.</li> </ul>
Size	4	20	• Size (in bytes) of boot information identified by the <i>Name</i> and <i>Type</i> fields.

Field	Byte length	Byte offset	Description
Contents	8	24	<ul> <li>Value or address (see <i>Flags</i> field) of boot information identified by the <i>Name</i> and <i>Type</i> fields.</li> <li>If in the <i>Flags</i> field, bit[3:2] = b'0,</li> <li>* The address has the same attributes as the boot information blob address described in 5.4.3 <i>Boot information address</i>.</li> <li>* <i>Size</i> field contains the length (in bytes) of boot information at the specified address.</li> <li>If in the <i>Flags</i> field, bit[3:2] = b'1,</li> <li>* <i>Size</i> field contains the exact size of the value specified in this field.</li> <li>* Size is &gt;= 1 bytes and &lt;= 8 bytes.</li> </ul>

The fields of the descriptor are described below.

- 1. The Name and Type fields uniquely identify the boot information. The Type field is the primary identification mechanism. The Name field can be used as a secondary identification mechanism. This is described in the following usage models.
  - 1. The Type field identifies the format in which boot information is encoded and the Name field identifies the contents of the boot information. For example,
    - 1. An SP could consume two distinct FDTs during initialization. The Type field would be used to identify that boot information is encoded in the device tree format. The Name field could be a NULL terminated 15-byte string or a 16-byte UUID to identify what information is specified in an FDT.
  - 2. The *Type* field identifies both the format and the contents of the boot information. For example, an SP could consume a HOB list during initialization.

The Type field uniquely identifies the format and contents of the boot information in both examples. The *Name* field could be unused or a NULL terminated string for debugging purposes.

The Flags field is used to specify whether the Name field encodes a NULL terminated string or a UUID.

- 2. The *Contents* and *Size* fields allow boot information to be,
  - 1. Either referenced from the descriptor by populating the address of the boot information in the Contents
  - 2. Or encoded in the descriptor in the Contents field. This is subject to the width of the Contents field.

The Flags field is used to specify whether the Contents field encodes the boot information or a reference to it.

#### 5.4.2 Boot information header

The producer passes one or more instances of boot information to a consumer as an array of boot information descriptors (see Table 5.8). The array is preceded by a boot information header defined in Table 5.9.

The combination of boot information referenced from the boot information descriptor array, the array itself and the boot information header is called the *Boot information blob*.

Table 5.9: Boot information header

Field	Byte length	Byte offset	Description
Signature	4	0	• Hexadecimal value <i>0x0FFA</i> to identify the header.
Version	4	4	• Version of the boot information blob encoded as per the <i>Input version number</i> field in Table 14.4.
Size of boot information blob	4	8	<ul> <li>Size of boot information blob spanning contiguous memory.</li> </ul>
Boot information descriptor size	4	12	• Size of each boot information descriptor in the array (see Table 5.8).
Boot information descriptor count	4	16	• Count of boot information descriptors in the array.
Boot information descriptor array offset	4	20	Offset to array of boot information descriptors.
Reserved	8	24	• Reserved (MBZ).
Optional padding	_	32	• This field is not a part of the boot information header. It has been included only for informational purposes.
Boot information descriptor array	-	-	• Array of boot information descriptors.

The fields of the boot information header are described below.

- 1. The *Signature* field is a magic number to let a consumer ensure that an FF-A boot information blob has been passed by the partition manager.
- 2. The *Version* field identifies the version of the boot information blob. This includes the boot information header and descriptor. This version is equal to the version of the Framework (see 14.2.2 *Usage*).

The producer determines the version of the Framework implemented by a consumer through its manifest (see Table 5.1) or an IMPLEMENTATION DEFINED mechanism.

The producer ensures that the version of the boot information blob passed to a consumer is the same as the version of the Framework implemented by the consumer.

- 3. The *Size of boot information blob* field specifies the size of the blob that spans one or more contiguous 4K pages used by the producer to populate it. It is calculated by adding the following values.
  - 1. Boot information descriptor array offset.
  - $2. \ \ Product of \textit{Boot information descriptor count} \ and \textit{Boot information descriptor size}.$
  - Total size of all boot information referenced by boot information descriptors.
     This is determined by adding the values in the Size field of each boot information descriptor whose Contents field contains an address.
  - 4. Any padding between,

- 1. The boot information descriptor array and the boot information referenced from it.
- 2. Distinct instances of boot information referenced from the boot information descriptor array.


This field enables a consumer to map all of the boot information blob in its translation regime (not managed by the producer) or copy it to another memory location without parsing each element in the boot information descriptor array.

- 4. The *Boot information descriptor size* field contains the size of the descriptor. This enables a consumer to parse the array without relying on a static association between the Framework version it implements and the size of the boot information descriptor in that version of the Framework.
- 5. The *Boot information descriptor count* field contains the number of descriptors in the boot information descriptor array.
- 6. The *Boot information descriptor array offset* field is the offset from the base address of the *Boot information header* to the first element in the *Boot information descriptor array*. The offset must be aligned to the 8-byte boundary.

Figure 5.1 illustrates an example boot information array that includes,

- 1. A reference to a FDT whose name is identified by a UUID. The FDT blob is populated at the next available address after the boot information array.
- 2. IMPLEMENTATION DEFINED boot information encoded as a value in the boot information descriptor.

The boot information array and FDT blob fit in a single 4K page.



Non-confidential

Copyright © 2023 Arm Limited or its affiliates. All rights reserved.

#### 5.4.3 Boot information address

The producer passes the address of the boot information blob to a consumer in a general purpose register specified in the consumer manifest (see Table 5.10). The presence of this field in the consumer manifest enables the producer to discover that the consumer expects the boot information blob to be passed through the FF-A boot information protocol. The boot information blob address is,

- 1. A VA for a S-EL0 SP at the Secure virtual FF-A instance.
- 2. An IPA for a Physical S-EL1 SP at the Secure virtual FF-A instance.
- 3. A PA for a Logical S-EL1 SP, S-EL2 SPMC and S-EL1 SPMC at the Secure physical FF-A instance.

Table 5.10: Boot protocol information

Information fields	Mandatory	Description		
FF-A boot protocol usage	No	• The register in which the address of the boot information blob must be passed by the producer. Register must be between w0/x0-w3/x3. The width of the register is derived from its Execution state specified in the partition manifest.		

## 5.4.4 Boot information memory requirements

The producer populates the boot information blob in a memory region that fulfill the following requirements.

- 1. Size of memory region is a multiple of the translation granule size used by the consumer.
- 2. Address of memory region is aligned to the translation granule size used by the consumer.
- 3. The memory region is mapped in the translation regime of the consumer that is managed by the producer (see 11.2 *Address translation regimes*). The producer does not map the memory region in the translation regime of a consumer at the Secure physical FF-A instance.
- 4. The memory region is mapped in the producer and consumer's translation regimes with the same memory attributes as the RX/TX buffers as described in 7.2.2.3 *Buffer attributes*.
- 5. The memory region comprises of translation granule sized contiguous pages.
  - 1. The pages are physically contiguous at the Secure physical FF-A instance.
  - 2. The pages are virtually contiguous at the Secure virtual FF-A instance.

The boot information blob is populated at offset 0 in the memory region. The Framework uses the little-endian byte order to encode the boot information blob.

The memory region used to populate the boot information blob could be owned by the producer or consumer during the latter's initialization.

- In the latter case, the consumer specifies a memory region in its manifest or through an IMPLEMENTATION
  DEFINED mechanism. The producer uses this memory region for populating the boot information blob. The
  producer maps the memory region in its translation regime to access it. It unmaps the memory region from
  its translation regime and maps it in the translation regime of the consumer (if applicable) prior to handing
  control to the consumer for initialization. The consumer is the owner of the memory region from this stage
  onwards.
- In the former case, the memory region is owned by the producer and shared with a consumer for the duration of its initialization. The consumer should not assume access to the memory region post-initialization (see 5.5 Protocol for completing execution context initialization).
  - At the Secure virtual FF-A instance, the producer unmaps the memory region from the translation regime
    of the consumer that it manages (11.2 Address translation regimes).

#### Chapter 5. Setup 5.4. Boot information protocol

- The Framework strongly recommends that the consumer at the Secure physical FF-A instance does not access the memory region post-initialization.

The producer could reuse the same memory region to pass boot information to multiple consumers. In this case, it ensures that boot information passed to one consumer is cleared in the memory region before boot information for another consumer is populated in the same memory region. The producer performs cache maintenance such that the memory region contents after clearing are coherent between any PE caches, system caches and system memory.

# 5.5 Protocol for completing execution context initialization

A partition must use the *FFA\_MSG\_WAIT* (also see 15.1 *FFA\_MSG\_WAIT*) interface or an IMPLEMENTATION DEFINED mechanism to indicate completion of initialization of its execution context to the partition manager.

A partition must use the *FFA\_ERROR* (also see 13.2 *FFA\_ERROR*) interface or an IMPLEMENTATION DEFINED mechanism to report an error during initialization of its execution context to the partition manager.

The runtime model that the SPMC uses for initializing an execution context of a SP is described in 8.5 *Runtime model for SP initialization*.

# Chapter 6

# **Identification and Discovery**

## 6.1 Partition identification

Partitions are identified in the Framework by a globally unique 16-bit *ID*. This implies that no two partitions in the Framework can be assigned the same ID. This ID is used in FF-A ABIs to identify the partition e.g. the sender or receiver of a message, lender or borrower of shared memory.

An ID is assigned to the partition by its partition manager before the partition is initialized. A partition uses the *FFA\_ID\_GET* interface (also see 14.10 *FFA\_ID\_GET*) to discover its ID. The ID can be,

- 1. Specified in the manifest of the partition, validated and assigned by the partition manager. The partition manager does not boot a partition if the ID specified in the manifest cannot be assigned to the partition.
- 2. Allocated and assigned by the partition manager through an IMPLEMENTATION DEFINED mechanism.

The Hypervisor and SPM are collectively responsible for ensuring that an ID allocated to a partition is globally unique. This is done as described below.

- 1. Each partition manager ensures that it allocates unique IDs to the partitions it manages i.e. the Hypervisor allocates unique IDs to VMs and SPM does the same for SPs.
- 2. Both partition managers ensure that IDs are allocated without the risk of the same ID being allocated by both. This is done either through an IMPLEMENTATION DEFINED mechanism or one of the following mechanisms specified by the Framework.
  - 1. The 16-bit partition ID namespace is split into two parts for use by the Hypervisor and SPM as described below.
    - Bit[15]: Partition type identifier.
      - b'0: Bits[14:0] are reserved for use by the Hypervisor to identify a VM.

- b'1: Bits[14:0] are reserved for use by the SPM to identify an SP.
- Bit[14:0]: IMPLEMENTATION DEFINED value chosen by,
  - The Hypervisor if Bit[15] = b'0.
  - The SPM if Bit[15] = b'1.
- 2. The Framework assumes that the SPM always initializes SPs before the Hypervisor initializes VMs. Hence, the SPM allocates IDs for SPs before the Hypervisor allocates IDs for VMs.

In this mechanism, the Hypervisor discovers the IDs assigned to SPs by invoking the *FFA\_PARTITION\_INFO\_GET* or *FFA\_PARTITION\_INFO\_GET\_REGS* ABI at the Non-secure physical FF-A instance with the Nil UUID as the input. It assigns IDs to VMs that are not already used by the SPM for SPs.

The Framework assumes that the system integrator ensures that both the Hypervisor and SPM use the same mechanism.

In a configuration with the S-EL2 or S-EL1 SPMC, the Framework assumes that any EL3 LSPs have been initialized before the SPMC initializes its SPs. The SPMC must use one of the following mechanisms to ensure that IDs it allocates are unique.

- An IMPLEMENTATION DEFINED mechanism.
- The FFA\_PARTITION\_INFO\_REGS interface is used with the Nil UUID to discover the IDs of EL3 LSPs.

# 6.2 Partition discovery

The identity and other properties of a partition are discovered by an FF-A component as described below.

- 1. Each partition is associated with one or more UUIDs (Unique Universal Identifier) (see [6]) that are specified in its manifest. Also see, Table 5.1 in 5.2.1 *Partition manifest*.
- 2. An FF-A component discovers the identity and properties of a partition by specifying a UUID exported by the partition as an input to the FFA\_PARTITION\_INFO\_GET or FFA\_PARTITION\_INFO\_GET\_REGS interfaces (see 14.8 FFA\_PARTITION\_INFO\_GET and 14.9 FFA\_PARTITION\_INFO\_GET\_REGS). The Nil UUID is used to discover all available partitions and their UUIDs at the FF-A instance where the ABI is invoked.

## 6.2.1 Partition information descriptor

The format of the partition information descriptor changed between Framework versions 1.0 and 1.1. The changes to the FF-A v1.0 descriptor (see Table 20.39) and implementation responsibilities to maintain backward compatibility are specified in 20.6 *Changes to FF-A v1.0 data structures for forward compatibility*.

Table 6.1: Partition information descriptor

Field	Byte length	Byte offset	Description
Partition ID	2	0	16-bit ID of the partition, stream or auxiliary endpoint.
Execution context count or Proxy partition ID	2	2	<ul> <li>Number of execution contexts implemented by this partition (also see 4.7 <i>Execution context</i>) if Bit[5:4] = b'00 in the Partition properties field.</li> <li>ID of the proxy endpoint for a dependent peripheral device (see 4.2.3 Other DMA isolation models if Bit[5:4] = b'10 in the Partition properties field.</li> <li>Reserved and MBZ for all other encodings of the Partition properties field.</li> </ul>
Partition properties	4	4	• Flags to determine partition properties encoded as shown in Table 6.2).
Partition UUID	16	8	<ul> <li>UUID of the partition, stream or auxiliary endpoint if the Nil UUID was specified as an input parameter.</li> <li>This field is reserved and MBZ if a non-Nil UUID was was specified as an input parameter.</li> </ul>

The properties of a partition returned via the discovery ABIs are encoded as shown in Table 6.2.

Table 6.2: Partition properties descriptor

Field	Description
Bits[3:0]	• Has the following encoding if Bits[5:4] = b'00. It is Reserved and MBZ otherwise.
	<ul><li>Bit[0] has the following encoding:</li></ul>
	* b'0: Cannot receive Direct requests via the FFA_MSG_SEND_DIRECT_REQ ABI.
	<ul><li>b'1: Can receive Direct requests via the FFA_MSG_SEND_DIRECT_REQ ABI.</li></ul>
	<ul><li>Bit[1] has the following encoding:</li></ul>
	* b'0: Cannot send Direct requests via the FFA_MSG_SEND_DIRECT_REQ ABI.
	* b'1: Can send Direct requests via the FFA_MSG_SEND_DIRECT_REQ ABI.
	<ul> <li>Bit[2] has the following encoding:</li> </ul>
	* b'0: Cannot send and receive Indirect messages.
	* b'1: Can send and receive Indirect messages.
	<ul><li>Bit[3] has the following encoding:</li></ul>
	* b'0: Does not support receipt of notifications.
	* b'1: Supports receipt of notifications.
	v v 1. supports receipt of notifications.
Bits[5:4]	• b'00: Partition ID is a PE endpoint ID.
	• b'01: Partition ID is a SEPID for an independent peripheral device.
	• b'10: Partition ID is a SEPID for an dependent peripheral device.
	• b'11: Partition ID is an auxiliary ID 5.2.1 Partition manifest.
Bit[6]	• b'0: Partition must not be informed about each VM that is created by the Hypervisor.
	• b'1: Partition must be informed about each VM that is created by the Hypervisor.
	• bit[6] is used only if the following conditions are true. It is Reserved (MBZ) in all other scenarios
	<ul> <li>This ABI is invoked at the Non-secure physical FF-A instance.</li> </ul>
	<ul> <li>The partition is an SP that supports receipt of Direct requests i.e. Bit[0] = b'1.</li> </ul>
	• Also see 20.4 VM availability signaling.
	This is to 20.1 The availability signature.
Bit[7]	• b'0: Partition must not be informed about each VM that is destroyed by the Hypervisor.
	• b'1: Partition must be informed about each VM that is destroyed by the Hypervisor.
	• bit[7] is used only if the following conditions are true. It is Reserved (MBZ) in all other scenarios
	- This ABI is invoked at the Non-secure physical FF-A instance.
	<ul> <li>The partition is an SP that supports receipt of Direct requests i.e. Bit[0] = b'1.</li> </ul>
	• Also see 20.4 VM availability signaling.
	This see 20.1 viii availability signaling.
Bit[8]	• b'0: Partition runs in the AArch32 execution state.
	• b'1: Partition runs in the AArch64 execution state.
D:4=[10.0]	Handle fallowing and displicit Displicit 1, 1200 It is Decembed and MD7 athematical
Bits[10:9]	• Has the following encoding if $Bits[5:4] = b'00$ . It is Reserved and MBZ. otherwise,
	- Bit[9] has the following encoding:
	* b'0: Cannot receive Direct requests via the FFA_MSG_SEND_DIRECT_REQ2 ABI.
	* b'1: Can receive Direct requests via the FFA_MSG_SEND_DIRECT_REQ2 ABI.
	<ul> <li>Bit[10] has the following encoding:</li> </ul>
	* b'0: Cannot send Direct requests via the FFA_MSG_SEND_DIRECT_REQ2 ABI.
	* b'1: Can send Direct requests via the FFA_MSG_SEND_DIRECT_REQ2 ABI.

#### 6.2.2 Partition discovery ABI usage

The type of partitions that can be discovered via the discovery ABIs depend upon the caller and callee in an ABI invocation. This is listed in Table 6.3.

Table 6.3: Table of discoverable partitions between two FF-A components

Caller	Callee	Available Partitions for Discovery
VM	Hypervisor	• VMs
		• SPs
		• SPM LSPs
OS Kernel / Hypervisor	SPM	• SPs
		• SPM LSPs
SP	SPMC	• SPs
		• SPM LSPs
SPMC	SPMD	• EL3 LSPs
an. a	an	-
SPMD	SPMC	• SPs
		• SPMC LSPs
SPM	Hypervisor/ OS Kernel	• N/A

The discovery ABIs can return the properties or count of discoverable partitions. This is governed by the input parameters specified by the caller (e.g. type of UUID and flags) in an ABI invocation and described below.

- If the FFA\_PARTITION\_INFO\_GET ABI is invoked with the Return information type flag in Flags input parameter = b'0 or the FFA\_PARTITION\_INFO\_GET\_REGS ABI is invoked and,
  - If the Nil UUID is specified, information for partitions (including the caller) as detailed in Table 6.3 is returned.
  - If a non-Nil UUID is specified, information for all partitions as detailed in Table 6.3 corresponding to the UUID, is returned.

If the Nil UUID is specified at a valid FF-A instance and a partition exports multiple UUIDs in its manifest, then properties corresponding to each UUID are returned in a distinct partition information descriptor. The descriptors corresponding to this partition have the same value in their *Partition ID* field.

- If the FFA\_PARTITION\_INFO\_GET ABI is invoked with the Return information type flag in Flags input parameter = b'1 and,
  - If the Nil UUID is specified, count for partitions (including the caller) as detailed in Table 6.3 is returned.
  - If a non-Nil UUID is specified, count for all partitions as detailed in Table 6.3 corresponding to the UUID, is returned.

If the Nil UUID is specified at a valid FF-A instance and one or more partitions export multiple UUIDs in their manifests, then the returned count corresponds to the product of the number of partitions and the number of UUIDs exported by each partition.

### 6.2.3 Partition UUID usage

A partition implements one or more services. Each service is accessed by a communication protocol built on top of FF-A messaging mechanisms. A UUID exported by the partition identifies an implemented communication protocol. There is a *one-to-many* relationship between a communication protocol and UUIDs. Some example usage models are described below:

- 1. A partition implements *N* services. Each service is accessed via a unique communication protocol. It associates a UUID with each service and exports *N* UUIDs in its manifest. The communication protocol used to access each service is implicitly identified by its UUID. There is a *1:1* mapping between communication protocols and the UUIDs.
- 2. A partition implements *N* services. Each service is accessed via a common communication protocol. It associates a UUID with each service and exports *N* UUIDs in its manifest. The communication protocol used to access each service is implicitly identified by its UUID. There is a *1:N* mapping between the common communication protocol and the UUIDs.
- 3. A partition implements *N* services. Each service is accessed via a common communication protocol. It associates a UUID with the communication protocol and exports a single UUID in its manifest. The communication protocol provides an IMPLEMENTATION DEFINED mechanism to discover and access the *N* services. There is a *1:1* mapping between the common communication protocol and the UUID.

To support the scenarios where a partition exports multiple UUIDs, an entry corresponding to each UUID is encoded in the returned partition information. E.g. SP0 exports UUID\_0 and UUID\_1. The returned partition information for SP0 has two entries as follows,

- SP0 ID, properties, UUID\_0.
- SP0 ID, properties, UUID\_1.

If the Nil UUID is specified at a valid FF-A instance and one or more partitions export multiple UUIDs in their manifests, then the returned count corresponds to the product of the number of partitions and the number of UUIDs exported by each partition.

# 6.3 Partition manager identification

Partition managers are identified in the Framework as described below.

- 1. A partition manager is identified by a globally unique 16-bit *ID*. This ID is not assigned to any another FF-A component in the system.
- 2. The ID value  $\theta$  is reserved for the Hypervisor as described in [4].
- 3. The ID values assigned to the SPMC and SPMD components are IMPLEMENTATION DEFINED. In v1.1 of the Framework, the IDs assigned to the SPMC and SPMD can be discovered through the FFA\_SPM\_ID\_GET interface (see 14.11 FFA\_SPM\_ID\_GET).

The Framework can be deployed on an Arm A-profile system that does not implement EL2. The ID value  $\theta$  is reserved for the OS kernel in this configuration.

Chapter 7 **Message passing** 

#### 7.1 Overview

The Firmware Framework defines a set of ABIs that enable synchronous and asynchronous message passing between FF-A components. A message exchange comprises the following phases.

- 1. Transmission of the message payload from the Sender to the Receiver. The mechanisms used by the Framework to transmit messages are described in 7.2 *Message transmission*.
- 2. Allocation of CPU cycles to the Receiver to process the message on a PE in the system. The type of message passing (synchronous or asynchronous) is governed by when the Receiver is allocated CPU cycles.
  - 1. Synchronous message passing is described in 7.1.2 *Direct messaging*.
  - 2. Asynchronous message passing is described in 7.1.1 *Indirect messaging*.
- 3. Message processing by the Receiver using the allocated cycles. The role of the Framework during message processing is described in the following sections.
  - 1. Chapter 8 Partition runtime models.
  - 2. Chapter 9 Interrupt management.

In any message exchange between two FF-A components, one or both partition managers validate and forward the message from the sender to the receiver. A partition manager is called the *Relayer* when it performs this role. In the absence of a Hypervisor, the SPMC is the only Relayer in the Framework. FF-A components in the Secure world participate in message passing as described below.

- 1. The SPMD forwards a message from an NS-Endpoint to the SPMC and vice-versa.
- 2. The SPMC forwards a message from the SPMD to its target S-Endpoint and vice-versa.
- 3. The SPMC forwards a message between any two S-Endpoints.
- 4. FF-A ABIs are used between the SPMC and a SP for sending and receiving messages when the SP resides in a separate exception level from the SPMC.
- 5. An IMPLEMENTATION DEFINED mechanism is used between the SPMC and a SP for sending and receiving messages when the SP resides in the same exception level as the SPMC.

#### 7.1.1 Indirect messaging

The asynchronous message passing method specified by the Framework is called Indirect messaging. In this method, the Sender does not relinquish control to the Receiver at the time of message transmission. Instead, the Relayer ensures that CPU cycles are subsequently allocated to the Receiver for message processing. Effectively, the Sender *Indirectly schedules* the Receiver on the same or a different PE via the Relayer. CPU cycle allocation is decoupled from message transmission. The Relayer requests the primary or secondary scheduler in a VM or Hypervisor to allocate CPU cycles to the Receiver for message processing on behalf of the Sender. The Sender could make progress concurrently with the Receiver if the latter is scheduled on a different PE. The Sender either polls for a response or is notified when a response from the Receiver is available.

In this version of the Framework, Indirect messaging is used only for message exchanges between endpoints. 7.3 *Indirect messaging usage* describes this method in detail. Figure 7.1 illustrates an example Indirect message exchange.




Figure 7.1: Example Indirect messaging flow

### 7.1.2 Direct messaging

The synchronous message passing method specified by the Framework is called Direct messaging. In this method, the Sender relinquishes control to the Receiver at the time of message transmission and blocks until its receives a response from the Receiver. Effectively, the Sender *directly schedules* the Receiver on the same PE where the message is transmitted by the Relayer. CPU cycle allocation is tightly coupled with message transmission.

This method is used for message exchanges between the following FF-A components.

- 1. An endpoint and a partition manager. These message exchanges are called *hypcalls* (also see 4.11 *Run-time state transitions*).
- 2. Between endpoints in the following non-exhaustive list of scenarios.
  - 1. The scheduler is not available. For example,
    - The system is booting and the primary scheduler has not been initialized yet.
    - It is not possible to communicate with the scheduler. For example, from EFI runtime services that run as a peer of the OS scheduler.
  - 2. The Receiver must be run on the same PE as the Sender.
- 7.4 Direct messaging usage describes this method in detail. Figure 7.2 illustrates this method.




Figure 7.2: Example Direct messaging flow

### 7.2 Message transmission

#### 7.2.1 Overview

Message payloads are exchanged between two FF-A components through general purpose registers and/or a single pair of shared memory regions to transmit and receive messages called *RX/TX buffers* (see also 7.2.2 *RX/TX buffers*).

- Direct messaging can use both these mechanisms along with the ABIs described in 7.1.2 Direct messaging.
- Indirect messaging must use only the RX/TX message buffers along with the ABIs described in 7.1.1 Indirect
  messaging.

The Framework defines a message as all information encoded in,

- The input parameter registers (w0-w7 or x0-x17) as per the applicable SMC calling convention in an FF-A ABI definition.
- 2. The RX/TX buffers if they are used in an FF-A ABI definition.

Each message has a header and a payload. The header describes properties of a message such as,

- · Type of message.
  - E.g., the *function ID* parameter in w0/x0.
- Source and target of the message.
  - E.g., the source and target endpoint parameters in w1 in FFA MSG SEND DIRECT REQ.
- Size of the message.
  - E.g., the *total length* parameter in w1 in FFA\_MEM\_SHARE.

The version of the message header and payloads is the same as the version of the Firmware Framework as returned by **FFA\_VERSION** (see 14.2 *FFA\_VERSION*).

The header is encoded in the parameter registers, RX/TX buffers or both. This depends upon the ABI definition. The Framework uses the message header to decide how it must handle the message. For example, in response to an FF-A ABI invocation, a partition manager decides if it must interpret the message payload.

There are two types of messages.

1. Messages with payloads that are defined by the Framework for example, memory management messages. They have the same definition in any implementation of a particular version of the Firmware Framework. Messages with these payloads are called **Framework messages**.

Framework message payloads can be interpreted by the Relayer, Sender and Receiver. They are used when:

- · Relayer participation is required to validate or modify message contents before delivery to the Receiver.
- The Hypervisor or SPM is the destination of the message payload. It processes the message and provides a response.

In this version of the Firmware Framework, Framework messages are exchanged only in the following scenarios.

- Between an endpoint and Hypervisor or SPM.
- Between the Hypervisor or SPM and an endpoint.
- Between the Hypervisor and SPM.
- Between the SPM and Hypervisor.
- Messages with payloads that are defined by the services implemented inside a partition. The format of these
  messages is specific to the service or partition implementation. Messages with these payloads are called
  Partition messages.

Partition message payloads are only interpreted by the Sender and Receiver endpoints. A Relayer validates the header information and uses it to route them correctly. Hence, by definition these messages are only exchanged between endpoints.

The relationship between message types (Framework and Partition), messaging method (Direct and Indirect) and message payload location (registers and RX/TX buffers) is summarized below and described in Table 7.1.

- Direct messaging is used to transmit both Framework and partition messages.
  - Framework messages can be transmitted in both RX/TX buffers and registers.
  - Partition messages can only be transmitted in registers.
- Indirect messaging is used to only transmit Partition messages in the RX/TX buffers.

Table 7.1: Combinations of messaging and message transmission mechanisms

Messaging method	Message type	Message payload location	FF-A ABI
Direct	Partition	Register	<ul><li>FFA_MSG_SEND_DIRECT_REQ.</li><li>FFA_MSG_SEND_DIRECT_REQ2.</li><li>FFA_MSG_SEND_DIRECT_RESP.</li></ul>
Direct	Partition	RX/TX	• Invalid usage.
Direct	Framework	Register	• Hypcalls.
Direct	Framework	RX/TX	• Hypcalls.
Indirect	Partition	Register	• Invalid usage.
Indirect	Partition	RX/TX	• FFA_MSG_SEND2.
Indirect	Framework	Register	• Invalid usage.
Indirect	Framework	RX/TX	• Invalid usage.

#### 7.2.2 RX/TX buffers

The guidance on this topic applies to physical partitions and logical partitions that reside in a different exception level from their partition manager. The use of RX/TX buffers between a logical partition that co-resides with its partition manager is IMPLEMENTATION DEFINED.

A RX/TX buffer pair is shared between two FF-A components at an FF-A instance.

- The FF-A component at the lower EL is the Consumer of the RX buffer and Producer of the TX buffer.
- The FF-A component at the higher EL is the *Producer* of the RX buffer and the *Consumer* of the TX buffer.

The endianness of all message payloads populated in the RX/TX buffers is *little-endian*.

In the Normal world,


- Each VM has a Non-secure buffer pair. It is shared with the Hypervisor and SPMC.
- The OS kernel has a Non-secure buffer pair. It is shared with the SPMC.
- The Hypervisor has a Non-secure buffer pair. It is shared with the SPMC.


In the Secure world,


• Each SP has a Secure buffer pair. It is shared with the SPMC.

• The SPM is split into the SPMD and SPMC components as described in 4.1 SPM architecture. In configurations where the SPMC resides in a separate Exception level from the SPMD (see Table 4.1), it is IMPLEMENTATION DEFINED whether the two SPM components share an RX/TX buffer pair.

These message buffer configurations are illustrated in Figure 7.3.












Figure 7.3: Configurations of RX/TX buffer pair between FF-A components

Mechanisms for message transmission through RX/TX buffers are described in 7.2.2.1 *Buffer-based message transmission*.

Mechanisms for discovery and setup of a RX/TX buffer pair are described in 7.2.2.2 Buffer setup.

Requirements for correctly mapping a RX/TX buffer pair in the translation regimes of both FF-A components at any FF-A instance are described in 7.2.2.3 *Buffer attributes*.

### 7.2.2.1 Buffer-based message transmission

### 7.2.2.1.1 Transmission of partition messages

The following common rules govern transmission of partition messages.

- 1. Partition messages are populated at the base of a TX or RX buffer as per the encoding described in Table 7.2.
- 2. The FFA\_MSG\_SEND2 ABI is used to transmit a partition message from the TX buffer of the Sender endpoint to the RX buffer of the Receiver endpoint.
- 3. A message is transmitted between VMs by copying it from the TX buffer of the Sender VM to the RX buffer of the Receiver VM. The message copy is done by the Hypervisor.

- 4. A message is transmitted between SPs by copying it from the TX buffer of the Sender SP to the RX buffer of the Receiver SP. The message copy is done by the SPMC.
- 5. A message is transmitted from a VM to a SP by copying it from the TX buffer of the Sender VM to the RX buffer of the Receiver SP. The invocation of FFA\_MSG\_SEND2 is forwarded by the Hypervisor to the SPMC. The message copy is done by the SPMC.
- 6. A message is transmitted from a SP to a VM by copying it from the TX buffer of the Sender SP to the RX buffer of the Receiver VM. The message copy is done by the SPMC.

In a configuration without the Hypervisor, ID  $\theta$  is assigned to the OS Kernel. It is used by a SP to send a partition message to the OS Kernel. The SPMC does not have a mechanism to detect the presence or absence of a Hypervisor. It is possible for an SP to use ID  $\theta$  to send a partition message to the Hypervisor. The SPMC copies the message from the TX buffer of the SP to the RX buffer shared between the Hypervisor and SPMC. The Hypervisor should cater for this scenario through an IMPLEMENTATION DEFINED mechanism.

Table 7.2: Encoding of a partition message

Field	Byte length	Byte offset	Description
Flags	4	_	• Bits[31:0]: Reserved for future use. MBZ and ignored.
Reserved (MBZ)	4	4	
Message Offset	4	8	<ul> <li>Offset from the beginning of the buffer to the start of message payload.</li> </ul>
Sender/Receiver IDs	4	12	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bits[31:16]: Sender endpoint ID.</li> <li>Bits[15:0]: Receiver endpoint ID.</li> </ul>
Message size	4	16	• Length of message in bytes in the RX buffer.

#### 7.2.2.1.2 Transmission of framework messages

The following common rules govern transmission of framework messages.

- 1. A message is transmitted from a VM to the Hypervisor in the TX buffer of the Sender VM.
- 2. A message is transmitted from the Hypervisor to a VM in the RX buffer of the Receiver VM.
- 3. A message is transmitted from a VM to the SPMC in two steps.
  - 1. It is transmitted from the VM to the Hypervisor in the TX buffer of the Sender VM.
  - 2. It is transmitted from the Hypervisor to the SPMC in the TX buffer of the Hypervisor. The Hypervisor copies it from the Sender VM's TX buffer to its TX buffer.
- 4. A message is transmitted from the SPMC to a VM in two steps.
  - 1. It is transmitted from the SPMC to the Hypervisor in the RX buffer of the Hypervisor.
  - 2. It is transmitted from the Hypervisor to the VM in the RX buffer of the Receiver VM. The Hypervisor copies it from its RX buffer to the Receiver VM's RX buffer.
- 5. A message is transmitted from a SP to the SPMC in the TX buffer of the Sender SP.
- 6. A message is transmitted from the SPMC to a SP in the RX buffer of the Receiver SP.

- 7. A message is transmitted from the Hypervisor to the SPMC in the TX buffer of the Hypervisor.
- 8. A message is transmitted from the SPMC to the Hypervisor in the RX buffer of the Hypervisor.
- 9. Transmission of framework messages from a SP to the Hypervisor or a NS-endpoint is not supported in this version of the Framework.

Framework messages are transmitted as described above in invocations of the following ABIs.

- 1. FFA MEM DONATE
- 2. FFA MEM LEND
- 3. FFA\_MEM\_SHARE
- 4. FFA\_MEM\_RETRIEVE\_REQ
- 5. FFA\_MEM\_RETRIEVE\_RESP
- 6. FFA\_MEM\_RELINQUISH
- 7. FFA RXTX MAP
- 8. FFA\_PARTITION\_INFO\_GET

#### 7.2.2.2 Buffer setup

This version of the Framework enables setup of RX/TX buffer pairs between FF-A components as per the following rules.

1. Allocation of a buffer pair for an endpoint can be done by the endpoint or its partition manager.

In the former case, the endpoint allocates the buffer pair and uses FFA\_RXTX\_MAP ABI (see 14.6 FFA\_RXTX\_MAP) to map it in the partition manager's translation regime.

In the latter case,

- 1. The partition manager manages a stage of address translation in the translation regime of the endpoint as described in 4.1 *SPM architecture*.
- 2. The endpoint requests buffer allocation in its manifest by specifying their base addresses (as IPAs or VAs) and size as described in 5.2.1 *Partition manifest*.
- 3. The partition manager maps the buffer pair in the stage of translation regime it manages on behalf of the endpoint and its own translation regime.

If the endpoint is a VM, in both cases, the Hypervisor uses the FFA\_RXTX\_MAP ABI to map the buffer pair in the SPMC's translation regime as well.

- 2. The Hypervisor allocates the buffer pair it shares with the SPM. It uses the FFA\_RXTX\_MAP ABI to map this buffer pair in the SPMC's translation regime.
- 3. Buffer pairs shared between the SPMC and a SP are not visible to an FF-A component in the Normal world.
- 4. An endpoint uses the FFA\_RXTX\_UNMAP ABI (see 14.7 FFA\_RXTX\_UNMAP) to unmap the buffer pair from the partition manager's translation regime.
  - If the endpoint is a VM, the Hypervisor uses the FFA\_RXTX\_UNMAP ABI to unmap the buffer pair from the SPMC's translation regime as well.
- 5. The Hypervisor uses the FFA\_RXTX\_UNMAP ABI to unmap the buffer pair it shares with the SPMC from the SPMC's translation regime.

Figure 7.4 illustrates an example RX/TX buffer setup where the:

- SPM allocates the buffer pair on behalf of the SP.
- Hypervisor registers its buffer pair with the SPM.
- VM allocates and registers its buffer pair with the Hypervisor and SPM.
- VM unregisters its buffer pair with the Hypervisor and SPM.




Figure 7.4: RX/TX Buffer setup

#### 7.2.2.3 Buffer attributes

Endpoints and partition managers must ensure that buffer pairs are setup with attributes that follow the rules listed below.

- 1. The size of the RX and TX buffers in a pair are the same and a multiple of the larger translation granule size used by the FF-A components at an FF-A instance.
- 2. The alignment of the RX and TX buffers in a pair is equal to the larger translation granule size used by the FF-A components at an FF-A instance (see also 4.6 Memory granularity and alignment).
- 3. An endpoint discovers the minimum size and alignment boundary for the RX/TX buffers by passing the function ID of the FFA\_RXTX\_MAP ABI as input in the FFA\_FEATURES interface (see 14.3 FFA\_FEATURES).
- 4. All buffer pairs are mapped with the following memory region attributes in all stages of a translation regime in the system.
  - · Normal memory.
  - Write-Back Cacheable.
  - · Non-transient Read-Allocate.
  - Non-transient Write-Allocate.
  - · Inner Shareable.
  - Memory used for buffer pairs shared between an SP and SPMC must be mapped as Secure memory.
  - Memory used for buffer pairs shared between a Normal world FF-A component and the SPMC must be mapped as Non-secure memory.
  - Table 7.3 describes the minimum permission requirements of RX/TX buffer.

Table 7.3: RX/TX buffer minimum permission requirements

Buffer Type	Producer	Consumer	Description
RX	RW, XN	RO, XN	<ul> <li>Producer must have write access to populate message payload.</li> <li>Consumer must have at least read access to read message payload.</li> </ul>
TX	RW, XN	RO, XN	<ul> <li>Producer must have Write-access to populate message payload.</li> <li>Consumer must have at least read access to copy the message payload to the target RX buffer.</li> <li>Consumer must also have Write- access to modify message payload if required.</li> </ul>

#### 7.2.2.3.1 Coherency requirements

A buffer pair could be accessed with different memory region attributes from the translation regime of the Producer and Consumer, if address translation is disabled in one of them.

To avoid memory coherency issues in this scenario, the FF-A component that has address translation disabled must perform cache maintenance on the buffer in scenarios listed in Table 7.4. The cache maintenance must ensure that the buffer contents at any intermediate cache levels are not out of sync with the buffer contents at the *Point of coherence* (see [5]).

- As a Producer, this must be done before the Consumer reads the buffer (see 7.2.2.4 Buffer synchronization).
- As a Consumer, this must be done before reading the buffer populated by the Producer.

Table 7.4: RX/TX buffer cache maintenance requirements

Config No.	Address translation in Producer	Address translation in Consumer	Cache maintenance required
1.	Disabled	Disabled	No
2.	Disabled	Enabled	Yes
3.	Enabled	Disabled	Yes
4.	Enabled	Enabled	No

### 7.2.2.4 Buffer synchronization

The RX and TX buffers are written to by a Producer and read by a Consumer as described in Table 7.5. Concurrent accesses to these buffers from both entities on either side of an FF-A instance must be synchronized to preserve the integrity of their contents.

Table 7.5: Producers and Consumers of RX/TX buffers

Buffer Type	Producers	Consumers
VM RX	Hypervisor, SPMC	VM
VM TX	VM	Hypervisor, SPMC
OS Kernel RX	SPMC	OS Kernel
OS Kernel TX	OS Kernel	SPMC
SP RX	SPMC	SP
SP TX	SP	SPMC
Hypervisor RX	SPMC	Hypervisor
Hypervisor TX	Hypervisor	SPMC

#### 7.2.2.4.1 Buffer states and ownership

The Framework defines buffer states and ownership rules that must be followed by the Producer and Consumer of each buffer.

- Each buffer is either in *empty* or *full* (has a message in it) states at any given time. This state must be tracked internally by the Producer and Consumer using an IMPLEMENTATION DEFINED mechanism.
- A buffer is in the *empty* state immediately after being mapped in both the Producer and Consumer's translation regimes.
- The Producer of a buffer owns it when it is empty.
- The Consumer of a buffer owns it when it is full.
- The Producer writes to the buffer when it is empty.
- The Consumer reads from the buffer when it is full.

#### 7.2.2.4.2 Transfer of buffer ownership

After a Producer has written to a buffer, it must transfer its ownership to the Consumer for reading the message. Equally, the Consumer must transfer ownership back to the Producer after it has read the message. This is done as per the rules stated below.

- 1. Ownership transfer for the TX buffer takes place as follows.
  - 1. For a partition message,
    - An invocation of the FFA\_MSG\_SEND2 ABI transfers the ownership from the Producer to the Consumer.
    - Completion of an FFA\_MSG\_SEND2 ABI invocation transfers the ownership from the Consumer to the Producer.
  - 2. For a framework message,
    - An invocation of an FF-A ABI that uses the TX buffer of the caller transfers the ownership from the Producer to the Consumer. In this version of the Framework, the following memory management ABIs use the TX buffer.
      - FFA\_MEM\_DONATE.
      - FFA\_MEM\_LEND.
      - FFA\_MEM\_SHARE.
      - FFA\_MEM\_RETRIEVE\_REQ.
      - FFA\_MEM\_RELINQUISH.
      - FFA\_MEM\_FRAG\_TX.
    - 2. Completion of an FF-A ABI that uses the TX buffer of the caller transfers the ownership from the Consumer to the Producer.
- 2. Ownership transfer for the RX buffer takes place as follows.
  - 1. For a partition message,
    - 1. Completion of an FFA\_NOTIFICATION\_GET ABI invocation by the Consumer, that signals the *RX buffer full notification*, transfers the ownership from the Producer to the Consumer. Also see 10.8.1 *RX buffer full notification*.
  - 2. For a framework message,
    - 1. Completion of the FFA\_PARTITION\_INFO\_GET ABI transfers the ownership of the caller's RX buffer from the Producer to the Consumer.
    - 2. An invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI uses the RX buffer of the callee and transfers the ownership from the Producer to the Consumer.
  - 3. For both types of messages, an invocation of the following FF-A ABIs transfers the ownership from the Consumer to the Producer.
    - 1. FFA\_MSG\_WAIT.

#### 2. FFA\_RX\_RELEASE.

#### 7.2.2.4.3 Management of buffer ownership between Hypervisor and SPMC

Both the Hypervisor and SPMC are producers of a VM's RX buffer. They could both contend for the buffer in certain scenarios. For example, the Hypervisor transmits a message from VM0 to VM1 and the SPMC transmits a message from SP0 to VM1 simultaneously.

The Framework defines the FFA\_RX\_ACQUIRE ABI to solve this contention as described below. Also see 14.4 *FFA\_RX\_ACQUIRE*.

- 1. A VM's RX buffer is owned by the SPMC after it is mapped into its translation regime (see 7.2.2.2 Buffer setup).
- 2. The Hypervisor uses FFA\_RX\_ACQUIRE ABI to acquire ownership of a VM's RX buffer from the SPMC, prior to writing to the buffer.
- 3. The VM transfers ownership of its RX buffer to the Hypervisor as described in 7.2.2.4.2 *Transfer of buffer ownership*.
- 4. The Hypervisor uses FFA\_RX\_RELEASE ABI to relinquish ownership of the VM's RX buffer to the SPMC.

The Hypervisor does not need to acquire and release ownership of a VM's RX buffer if the SPMC does not implement the FFA\_RX\_ACQUIRE ABI. For example, in a scenario where no SP supports Indirect messaging.

#### **Implementation Note**

A buffer could be shared among multiple Producers, Consumers, and multiple instances of the same Producer and Consumer (also see Table 7.5). Both the Producers and the Consumers must use an IMPLEMENTATION DEFINED synchronization mechanism to protect the buffer from concurrent accesses that are internal to them. A Producer or Consumer could implement additional states internally to prevent concurrent accesses. Such states are outside the scope of this version of the Firmware Framework.

For example, multiple instances of the SPM will run concurrently on different PEs. As the Producer for an RX buffer or as a Consumer for a TX buffer, the SPM could use a spinlock to protect each buffer from accesses made concurrently by its own instances.

### 7.3 Indirect messaging usage

### 7.3.1 Discovery and setup

An endpoint that can receive partition messages through Indirect messaging must specify this property in its manifest (see 5.2.1 *Partition manifest*). The scheduler that runs this endpoint can discover its presence and the number of execution contexts it implements through the following mechanisms.

- 1. Via an FF-A partition discovery mechanism. See 6.2 Partition discovery.
- 2. An IMPLEMENTATION DEFINED mechanism for example, Device tree.

Any endpoint can send a Indirect partition message to another endpoint by using the FFA\_MSG\_SEND2 ABI. In version 1.0 of the Framework, only VMs are allowed to send and receive messages through Indirect messaging. Also see 20.5 Legacy Indirect messaging usage.

#### 7.3.2 Message delivery

The Framework defines the FFA\_MSG\_SEND2 interface to transmit a partition message from the TX buffer of a Sender to the RX buffer of a Receiver and inform the scheduler that the Receiver must be run. 16.1 FFA\_MSG\_SEND2 describes the FFA\_MSG\_SEND2 ABI. 7.2.2.1.1 Transmission of partition messages describes how an Indirect message is transmitted from the Sender to the Receiver through this interface.

### 7.3.3 Scheduling the Receiver

The Relayer informs the primary scheduler that the Receiver has a message in its RX buffer and must be scheduled. The primary scheduler either runs the Receiver itself or informs the secondary scheduler responsible for running the Receiver.

In this version of the Framework, the Relayer and schedulers use a Framework notification for performing these actions. See Chapter 10 *Notifications* & 10.8.1 *RX buffer full notification* for details.

Once the Receiver starts processing the message after a scheduling decision, the runtime model presented to it by its partition manager is described in Chapter 8 Partition runtime models.

# 7.4 Direct messaging usage

A Sender uses Direct messaging as an equivalent of invoking a procedure or function in the Receiver. The Receiver executes the function and returns the results through another Direct message.

- For Framework messages, execution of the function in the Hypervisor or SPM runs to completion from the perspective of the Sender.
- For Partition messages, execution of the function in an endpoint could run to completion or be preempted by interrupts and subsequently resumed one or more times. In the latter case, the Framework is responsible for resuming function execution.

The following ABIs are used to implement Direct messaging between a Sender and Receiver endpoint. Also see 8.3 *Runtime model for Direct request ABIs*.

- FFA\_MSG\_SEND\_DIRECT\_REQ & FFA\_MSG\_SEND\_DIRECT\_REQ2. These interfaces are used by a Sender to send a request message payload to a Receiver, allocate CPU cycles to the Receiver and wait for a response to arrive. Collectively, they are referred to as *Direct request ABIs*. Also see:
  - 16.2 FFA\_MSG\_SEND\_DIRECT\_REQ.
  - 16.4 FFA\_MSG\_SEND\_DIRECT\_REQ2.
- FFA\_MSG\_SEND\_DIRECT\_RESP. This interface is used by a Receiver to send a response message payload to a Sender, return CPU cycles to the Sender and wait for a new message to arrive. Also see 16.3 FFA MSG\_SEND\_DIRECT\_RESP.
- FFA\_INTERRUPT. This interface is used by the Relayer to inform the Sender that Direct message processing in the Receiver was preempted (also see 9.3 Physical interrupt actions).
- FFA\_RUN. This interface is used by the Sender to resume a preempted Receiver.

### 7.4.1 Discovery and setup

An endpoint could be capable of sending and/or receiving Direct messages. A messages or both. A Sender of Direct requests must be able to receive Direct responses. A Receiver of Direct requests must be able to send Direct responses.

The ability to send or receive Direct messages must be specified,

- In the manifest of a physical endpoint or a logical endpoint that is not co-resident with its partition manager in the same exception level (see Table 5.1 in 5.2.1 *Partition manifest*).
- In an IMPLEMENTATION DEFINED manner for a logical endpoint that is co-resident with its partition manager in the same exception level.

If an endpoint is able to send Direct requests, presence of support for each Direct request ABI must be specified in the manifest so that properties of this partition w.r.t Direct messaging can be populated as specified in Table 6.1 in an invocation of an FF-A discovery ABI.

In a Direct message exchange, an execution context of the Receiver must be available on the same PE as the Sender to receive and process the message. To fulfill this requirement, the Receiver must make one of the following implementation choices.

- The Receiver is implemented as a **UP** endpoint. This enables the SPMC or Hypervisor to migrate the endpoint execution context to the PE on which a Direct messaging request is made.
- The Receiver is implemented as a **MP** endpoint. In this case, the number of execution contexts that the endpoint implements must be equal to the number of PEs in the system. Each execution context must be pinned to a PE at system boot. This enables the SPMC or Hypervisor to guarantee availability of an endpoint execution context for Direct messages on the same PE as the Sender.

This implementation choice is applicable to,

- A physical endpoint.
- A logical endpoint that is not co-resident with its partition manager in the same exception level.

It must be specified in the manifest of the endpoint (see Table 5.1 in 5.2.1 Partition manifest).

A partition manager or a logical endpoint that is co-resident with its partition manager in the same exception level can be recipients of Direct messages as well. The Framework assumes that they are implemented as per the constraints applicable to an MP endpoint i.e.

- It must have as many execution contexts as PEs in the system.
- Each execution context runs only on the PE where it was initialized during boot. Hence, it can be considered to be *pinned* to that PE.

A partition manager can discover the properties of an endpoint it manages through the endpoint manifest. It can discover the properties of endpoints it does not manage via an FF-A discovery mechanism (see 6.2 Partition discovery). An endpoint could use the same mechanism to determine properties of other endpoints as well.

### 7.4.2 Message delivery and Receiver execution

The Framework uses the Direct messaging ABIs to transmit,

- 1. Direct partition messages between a pair of Sender and Receiver endpoints.
- 2. Direct framework messages between,
  - 1. The SPMD and SPMC.
  - 2. The SPMC and an SP
  - 3. The Hypervisor and an SP

See the following sections for more details.

- 20.3.4 Power Management messages.
- 20.4 VM availability signaling.
- 14.2.3.2 Version discovery between Normal world and SPMC.

The Relayers fulfil the following responsibilities:

- 1. Validate the header of a request and a response message.
- 2. A request or response message is sent only by an endpoint that is allowed to send that message type.
- 3. An NS-Endpoint cannot send a response message to an S-Endpoint.
- 4. An S-Endpoint cannot send a request message to an NS-Endpoint.

A request message is delivered as follows.

- 1. The partition manager of the Receiver endpoint delivers the message to an execution context of the Receiver endpoint if,
  - 1. It supports receipt of Direct request messages.
  - 2. The execution context is in a *waiting* state.
  - 3. The execution context can be run on the physical PE where the request message was received by the partition manager.

The message is delivered by the partition manager as described below.

- 1. A Hypervisor delivers the message to the Receiver VM by invoking this ABI with the ERET conduit at the Non-secure virtual FF-A instance.
- 2. An SPMC delivers the message to the Receiver SP as follows,
  - 1. An EL3 SPMC delivers the message by invoking this ABI with the ERET conduit at the,
    - 1. Secure physical FF-A instance for a logical Receiver SP in S-EL1.
    - 2. Secure virtual FF-A instance for a physical Receiver SP in S-EL0.

- 2. A S-EL2 or S-EL1 SPMC delivers the message by invoking this ABI with the ERET conduit at the Secure virtual FF-A instance for a physical Receiver SP in S-EL0 or S-EL1.
- 3. An SPMC delivers the message to a co-resident logical SP through an IMPLEMENTATION DEFINED mechanism.
- 4. The SPMD (in a configuration without the EL3 SPMC) delivers the message to a co-resident EL3 LSP through an IMPLEMENTATION DEFINED mechanism.
- 2. If the partition managers for the Sender and Receiver endpoints are different, the message is forwarded by the former to the latter as described below:
  - 1. If the Sender of the message is a VM and the Receiver is an S-Endpoint, the message is forwarded to the SPMD by invoking this ABI at the Non-secure physical FF-A instance with the SMC conduit.
  - 2. The SPMD forwards a message to the S-EL2 or S-EL1 SPMC if it is targeted to a S-Endpoint managed by them. This is done by invoking this ABI at the Secure physical FF-A instance with the ERET conduit.
  - 3. The SPMD forwards a message targeted to a S-Endpoint managed by the EL3 SPMC through an IMPLEMENTATION DEFINED mechanism.
  - 4. If the Sender of the message is an S-Endpoint managed by the S-EL2 or S-EL1 SPMC and the receiver is an EL3 LSP, the SPMC forwards the message to the SPMD by invoking this ABI at the Secure physical FF-A instance with the SMC conduit.

The Receiver of the original request message is the Sender of the response message. The Sender of the original request message is the Receiver of the response message. The response message is delivered as follows.

- 1. The partition manager of the Receiver endpoint delivers the message to an execution context of the Receiver endpoint if,
  - 1. The execution context is the one that sent the request message.
  - 2. The execution context is in a *blocked* state.
  - 3. The execution context can be run on the physical PE where the response message was received by the partition manager.

The responsibilities of each partition manager are listed below:

- 1. A Hypervisor delivers the message to the Receiver VM by invoking this ABI with the ERET conduit at the Non-secure virtual FF-A instance.
- 2. The SPM delivers the message to the Receiver SP as follows,
  - 1. An EL3 SPMC delivers the message by invoking this ABI with the ERET conduit at the,
    - 1. Secure physical FF-A instance for a logical Receiver SP in S-EL1.
    - 2. Secure virtual FF-A instance for a physical Receiver SP in S-EL0.
  - 2. A S-EL2 or S-EL1 SPMC delivers the message by invoking this ABI with the ERET conduit at the Secure virtual FF-A instance for a physical Receiver SP.
  - 3. The SPMC delivers the message to a co-resident LSP through an IMPLEMENTATION DEFINED mechanism.
  - 4. The SPMD (in a configuration without the EL3 SPMC) delivers the message to a co-resident EL3 LSP through an IMPLEMENTATION DEFINED mechanism.
- 2. If the partition managers for the Sender and Receiver endpoints are different, the message is forwarded by the former to the latter as described below:
  - 1. If the Sender of the message is an S-Endpoint managed by the S-EL2 or S-EL1 SPMC and the Receiver is an NS-Endpoint or an EL3 LSP, the SPMC forwards the message to the SPMD by invoking this ABI at the Secure physical FF-A instance with the SMC conduit.

- 2. If the Sender of the message is an S-Endpoint managed by the EL3 SPMC and the Receiver is an NS-Endpoint, the message is forwarded to the SPMD through an IMPLEMENTATION DEFINED mechanism.
- The SPMD forwards a message to an NS-Endpoint by invoking this ABI at the Secure physical FF-A instance with the ERET conduit.

Figure 7.5 illustrates an example flow in which a VM sends a Direct message to an SP through the FFA\_MSG\_SEND\_DIRECT\_REQ interface. The SP processes the messages and returns the results using the FFA\_MSG\_SEND\_DIRECT\_RESP interface.

Hypcalls are used to exchange Direct framework messages between an endpoint and a partition manager.




Figure 7.5: Example Direct message exchange between a VM and SP

Figure 7.6 illustrates an example flow in which an EL3 LSP sends a Direct request message to an SP managed by the S-EL2 or S-EL1 SPMC through the *FFA\_MSG\_SEND\_DIRECT\_REQ* interface. The SP processes the messages and returns the results using the *FFA\_MSG\_SEND\_DIRECT\_RESP* interface.

# Chapter 7. Message passing 7.4. Direct messaging usage




Figure 7.6: Example EL3 LSP Messaging Sequence

### 7.5 Compliance requirements

This section describes the compliance requirements that must be met by an FF-A message passing implementation. These requirements specify ABIs and conduits that must be implemented at a relevant FF-A instance to correctly support a message passing mechanism.

#### 7.5.1 Compliance requirements for Direct messaging

Compliance requirements for Direct messaging depend upon the location of the message Sender and Receiver relative to each other. These are described below.

- 1. Sender and Receiver are at adjacent exception levels.
  - 1. Sender is at the higher exception level.
    - 1. Sender implements the FFA\_MSG\_SEND\_DIRECT\_REQ and/or FFA\_MSG\_SEND\_DIRECT\_REQ2 ABI with the ERET conduit to send a request message to the Receiver.
    - Receiver implements the FFA\_MSG\_SEND\_DIRECT\_RESP ABI with the SMC, HVC or SVC conduit to send a response message to the Sender. The choice of conduit depends upon the FF-A instance where the message exchange takes place. Also see 4.4 Conduits.
  - 2. Sender is at the lower exception level.
    - Sender implements the FFA\_MSG\_SEND\_DIRECT\_REQ and/or FFA\_MSG\_SEND\_DIRECT\_REQ2
       ABI with the SMC, HVC or SVC conduit to send a request message to the Receiver. The choice of
       conduit depends upon the FF-A instance where the message exchange takes place. Also see 4.4
       Conduits.
    - Receiver implements the FFA\_MSG\_SEND\_DIRECT\_RESP ABI with the ERET conduit to send a response message to the Sender.
- 2. Sender and Receiver are not at adjacent exception levels.
  - Sender implements the FFA\_MSG\_SEND\_DIRECT\_REQ and/or FFA\_MSG\_SEND\_DIRECT\_REQ2
     ABI with the SMC, HVC or SVC conduit to send a request message to the Receiver. The choice
     of conduit depends upon the FF-A instance where the message exchange takes place. Also see 4.4
     Conduits.
  - 2. Sender implements the FFA\_MSG\_SEND\_DIRECT\_RESP ABI with the ERET conduit to receive a response message from the Receiver.
  - 3. Receiver implements the FFA\_MSG\_SEND\_DIRECT\_REQ and/or FFA\_MSG\_SEND\_DIRECT\_REQ2 ABI with the ERET conduit to receive a request message from the Sender.
  - 4. Receiver implements the FFA\_MSG\_SEND\_DIRECT\_RESP ABI with the SMC, HVC, or SVC conduit to send a response message to the Sender. The choice of conduit depends upon the FF-A instance where the message exchange takes place. Also see 4.4 *Conduits*.
  - Relayer (Hypervisor) at the Non-secure physical instance implements the FFA\_MSG\_SEND\_DIRECT\_REQ and/or FFA\_MSG\_SEND\_DIRECT\_REQ2 ABI with the SMC conduit to forward a request message from a VM to an SP.
  - 6. Relayer (Hypervisor) at the Non-secure physical instance implements the FFA\_MSG\_SEND\_DIRECT\_RESP ABI with the ERET conduit to forward a response message from an SP to a VM.
  - Relayer (S-EL2 or S-EL1 SPMC) at the Secure physical instance implements the FFA\_MSG\_SEND\_DIRECT\_RE
    and/or FFA\_MSG\_SEND\_DIRECT\_REQ2 ABI with the ERET conduit to forward a request message
    from a VM to an SP.
  - 8. Relayer (S-EL2 or S-EL1 SPMC) at the Secure physical instance implements the FFA\_MSG\_SEND\_DIRECT\_RE ABI with the SMC conduit to forward a response message from an SP to a VM.

#### 7.5.2 Compliance requirements for Indirect messaging

Compliance requirements for Indirect messaging depend upon the role of a participating FF-A component in message transmission. These are described below.

- 1. Sender endpoint implements the FFA\_MSG\_SEND2 ABI with the SMC, HVC or SVC conduit to send a message populated in its TX buffer to the Receiver. The choice of conduit depends upon the FF-A instance where the ABI is invoked. Also see 4.4 *Conduits*.
- 2. The Scheduler implements the following FF-A ABIs and features to schedule a Receiver endpoint to process a message in its RX buffer.
  - Support for the Schedule receiver interrupt (see 10.5 Notification signaling) and the FFA\_NOTIFICATION\_INFO\_ ABI with the SMC conduit at the Non-secure physical FF-A instance and the SMC or HVC conduits at the Non-secure virtual FF-A instance. Also see 10.7 Compliance requirements.
  - 2. If the Receiver endpoint is scheduled with the partition runtime model for FFA\_MSG\_SEND\_DIRECT\_REQ, support for Direct messaging is implemented as a Sender when the Receiver is not at the adjacent exception level as specified in 7.5.1 *Compliance requirements for Direct messaging*.
  - 3. If the Receiver endpoint is scheduled with the partition runtime model for FFA\_RUN, support for this runtime model is implemented as specified below,
    - 1. FFA\_RUN ABI with the SMC conduit at the Non-secure physical or the SMC or HVC conduit at Non-secure virtual FF-A instance.
    - 2. FFA\_MSG\_WAIT ABI with the ERET conduit at the Non-secure physical or virtual FF-A instance.
    - 3. FFA\_MSG\_YIELD ABI with the ERET conduit at the Non-secure physical or virtual FF-A instance.
- 3. Receiver endpoint implements support for,
  - 1. The RX buffer full notification (see 10.8.1 RX buffer full notification). Also see 10.7 Compliance requirements.
  - 2. The FFA\_MSG\_WAIT ABI with the SMC, HVC or SVC conduit, if it is scheduled with the partition runtime model for FFA\_RUN (see 8.2 *Runtime model for FFA\_RUN*). The choice of conduit depends upon the FF-A instance where the ABI is invoked. Also see 4.4 *Conduits*.
  - 3. Direct messaging as a Receiver when the Sender is not at the adjacent exception level as specified in 7.5.1 *Compliance requirements for Direct messaging*. This is applicable if it is scheduled with the partition runtime model for FFA\_MSG\_SEND\_DIRECT\_REQ (see 8.3 *Runtime model for Direct request ABIs*).
- 4. Relayers implement support for the FFA\_RX\_ACQUIRE ABI (see 14.4 FFA\_RX\_ACQUIRE) if both a VM and an SP send Indirect messages to another VM. This is described below.
  - 1. The Hypervisor implements this ABI with the SMC conduit at the Non-secure physical instance.
  - 2. A S-EL2 or S-EL1 SPMC implements this ABI with the ERET conduit at the Secure physical instance.

# Chapter 8

# **Partition runtime models**

#### 8.1 Overview

The runtime model of an endpoint describes the transitions its execution contexts are permitted to make between states post CPU cycle allocation.

- The states are described in 4.10 *Run-time states*.
- The state transitions are described in 4.11 Run-time state transitions.

The Framework specifies the following mechanisms to allocate CPU cycles to an endpoint execution context.

- 1. The FFA\_RUN interface is used to allocate CPU cycles to an execution context of an endpoint for message processing. The runtime model for this execution context is described in 8.2 *Runtime model for FFA\_RUN*.
- 2. The Direct request interfaces are used to allocate CPU cycles to an execution context of an endpoint for message processing. The runtime model for this execution context is described in 8.3 *Runtime model for Direct request ABIs*.
- 3. A Secure interrupt targeted to a SP preempts the Normal world. The SPMC runs an SP execution context in the *waiting* state for handling the Secure interrupt. The runtime model for this execution context is described in 8.4 Runtime model for Secure interrupt handling. Also see 9.2.1 Secure interrupt signaling mechanisms.
- 4. The SPMC runs an SP execution context to initialize the SP during boot. The runtime model for this execution context is described in 8.5 *Runtime model for SP initialization*.

The following common rules and guidelines govern the use of runtime models in the Framework.

1. An endpoint execution context in the *running* state could use Direct request ABIs to call into another endpoint execution context. This sequence could be repeated for any number of times. All endpoint execution contexts in the sequence become a part of a *call chain*. Also see 9.2.3 *CPU cycle allocation modes*.

The Framework specifies rules in the applicable runtime models to prevent *loops* forming in a call chain i.e. an endpoint execution context allocates cycles to another endpoint execution context which is already a part of the call chain.

- 2. The partition manager of an endpoint applies a runtime model,
  - 1. From when the endpoint execution context transitions from the waiting to the running state.
  - 2. To when the endpoint execution context next transitions from the *running* to the *waiting* state.

The endpoint execution context could enter the *blocked* and *preempted* states multiple times before entering the *waiting* state to return control back to its partition manager.

- 3. An endpoint execution context can invoke hypcalls in all runtime models.
- 4. The partition manager returns *DENIED* as the error code, if an invalid transition is attempted by an endpoint execution context.
- 5. The partition manager returns *DENIED* as the error code, if a valid transition is attempted by an endpoint execution context that will result in a *loop* in the call chain.

### 8.2 Runtime model for FFA\_RUN

Figure 8.1 illustrates the state machine specified by the runtime model presented to an endpoint execution context that is allocated CPU cycles through the FFA\_RUN interface. Rules that govern this runtime model are listed below.

- It can use the Direct request ABIs to send a message and allocate CPU cycles to any endpoint execution context apart from those in a call chain that leads to the currently running endpoint execution context. The execution context enters the *blocked* state.
- 2. It can use the smc(FFA\_RUN) transition to allocate CPU cycles to any endpoint execution context apart from those in a call chain that leads to the currently running endpoint execution context. The execution context enters the *blocked* state.
- 3. It cannot use the smc(FFA\_MSG\_SEND\_DIRECT\_RESP) transition to send a message, relinquish control back to any endpoint and enter the *waiting* state.
- 4. It uses the smc(FFA\_MSG\_WAIT) transition to relinquish control back to the endpoint execution context that allocated CPU cycles to it and enter the *waiting* state. For example, to signal completion of message processing.
- 5. It uses the smc(FFA\_YIELD) transition to relinquish control back to the endpoint execution context that allocated CPU cycles to it and enter the *blocked* state. For example, to wait until an internal lock is available.




Figure 8.1: State machine for runtime model with FFA RUN

### 8.3 Runtime model for Direct request ABIs

Figure 8.2 illustrates the state machine specified by the runtime model presented to an endpoint execution context that is allocated CPU cycles through the Direct request interfaces. Rules that govern this runtime model are listed below.

- It can use the Direct request interfaces to send a message and allocate CPU cycles to any endpoint execution context apart from those in a call chain that leads to the currently running endpoint execution context. The execution context enters the *blocked* state.
- 2. It can use the smc(FFA\_RUN) transition to allocate CPU cycles to any endpoint execution context apart from those in a call chain that leads to the currently running endpoint execution context. The execution context enters the *blocked* state.
- 3. It can use the smc(FFA\_YIELD) transition to relinquish control back to the endpoint execution context that allocated CPU cycles to it and enter the *blocked* state. For example, to wait until an internal lock is available.
- 4. It uses the smc(FFA\_MSG\_SEND\_DIRECT\_RESP) transition to return a response and relinquish control to the endpoint execution context that allocated CPU cycles to it and enter the *waiting* state. For example, to signal completion of message processing.
  - It cannot use the smc(FFA\_MSG\_SEND\_DIRECT\_RESP) transition to relinquish control back to any other endpoint execution context apart from the one that allocated CPU cycles to it and enter the *waiting* state.
- 5. It cannot use the smc(FFA\_MSG\_WAIT) transition to relinquish control back to any endpoint and enter the *waiting* state.




Figure 8.2: State machine for runtime model with Direct request ABIs

### 8.4 Runtime model for Secure interrupt handling

Figure 8.3 illustrates the state machine specified by the runtime model presented to an endpoint execution context that is allocated CPU cycles by its partition manager to handle a Secure interrupt. Rules that govern this runtime model are listed below.

- 1. This runtime model is only applicable to interrupts that are signaled to an SP execution in the *waiting* state. This is described in 9.2.1 *Secure interrupt signaling mechanisms*.
- 2. It uses the smc(FFA\_MSG\_WAIT) transition to relinquish control back to its partition manager and enter the *waiting* state after handling the interrupt.
- 3. It can use the smc(FFA\_YIELD) transition to relinquish control back to its partition manager and enter the *blocked* state. For example, to wait until an internal lock is available.
- 4. It can use the Direct request ABIs to send a message and allocate CPU cycles to any SP. The execution context enters the *blocked* state.
- 5. It cannot use the smc(FFA\_MSG\_SEND\_DIRECT\_RESP) transition to send a message, relinquish control to any endpoint and enter the *waiting* state as it was scheduled by its partition manager.
- 6. It can use the smc(FFA\_RUN) transition to resume a request that was made earlier through a Direct request ABI. The target of the smc(FFA\_RUN) transition is in a *preempted* state. The calling execution context enters the *blocked* state.

If a Secure interrupt is handled by an SP execution context in the *running*, *blocked* or *preempted* states, the existing runtime model of the execution context is preserved. For example,

- The SPMC could signal a Secure interrupt to a S-EL1 SP in the *running* state under the runtime model for Direct request ABIs. The runtime model of the SP does not change during interrupt handling.
- The SPMC could signal a Secure interrupt to a S-EL1 SP in the *running* state under the runtime model for Secure interrupt handling. This implies that another Secure interrupt is signaled to the SP while it is already handling another Secure interrupts. The runtime model of the SP does not change during interrupt handling.

Also see Chapter 9 Interrupt management.




Figure 8.3: State machine for runtime model with Secure interrupt handling

#### 8.5 Runtime model for SP initialization

Figure 8.4 illustrates the state machine specified by the runtime model presented to a SP execution context that is allocated CPU cycles by the SPMC to initialize its state. Rules that govern this runtime model are listed below.

- 1. It can use the Direct request ABIs to send a message and allocate CPU cycles to any SP execution context that has already been initialized. The execution context enters the *blocked* state.
- 2. It uses the smc(FFA\_MSG\_WAIT) transition to signal successful initialization to the SPMC and enter the *waiting* state.
- 3. It uses the smc(FFA\_ERROR) transition to signal failed initialization to the SPMC and enter the *waiting* state.
- 4. It cannot use the smc(FFA\_YIELD) transition to relinquish control back to any endpoint and enter the *blocked* state as it was scheduled by the SPMC.
- 5. It cannot use the smc(FFA\_MSG\_SEND\_DIRECT\_RESP) transition to send a message, relinquish control to any endpoint and enter the *waiting* state as it was scheduled by the SPMC.
- 6. It cannot use the smc(FFA\_RUN) transition to allocate CPU cycles to an execution context of another endpoint and enter the *blocked* state.




Figure 8.4: State machine for runtime model for initializing an SP execution context

# Chapter 9

# Interrupt management

#### 9.1 Overview

A physical interrupt can trigger on a PE where an endpoint execution context is in the *running* state. It could be targeted to this execution context or another FF-A component in the system. Alternatively, a physical interrupt targeted to an endpoint execution context could trigger when the context is in the *waiting*, *blocked* or *preempted* states.

The scope of the guidance provided in this chapter applies to management of physical interrupts in relation to FF-A components in the Secure world as described below.

- Management of a Non-secure physical interrupt that triggers in the Secure world by the SPMC.
- Management of a Secure physical interrupt that triggers in the Normal world by the SPMC.
- Management of a Secure physical interrupt that triggers in the Secure world by the SPMC.
- Management of a Secure virtual interrupt targeted to a physical SP in the Secure world by the SPMC.
- Management of CPU cycles allocated by an NS-Endpoint or the SPMC.

Management of interrupts in the Normal world is IMPLEMENTATION DEFINED. The guidance in this chapter makes the following assumptions about the system configuration.

- The SPMC has exclusive access to the physical GIC. This guidance could be extended to a configuration
  where the SPMC shares access to the physical GIC with a trusted S-EL1 SP in an IMPLEMENTATION
  DEFINED manner. This is beyond the scope of this specification.
- 2. A S-EL1 SP only has access to the virtual GIC. The SPMC signals interrupts through the virtual IRQ and FIQ lines and the ERET conduit. The model of the GIC presented by the SPMC to the SP is IMPLEMENTATION DEFINED. For example, it could export a *para-virtualized* or *emulated* GIC to an SP.
- 3. The SPMC signals virtual interrupts to a S-EL0 SP through the ERET conduit. This is because the Arm

A-profile architecture does not support signaling of interrupts to the S-EL0 exception level through the virtual IRQ and FIQ lines.

- 4. The GIC implements support for Secure EL2 introduced in version 3.1 of the Arm GIC architecture. This assumption is applicable to S-EL1 SPs managed by the SPMC in S-EL2.
- 5. The GIC implements version 2.0 or later of the Arm GIC architecture. This assumption is applicable to S-EL0 SPs managed by a SPMC in EL3 or S-EL1.
- 6. Secure interrupts are configured as G1S or G0 interrupts if the GIC architecture version is 3.0 or later.
- 7. Non-secure interrupts are configured as G1NS interrupts if the GIC architecture version is 3.0 or later.
- 8. Secure interrupts are configured as G0 interrupts if the GIC architecture version is 2.0.
- 9. Non-secure interrupts are configured as G1 interrupts if the GIC architecture version is 2.0
- 10. SCTLR\_EL1.UMA=0 during execution in a S-EL0 SP. It is not allowed to mask physical or virtual FIQs in the PSTATE register.
- 11. Secure interrupts are routed to EL3 when execution is in the Non-secure state by programming SCR\_EL3.FIQ=1.
- 12. All interrupts are routed to the SPMC when execution is in the Secure state. For example, with a S-EL2 SPMC, this is done by programming,
  - SCR\_EL3.FIQ=0 and SCR\_EL3.IRQ=0.
  - HCR\_EL2.IMO=1 and HCR\_EL2.FMO=1.

On some implementations it is possible that some G0 interrupts must be handled by EL3 firmware even though they are routed to the SPMC. The Framework defines the *FFA\_EL3\_INTR\_HANDLE* ABI to enable the SPMC to delegate handling of such an interrupt to EL3 firmware. Also see 19.1 *FFA\_EL3\_INTR\_HANDLE*.

The guidance in this chapter based upon the above assumptions is aimed at fulfilling the following (non-exhaustive) list of requirements w.r.t interrupt management in the Secure world.

1. In the absence of GIC virtualization in the Secure world, Secure physical interrupts are delivered directly to a logical S-EL1 SP. In the absence of physical address space isolation, the physical GIC is accessible from the S-EL1 exception level. It can be configured by the logical S-EL1 SP. The SP relies on EL3 firmware to ensure that physical interrupt routing controls are programmed as described above. Together, these mechanisms guarantee that Secure physical interrupts are delivered to the SP.

The SP does not depend on a primary or secondary scheduler in the Normal world to receive its interrupts and perform *top-half* interrupt handling. This is guaranteed by a combination of hardware and software configuration. The SP could still depend upon a primary or secondary scheduler in the Normal world for CPU cycles to perform *bottom-half* interrupt handling. This is an IMPLEMENTATION DEFINED aspect of the SP.

In the presence of GIC virtualization in the Secure world, the physical GIC is shared among multiple physical S-EL1 SPs. Each S-EL1 SP sees a virtual GIC and handles virtual interrupts. As mentioned above, how the SPMC exposes a virtual GIC to each SP is IMPLEMENTATION DEFINED and beyond the scope of this specification. The guidance in this chapter enables the SPMC to preserve the interrupt delivery guarantee to S-EL1 SPs as described above.

As per the interrupt routing controls described above, a Secure physical interrupt is delivered to the SPMC in S-EL2. The SPMC is responsible for signaling the corresponding Secure virtual interrupt to the target SP execution context. The SPMC ensures that this is done without a dependence on the primary or secondary scheduler in the Normal world for CPU cycles unless this is explicitly requested by the SP. This is discussed in 9.3.2 Actions for a Secure interrupt.

2. In the absence of GIC virtualization in the Secure world, Non-secure physical interrupts that trigger in the Secure world result in a *world-switch* to the Normal world. This enables a *co-operative* scheduling model

between the two worlds where the Secure world software strives to minimize delivery latency of Non-secure physical interrupts while maintaining its security and availability guarantees.

A commonly deployed mechanism to enable this model is where Non-secure physical interrupts are delivered directly to a logical S-EL1 SP. The SP manages its internal state and requests EL3 firmware to perform the *world switch*. The SP does not alter the state of the Non-secure interrupt in the GIC so that it can be handled as usual in the Normal world.

A less commonly deployed mechanism is to configure interrupt routing controls in the Secure world such that Non-secure physical interrupts are routed to EL3. A logical S-EL1 SP is interrupted when such an interrupt triggers. EL3 firmware arranges the *world-switch* after saving the SP's state. The SP is resumed when the Normal world runs it subsequently.

In the presence of GIC virtualization in the Secure world, a Non-secure physical interrupt is delivered to the SPMC in S-EL2. This is closer to the less commonly deployed mechanism described above. There is no equivalent for the more commonly deployed mechanism. The guidance in this chapter enables the SPMC to provide the equivalent of both mechanisms. This is discussed in 9.3.1 Actions for a Non-secure interrupt.

3. S-EL0 SPs are assigned devices which is akin to *user space* drivers in an OS. The device interrupts are handled by the driver in the S-EL0 SPs. The interrupts are configured as Secure physical interrupts in the physical GIC. The IRQ and FIQ lines cannot be used to signal interrupts to the S-EL0 exception level. The guidance in this chapter enables the SPMC to manage interrupts targeted to a S-EL0 SP.

### 9.2 Concepts

### 9.2.1 Secure interrupt signaling mechanisms

A virtual interrupt is signaled to a target SP execution context by the SPMC. Signaling means that the SPMC,

- 1. Uses a mechanism to indicate to the SP execution context that it has a pending virtual interrupt.
- 2. Runs the SP execution context so that it can handle the virtual interrupt.

The mechanism used by the SPMC to signal a virtual interrupt to the target execution context depends upon the type of SP and the run-time state from which the execution context will transition to the *running* state. The mechanisms used by the SPMC to signal an interrupt are,

- 1. The FFA\_INTERRUPT interface with the ERET conduit. This mechanism is used for signaling to both S-EL1 and S-EL0 SPs.
- 2. The vIRQ signal. This mechanism is only used for signaling to S-EL1 SPs.

The SPMC *queues* the interrupt if it cannot be signaled. *Queuing* is an IMPLEMENTATION DEFINED mechanism used by the SPMC to maintain internal state that indicates that a virtual interrupt must be signaled to the target SP execution context subsequently.

For each runtime state that the target execution context of a S-EL0 or S-EL1 SP can be in, Table 9.1 and Table 9.2 respectively describe whether the SPMC can signal or must queue the Secure virtual interrupt. If it is possible to signal the interrupt, it describes the mechanism used by the SPMC to do so. If it is not possible to signal the interrupt, it describes the next runtime state when the interrupt can be signaled to the target execution context.

It is possible that a Secure virtual interrupt is queued even if the target execution context of an SP is in a runtime state where an interrupt can be signaled to it. The decision to signal or queue the interrupt is taken by the SPMC. This scenario is described in the following sections.

- 9.3.2.2 Secure interrupt triggers in Secure state.
- 9.3.2.2.1 Signaling an Other S-Int in blocked state.

When execution in Normal world is preempted by a Secure physical interrupt, the SPMD uses the FFA\_INTERRUPT ABI with the ERET conduit to signal the interrupt to the SPMC in S-EL2 or S-EL1.

Table 9.1: Secure interrupt signaling and queuing for a S-EL0 SP

No.	SP state	Conduit	Interface and parameters	Description
1.	Waiting	ERET	FFA_INTERRUPT, Interrupt ID	<ul> <li>The SPMC can signal an interrupt to the target execution context.</li> <li>SPMC resumes execution of the SP through the ERET instruction.</li> </ul>
2.	Blocked	NA	NA	<ul> <li>The SPMC cannot signal an interrupt to the target execution context.</li> <li>The SPMC queues the interrupt and signals it when the SP execution context next enters the <i>waiting</i> state.</li> </ul>
3.	Preempted	NA	NA	<ul> <li>The SPMC cannot signal an interrupt to the target execution context.</li> <li>The SPMC queues the interrupt and signals it when the SP execution context next enters the <i>waiting</i> state.</li> </ul>
4.	Running	NA	NA	<ul> <li>The SPMC cannot signal an interrupt to the target execution context.</li> <li>The SPMC queues the interrupt and signals it when the SP execution context next enters the <i>waiting</i> state.</li> </ul>

Table 9.2: Secure interrupt signaling and queuing for a S-EL1 SP

No.	SP state	Conduit	Interface and parameters	Description
1.	Waiting	ERET, vIRQ	FFA_INTERRUPT, Interrupt ID	<ul> <li>The SPMC can signal an interrupt to the target execution context.</li> <li>SPMC also pends the vIRQ signal to allow the S-EL1 SP to handle the interrupt in a separate handler context.</li> <li>SPMC resumes execution of the SP through the ERET instruction.</li> </ul>

No.	SP state	Conduit	Interface and parameters	Description
2.	Blocked	ERET, vIRQ	FFA_INTERRUPT	<ul> <li>The SPMC can signal an interrupt to the target execution context. The ID of the interrupt is not specified.</li> <li>SPMC also pends the vIRQ signal to allow the S-EL1 SP to handle the interrupt in a separate handler context.</li> <li>SPMC resumes execution of the SP through the ERET instruction.</li> </ul>
3.	Preempted	vIRQ	NA	<ul> <li>The SPMC can signal an interrupt to the target execution context. The ID of the interrupt is not specified. The FFA_INTERRUPT interface is not used.</li> <li>SPMC pends the vIRQ signal to allow the S-EL1 SP to handle the interrupt in a separate handler context.</li> <li>SPMC resumes execution of the SP through the ERET instruction.</li> </ul>
4.	Running	ERET, vIRQ	NA	<ul> <li>The SPMC cannot signal an interrupt to the target execution context.</li> <li>The SPMC queues the interrupt and signals it when the SP execution context next enters the <i>waiting</i>, <i>preempted</i> or <i>blocked</i> states as described above.</li> </ul>

# 9.2.2 Physical interrupt types

From the perspective of an SP execution context, a physical interrupt is of one of the types listed in Table 9.3.

Table 9.3: Physical interrupt types

Acronym	Interrupt description
NS-Int	<ul> <li>A Non-secure physical interrupt. It requires a switch to the Normal world to be handled.</li> </ul>

Acronym	Interrupt description
Other S-Int	<ul> <li>A Secure physical interrupt targeted to,</li> <li>An execution context of another SP on the PE where the Secure physical interrupt is taken.</li> <li>An execution context of the same SP that is different from the execution context currently running on the PE where the Secure physical interrupt is taken.</li> <li>* For example, the physical interrupt and the corresponding virtual interrupt are SPIs. The virtual SPI is targeted to a different execution context of the same SP.</li> </ul>
Self S-Int	<ul> <li>A Secure physical interrupt targeted to the SP execution context that is currently running.</li> </ul>

## 9.2.3 CPU cycle allocation modes

CPU cycles are allocated to an SP execution context on a PE by either the Normal world or the SPMC so that it enters the *running* state.

- 1. An SP execution context runs in the SPMC scheduled mode if cycles are allocated by the SPMC.
- 2. An SP execution context runs in the *Normal world scheduled* mode if cycles are allocated by the Normal world.
- 3. An SP execution context in the *waiting* state enters the *running* state in the *SPMC scheduled* mode if any one of the following conditions is true:
  - 1. The SP is an EL3 LSP.
  - 2. The SPMC signals a virtual Secure interrupt to it. The SP execution context enters the runtime model for Secure interrupt handling. Also see 9.2.1 Secure interrupt signaling mechanisms.
  - 3. Another SP execution context in the *SPMC scheduled* mode allocates cycles to it through an invocation of a Direct request ABI. The SP execution context enters the runtime model for this ABI (see 8.3 *Runtime model for Direct request ABIs*).
- 4. An SP execution context enters the *Normal world scheduled* mode when it is in the *waiting* state and it enters the *running* state when either an NS-Endpoint or another SP execution context in the *Normal world scheduled* mode allocates cycles to it through an invocation of the following ABIs.
  - 1. Direct request ABIs.
  - 2. FFA RUN.

The SP execution context enters the runtime model corresponding to these ABIs. Also see 8.3 Runtime model for Direct request ABIs and 8.2 Runtime model for FFA\_RUN.

- 5. An SP execution context exits its CPU cycle allocation mode when it next enters the *waiting* state as described below.
  - 1. It was running in the runtime model for Direct request ABIs and invokes the FFA\_MSG\_SEND\_DIRECT\_RESP
  - 2. It was running in the runtime model for FFA\_RUN and invokes the FFA\_MSG\_WAIT ABI.
  - It was running in the runtime model for Secure interrupt handling and invokes the FFA\_MSG\_WAIT ABI.

#### 9.2.4 SP call chains

An SP execution context in the *running* state in either CPU cycle allocation mode could run another SP execution context by invoking a Direct request ABI. This process could repeat any number of times. All SPs in this sequence of invocations are a part of a *call chain* (also see Chapter 8 *Partition runtime models*). The Framework defines two types of call chains.

- 1. Call chains in which all SP execution contexts run in the SPMC scheduled mode.
- 2. Call chains in which all SP execution contexts run in the Normal world scheduled mode.

Figure 9.1 illustrates an example of the two call chain types.

- 1. An NS-Endpoint issues a Direct request to SP0 to start the *Normal world scheduled* call chain in the Secure state. The NS-Endpoint enters the *blocked* state. SP0 enters the *running* state.
- 2. SP0 extends the call chain by issuing a Direct request to SP1. SP0 enters the *blocked* state. SP1 enters the *running* state.
- 3. SP1 gets preempted by a Secure physical interrupt. SP1 enters the *preempted* state.
- 4. The SPMC signals the corresponding Secure virtual interrupt to the target execution context of SP2. This starts the first call chain that runs in the *SPMC scheduled* mode. SP2 enters the *running* state.
- 5. SP2 extends the call chain by issuing a Direct request to SP3. SP2 enters the *blocked* state. SP3 enters the *running* state.
- 6. SP3 gets preempted by a Secure physical interrupt. SP3 enters the *preempted* state.
- 7. The SPMC signals the corresponding Secure virtual interrupt to the target execution context of SP4. This starts the second call chain that runs in the *SPMC scheduled* mode. SP4 enters the *running* state.
- 8. SP4 extends the call chain by issuing a Direct request to SP5. SP4 enters the *blocked* state. SP5 enters the *running* state.




Figure 9.1: Example call chains

The following rules and guidelines govern the behavior of call chains on any PE in the Secure state.

- 1. A call chain cannot span PEs i.e. it can exist only on a single PE.
- 2. A call chain starts winding when the first SP execution context enters the corresponding CPU cycle allocation mode on a given PE.
- 3. A call chain that runs in the SPMC scheduled mode cannot be preempted by an NS-Int. This implies that an NS-Int is always queued when a SP runs in this mode (also see 9.3.1 Actions for a Non-secure interrupt).
- 4. A call chain in either mode starts unwinding on a given PE when the last SP execution context in the call chain relinquishes control to its caller by invoking the FFA\_MSG\_SEND\_DIRECT\_RESP ABI.
  - Additionally, a call chain in the Normal world scheduled mode starts unwinding on a given PE when the SPMC prepares to relinquish control to the Normal world in response to an NS-Int. Each SP execution context in the call chain either enters the waiting or preempted state depending upon the action that was specified in response to an NS-Int in the SP manifest. Also see 9.3.1 Actions for a Non-secure interrupt.
- 5. A call chain in the SPMC scheduled mode is unwound when each SP execution context in it enters the waiting state. It also exits its CPU cycle allocation mode and runtime model when it enters the waiting state.
- 6. A call chain in the Normal world scheduled mode is unwound when each SP execution context in it,
  - 1. Either enters the waiting state. In this case, it also exits its CPU cycle allocation mode and runtime
  - 2. Or enters the *preempted* state. In this case, it continues to remain in its CPU cycle allocation mode and runtime model. This implies that this SP execution context enters the running state subsequently when it is resumed by an NS-Endpoint or a call chain that runs in the same mode.
- 7. A call chain is *unwound* in an order that is reverse of how it was *wound* or created.
- 8. On a given PE, any call chain that is created after entry into the Secure state must be unwound prior to the next exit from the Secure state.
- 9. When execution on a PE is in the Secure state, only a single call chain that runs in the Normal world scheduled mode can exist.
- 10. When execution on a PE is in the Secure state, any number of call chains that run in the SPMC scheduled mode can exist.
- 11. SP execution contexts in different CPU cycle allocation modes cannot be a part of the same call chain.
- 12. Presence of more than one call chain on a PE implies that each call chain apart from the currently active call chain was preempted by a Secure physical interrupt.
- 13. A call chain that runs in the SPMC scheduled mode cannot be preempted by the call chain that runs in the Normal world scheduled mode (if this call chain already exists on the same PE).

This means that the call chain in the SPMC scheduled mode could be interrupted by a Secure physical interrupt. The corresponding Secure virtual interrupt could target an SP execution context in the call chain that runs in the Normal world scheduled mode. The SPMC queues this interrupt instead of signaling it. The interrupt is signaled after all call chains in the SPMC scheduled mode are unwound and the target execution context is subsequently resumed on this PE.

This rule also implies that a call chain cannot run in the Normal world scheduled mode on a PE when there are unwound call chains present that run in the SPMC scheduled mode on the same PE. This scenario is possible only if one of the SPMC scheduled call chains was preempted by the Normal world scheduled call chain which is not possible as per the constraint described above.

Figure 9.2 illustrates this constraint. SP3 is running in a call chain in the SPMC scheduled mode. This call chain was started the call chain comprising of SP0 and SP1 and running in the Normal world scheduled mode was preempted by Secure physical interrupt 0. Secure physical interrupt 1 targeted to SP0 could pend while SP3 is running. The SPMC ensures that it remains pending until the call chain in the SPMC scheduled mode unwinds.




Figure 9.2: Example of queuing Other S-Ints in SPMC scheduled mode

The concept of a call chain is central to how the SPMC manages physical interrupts in the Secure world. The constraints around unwinding call chains prior to exit from the Secure state, preventing them from crossing PEs and tracking who allocated CPU cycles to them, enables requests that were posted on a given PE to be completed on the same PE. This prevents the SPMC from implementing complex scheduling policies to ensure that SP execution contexts in various runtime states with pending work are able to make progress across PEs upon being interrupted by Secure and Non-secure physical interrupts.

## 9.3 Physical interrupt actions

The Framework defines the actions that can be specified in response to each type of physical interrupt. An action is taken by the SPMC and depends upon the following factors,

- 1. The type of physical interrupt (see 9.2.2 Physical interrupt types).
- 2. The type of SP which is the target of the interrupt.
- 3. The runtime state of the target SP execution context.
- 4. IMPLEMENTATION DEFINED policy in the SPMC.

The actions are described as follows.

- 1. 9.3.1 Actions for a Non-secure interrupt describes actions in response to an NS-Int.
- 2. 9.3.2 Actions for a Secure interrupt describes actions in response to an Self S-Int or an Other S-Int.

### 9.3.1 Actions for a Non-secure interrupt

An SP specifies one of the following actions in its partition manifest (see 5.2.1 *Partition manifest*) in response to an *NS-Int* that triggers on a PE where an execution context of the SP was running.

#### 9.3.1.1 Non-secure interrupt is signaled

The SPMC hands control to the Normal world on the PE where the interrupt triggers. The interrupt is handled in the Normal world through an IMPLEMENTATION DEFINED mechanism.

This action can be specified by both S-EL1 and S-EL0 SPs. This action is only applicable to SP execution contexts in a call chain in the *Normal world scheduled* mode. The interrupt is queued in the *SPMC scheduled* mode (see 9.3.1.3 *Non-secure interrupt is queued*).

Each applicable SP execution context in the call chain that runs in the *Normal world scheduled* mode (see 9.2.4 *SP call chains*) on that PE undergoes the following steps.

- 1. Enters the *preempted* state.
- 2. The state of the execution context is saved by the SPMC.
- 3. The SPMC informs the execution context that ran the preempted SP execution context that it was preempted. The FFA\_INTERRUPT interface (also see 13.4 *FFA\_INTERRUPT*) is used by the SPMC.

This execution context subsequently uses the FFA\_RUN interface to resume the preempted SP execution context.

Figure 9.3 illustrates an example flow where a Client in an NS-Endpoint sends a Direct message to the single execution context EC0 on CPU0 of an UP-Migrate capable SP. Message processing in SP EC0 is preempted by a Non-secure interrupt. It is later resumed on CPU1 by the NS-Endpoint.




Figure 9.3: Example SP preemption flow

## 9.3.1.2 Non-secure interrupt is signaled after a managed exit (ME)

The SPMC hands control to the Normal world on the PE where the interrupt triggers. The interrupt is handled in the Normal world through an IMPLEMENTATION DEFINED mechanism.

This action can be specified only by S-EL1 SPs. This action is only applicable to SP execution contexts in a call chain in the *Normal world scheduled* mode. The interrupt is queued in the *SPMC scheduled* mode (see 9.3.1.3 *Non-secure interrupt is queued*).

Each applicable SP execution context on that PE enters the waiting state as described in 9.3.1.2.1 Managed exit

prior to exit to the Non-secure state.

#### 9.3.1.2.1 Managed exit

#### Overview

A managed exit is a mechanism in which a running SP execution context is notified about a pending physical Non-secure interrupt. This allows the SP to manage its internal state before relinquishing control to the Normal world where the interrupt is handled.

A managed exit stands in contrast to preemption of an SP execution context in the running state. In this case, the SP does not get an opportunity to manage its internal state before control is handed to the Normal world.

A managed exit could be used for the following reasons.

- Within an SP execution context, the managed exit mechanism may place the running application thread in
  a preempted state. The execution context is able to enter the *waiting* runtime state upon completing the
  managed exit. This enables it to accept subsequent requests for work. Hence, other application threads
  running in the SP execution context are able to do work while one or more application threads have been
  preempted.
  - It is also possible that the preempted application thread is migrated to another SP execution context that runs on a different physical PE. This enables the thread to make progress. This is in contrast to the scenario where in the absence of a managed exit, the SP execution context gets preempted. In this case, the application thread gets preempted too and is unable to make progress until the SP execution context is resumed subsequently.
- 2. It ensures that the CPU cycles allocated to an SP execution context are used to process the request that the scheduler has issued instead of a request from another endpoint.
- 3. It ensures that critical events can be conveyed to the endpoint in time.

For example, the OS could issue a power state transition event through a PSCI function on a PE. The SPMC needs to inform SP execution contexts pinned to that PE about this event. This cannot be done if a SP execution context is in a *preempted* state. Also see 20.3.4 *Power Management messages*.

Figure 9.4 illustrates a managed exit flow using this reason as an example where a Client in a NS-Endpoint sends a Direct message to MP capable SP. The SP has access to the virtual GIC and two execution contexts *EC0* and *EC1* which are pinned to *CPU0* and *CPU1* respectively. SP EC0 stops message processing and performs a managed exit in response to a Non-secure physical interrupt. Message processing is later resumed on CPU1 by the NS-Endpoint.

### 9.3. Physical interrupt actions




Figure 9.4: Example managed exit flow

### Rules and guidelines

Use of a managed exit by the SPMC and a SP is subject to the following rules and guidelines.

- 1. A SP requests a managed exit in its partition manifest (see Table 5.1 in 5.2.1 *Partition manifest*) if it runs in S-EL1 in either execution state.
- 2. The SPMC ensures that the state of the Non-secure interrupt that triggers a managed exit does not change in the GIC through any software action until the managed exit has completed.
- 3. The SPMC ensures that a managed exit is performed for all SPs that have,
  - 1. Requested this mechanism through their partition manifests and
  - 2. Entered the *preempted* or *blocked* states after the most recent switch of execution from the Normal world to the Secure world on the current PE.
- 4. The SPMC can impose an IMPLEMENTATION DEFINED timeout within which a SP must complete the managed exit.

The SPMC takes an IMPLEMENTATION DEFINED action if the timeout expires before the managed exit is completed.

- 5. The SPMC masks Non-secure interrupts while a managed exit is in progress.
- 6. The SPMC can signal a Secure interrupt to a SP that is performing a managed exit. The SP handles these scenarios through an IMPLEMENTATION DEFINED mechanism.
- 7. An SP execution context uses the FFA\_MSG\_SEND\_DIRECT\_RESP interface to complete a managed exit if it was allocated cycles through a Direct request ABI (see 8.3 Runtime model for Direct request ABIs).
- 8. An SP execution context uses the *FFA\_MSG\_WAIT* interface to complete a managed exit if it was allocated cycles through the *FFA\_RUN* interface (see 8.2 *Runtime model for FFA\_RUN*).
- 9. A SP that has been asked to perform a managed exit could relinquish control and enter the *waiting* state without acknowledging the managed exit signal. The SPMC treats this as a valid response to the managed exit request and destroys any internal state to track the progress of the managed exit.

#### Signaling mechanism

A managed exit is signaled by the SPMC to a SP execution context as described below.

- 1. A S-EL2 SPMC uses the vFIQ or vIRQ signals to signal a managed exit to a SP. The vFIQ signal is used if the SP does not explicitly indicate in its partition manifest that the vIRQ signal must be used. An example flow using this signaling mechanism is illustrated in Figure 9.5.
  - The mechanism used by a non-S-EL2 SPMC and a SP for signaling a managed exit is IMPLEMENTATION DEFINED.
- 2. If the vIRQ signal is used by a SP, the SPMC reserves an interrupt ID to allow the SP to distinguish between a managed exit request and other interrupts.

This ID can be discovered through the FFA\_FEATURES interface (see 14.3 FFA\_FEATURES) and Table 14.13.

The managed exit interrupt is signaled as a G1S interrupt to the SP. The interrupt is an SGI or a PPI.

An example flow using this signaling mechanism is illustrated in Figure 9.6.




Figure 9.5: Managed exit signaling through a vFIQ




Figure 9.6: Managed exit signaling through a vIRQ

## Example flows

Multiple SPs could be in a call chain where each SP is blocked on the next SP. Between any two adjacent SPs in the chain, a managed exit could be requested by one of them, none of them or both of them.

Figure 9.7, Figure 9.8, Figure 9.9 and Figure 9.10 illustrate how the SPMC returns control to the Normal world in response to a Non-secure interrupt in each of these scenarios. The first two SPs in the call chain are considered. The same sequence would apply to any other pair of adjacent SPs in a call chain with more than two SPs. The Normal world would be replaced by the SP preceding the pair.

#### 9.3. Physical interrupt actions




Figure 9.7: Managed exit is supported by SP0 and SP1




Figure 9.8: Managed exit is supported by SP0 but not by SP1




Figure 9.9: Managed exit is supported by SP1 but not SP0




Figure 9.10: Managed exit is not supported by SP1 and SP0

### 9.3.1.3 Non-secure interrupt is queued

The SPMC uses an IMPLEMENTATION DEFINED mechanism to queue the interrupt such that it is never signaled to any execution context of this SP that is in the *running* state. For e.g. the SPMC could mask Non-secure interrupts in the GIC. This action can be specified by both S-EL1 and S-EL0 SPs.

Figure 9.11 illustrates an example flow where two SPs (SP0 and SP1) specify the action to queue *NS-Ints*. Normal world requests SP0 to do some work on its behalf. SP0 requests SP1 to do some work on its behalf. The SPMC ensures that *NS-Ints* are masked for the duration execution is in either SP0 or SP1. A pending *NS-Int* is handled when execution returns to the Normal world.




Figure 9.11: Non-secure interrupt is queued by SP0 and SP1

#### 9.3.1.4 Precedence rules for NS-Int actions

The actions in response to an *NS-Int* are governed by the following precedence rules. < should be read as *is less permissive than*.

• *NS-Int* is queued < *NS-Int* is signaled after a ME < *NS-Int* is signaled.

An SP execution context in a call chain (see 9.2.4 SP call chains) could specify a less permissive action than subsequent SP execution contexts in the same call chain. The less permissive action takes precedence over the more permissive actions specified by the subsequent execution contexts. This is applicable to a call chain in either CPU cycle allocation mode.

The rationale behind this constraint is that a less permissive action effectively *decreases the priority* of an *NS-Int*. Taking a more permissive action when there are SP execution contexts in a call chain that rely on a less permissive action violates their priority model w.r.t *NS-Ints*. This constraint enables the next SP execution context to effectively *inherit the priority* of *NS-Ints* w.r.t the previous SP execution context in a call chain.

Figure 9.12 illustrates an example of this constraint as described below.

- 1. SP0 specifies the NS-Int is queued action for while running.
- 2. SP1 specifies the *NS-Int* is signaled action while running<sup>1</sup>.
- 3. SP0 runs SP1 by invoking FFA\_MSG\_SEND\_DIRECT\_REQ.
- 4. The SPMC ensures that the action specified by SP0 takes precedence over the action specified by SP1.
- 5. An NS-Int that triggers while SP1 is running remains pending.
- 6. The NS-Int is handled when SPMC forwards the response from SP0 to the Normal world.

A variant of the above example is where SP0 is preempted by a Secure interrupt targeted to an SP1 execution context (*Other S-Int*). The new call chain in the *SPMC scheduled* mode is started on the same PE if the SP1 execution context is run to handle the corresponding Secure virtual interrupt. The SPMC applies the same mitigation described above to avoid violating the action specified by SP0 and leaving the SP0 call chain *unwound* prior to exit to the Non-secure state.

<sup>&</sup>lt;sup>1</sup>SP1 could specify the *NS-Int* is signaled after a managed exit action. The action specified by SP0 would still take precedence.




Figure 9.12: SP0's action takes precedence over SP1's action

## 9.3.2 Actions for a Secure interrupt

A Secure physical interrupt could trigger in the Normal world or the Secure world. The SPMC ensures that the corresponding Secure virtual interrupt is signaled to the target SP execution context without a dependence on the primary or secondary scheduler in the Normal world for CPU cycles.

## 9.3.2.1 Secure interrupt triggers in Non-secure state

A Secure physical interrupt preempts the Normal world if it triggers when execution is in the Non-secure state. The action taken by the SPMC in response to this interrupt depends upon the runtime state of the target SP execution context as listed below.

- 1. The execution context is in the *waiting* state. The SPMC signals the corresponding Secure virtual interrupt to the execution context as described in Table 9.1 and Table 9.2. This starts a new call chain that runs in the *SPMC scheduled* mode.
- 2. The execution context is in the *running* state on a different PE. The SPMC queues the corresponding Secure virtual interrupt and signals it to the target execution context as described in Table 9.1 and Table 9.2.
- 3. The execution context is in the *preempted* state on the same or a different PE. The SPMC queues the corresponding Secure virtual interrupt.

In case of an S-EL1 SP, the interrupt is signaled when the execution context next enters the *running* state as described below.

- 1. The execution context was preempted by an *NS-Int* in the *Normal world scheduled* mode. In this case, the queued Secure virtual interrupt is signaled when the Normal world resumes the call chain that the execution context is a part of subsequently.
- 2. The execution context was preempted by an *Other S-Int* in either CPU cycle allocation mode on a PE different from where the Secure physical interrupt triggered. In this case, the queued Secure virtual interrupt is signaled when the SPMC resumes the execution context subsequently. This happens when the call chain that the SP execution context is a part of is resumed by the SPMC. This scenario is applicable to an un-pinned SP execution context.

The execution context could not have been preempted by an *Other S-Int* on the PE where the Secure physical interrupt triggered. This is because the SPMC must unwind all call chains prior to exit to the

Non-secure state on a given PE. During unwinding, an SP execution context can enter the *preempted* state only in response to an *NS-Int*. This would happen if it does not request a managed exit instead. This scenario is applicable to a pinned SP execution context.

In case of an S-ELO SP, the interrupt can be signaled only when the target SP execution context enters the *waiting* state (also see Table 9.1). Prior to entering this state, it enters the *running* state as described above. The interrupt is signaled only after it subsequently enters the *waiting* state.

4. The execution context is in the *blocked* state. This implies that the execution context is a part of a call chain on a different PE. This is because the SPMC must unwind all call chains prior to exit to the Non-secure state on a given PE. Hence, after unwinding, no execution context can be in the *blocked* state on the PE where the Secure physical interrupt has triggered. In this scenario, the Secure virtual interrupt is queued by the SPMC.

As mentioned in Table 9.1, the interrupt cannot be signaled to a target S-ELO SP execution context. It is signaled when the execution context next enters the *waiting* state via the *running* state.

If the target execution context is of a S-EL1 SP, it is signaled when the execution context next enters the *running* state on the same PE where is entered the *blocked* state.

These transitions happen when the call chain that the *blocked* SP execution context is a part of is unwound.

The SPMC in S-EL2 or S-EL1 uses the FFA\_NORMAL\_WORLD\_RESUME ABI to indicate completion of Secure interrupt handling to the SPMD. Also see 15.4 FFA\_NORMAL\_WORLD\_RESUME.

### 9.3.2.2 Secure interrupt triggers in Secure state

A Secure physical interrupt preempts the running SP execution context if it triggers when execution is in the Secure state. The interrupted execution context enters the *preempted* state. The action chosen by the SPMC in response to this interrupt depends upon its type as described below (see 9.2.2 *Physical interrupt types*).

- 1. The interrupt is a *Self S-Int* and the target execution context belongs to a S-EL0 SP. The virtual interrupt is queued as it can be signaled only when the execution context enters the *waiting* state (also see Table 9.1).
- 2. The interrupt is a *Self S-Int* and the target execution context belongs to a S-EL1 SP. The virtual interrupt is signaled as specified in Table 9.2. The target execution context re-enters the *running* state.
- 3. The interrupt is an *Other S-Int*. The action taken by the SPMC depends upon its IMPLEMENTATION DEFINED policy. The SPMC could either signal or queue the corresponding Secure virtual interrupt. This decision depends upon the runtime state of the target SP execution context as listed below.
  - 1. The execution context is in the *waiting* state. The SPMC can signal the corresponding Secure virtual interrupt to the execution context as described in Table 9.1 and Table 9.2. This starts a new call chain that runs in the *SPMC scheduled* mode.
    - The SPMC uses an IMPLEMENTATION DEFINED policy to decide whether the interrupt is signaled or not. The SPMC ensures that the virtual interrupt is signaled to the target SP execution context before the next exit to the Non-secure state on this PE.
  - 2. The execution context is in the *running* state on a different PE. The SPMC queues the corresponding Secure virtual interrupt and signals it to the target execution context as described in Table 9.1 and Table 9.2. The SPMC ensures that the virtual interrupt is signaled to the target SP execution context before the next exit to the Non-secure state on this PE.
  - 3. The execution context is in the *blocked* state. If the target execution context belongs to a S-ELO SP, the interrupt is queued as it can be signaled only when the execution context enters the *waiting* state (also see Table 9.1). This happens when the corresponding call chain is unwound prior to exit from the Secure state.

The action taken by the SPMC in case of a S-EL1 SP is described in 9.3.2.2.1 Signaling an Other S-Int in blocked state.

4. The execution context is in the *preempted* state. In this case, the SPMC queues the Secure virtual interrupt. It is signaled when the execution context next enters the *running* state as described below.

- 1. The execution context was preempted by an *NS-Int* in the *Normal world scheduled* mode. In this case, the queued Secure virtual interrupt is signaled when the Normal world resumes the call chain that the SP execution context is a part of subsequently.
- 2. The execution context was preempted by an *Other S-Int* in either CPU cycle allocation mode. In this case, the queued Secure virtual interrupt is signaled when the SPMC subsequently resumes the call chain that the SP execution context is a part of.

#### 9.3.2.2.1 Signaling an Other S-Int in blocked state

The action taken by the SPMC when an *Other S-Int* can be signaled to a target S-EL1 SP execution context in the *blocked* state depends upon the following factors.

- 1. The interrupted SP execution context (presently in *preempted* state) is a part of a call chain that was running in the *SPMC scheduled* mode or the *Normal world scheduled* mode.
- 2. The target SP execution context (presently in *blocked* state) is a part of a call chain that was running in the *SPMC scheduled* mode or the *Normal world scheduled* mode.
- 3. The interrupted and target execution contexts are a part of the same or different call chains. In the latter case, the call chains could reside on different PEs.

The scenarios that arise due to a combination of these factors are described in Table 9.4.

Table 9.4: Scenarios for signaling an Other S-Int in blocked state

No.	Scheduling mode of preempted execution context	Scheduling mode of target execution context	Part of the same call chain	Valid configuration
1	Normal world	Normal world	Yes	Yes
2	Normal world	Normal world	No	Yes
3	Normal world	SPMC	Yes	No <sup>2</sup>
4	Normal world	SPMC	No	Yes
5	SPMC	Normal world	Yes	No <sup>3</sup>
6	SPMC	Normal world	No	Yes
7	SPMC	SPMC	Yes	Yes
8	SPMC	SPMC	No	Yes

Each valid scenario in Table 9.4 is described below.

#### 1. Scenario 1.

1. The virtual interrupt is targeted to an SP execution context that ran earlier in the same call chain before entering the *blocked* state.

An example of the scenario is illustrated in Figure 9.13. In an SP call chain comprising of SP0, SP1 and SP2, a *Other S-Int* targeted to SP0 occurs as step 3 when SP2 is running after step 2. SP0 is in the *blocked* state as it ran earlier in the same call chain.

<sup>&</sup>lt;sup>2</sup>SP execution contexts in different CPU cycle allocation modes cannot be a part of the same call chain. Also see 9.2.4 SP call chains.

<sup>&</sup>lt;sup>3</sup>SP execution contexts in different CPU cycle allocation modes cannot be a part of the same call chain. Also see 9.2.4 SP call chains.



Figure 9.13: Example of scenario 1

1. The SPMC can signal the virtual interrupt to the target SP execution context as described in Table 9.2. This *rewinds* the call chain.

There could be intermediate SP execution contexts in the *blocked* state in the call chain between the preempted and the target execution context. For example, in Figure 9.13, SP1 is an intermediate execution context.

1. The SPMC could leave all intermediate execution contexts in the *blocked* state and resume the target execution context for handling the interrupt. This is illustrated in Figure 9.14.




Figure 9.14: Intermediate execution context is left in blocked state in scenario 1

1. The SPMC could place all intermediate execution contexts in the *preempted* state and resume the target execution context for handling the interrupt. This is illustrated in Figure 9.15.



Figure 9.15: Intermediate execution context is left in preempted state in scenario 1

The choice of mechanism used by the SPMC is IMPLEMENTATION DEFINED.

- 2. After the target SP execution context has handled the interrupt, it uses the FFA\_RUN ABI to resume the request due to which it had entered the *blocked* state earlier.
  - If the SPMC left all intermediate execution contexts in the *blocked* state as illustrated in Figure 9.14, then it bypasses these execution contexts and resumes the SP execution context that was originally preempted.
  - 2. If the SPMC left all intermediate execution contexts in the *preempted* state as illustrated in Figure 9.15, then it places these execution contexts in the *blocked* state and resumes the SP execution context that was originally preempted. Effectively, the call chain is *recreated*.

2. The virtual interrupt is targeted to an intermediate SP execution context in the blocked state as illustrated in Figure 9.16 i.e. an interrupt targeted to SP1 occurs while SP0 is handling the earlier interrupt.

In this case, the SPMC queues the interrupt for the target execution context. It is signaled after the preempted execution context finishes interrupt handling. In the example illustrated in Figure 9.16, SP0 is resumed so that it can finish handling the original interrupt. SP1 is resumed subsequently.




Figure 9.16: Interrupt is targeted to an intermediate execution context in scenario 1

#### 2. Scenario 2.

- 1. The virtual interrupt is targeted to an SP execution context that ran earlier in a different call chain. Since that call chain is running in the *Normal world scheduled* mode, it is active on a different PE.
- 2. The SPMC queues the virtual interrupt and signals it to the target execution context when it next enters the running state on that PE. This happens when the call chain is unwound on that PE.

#### 3. Scenario 4.

- 1. The virtual interrupt is targeted to an SP execution context that ran earlier in a call chain on a different PE. This is because a call chain cannot run in the Normal world scheduled mode when there are unwound call chains that run in the SPMC scheduled mode on the same PE (also see 9.2.4 SP call chains).
- 2. The SPMC queues the virtual interrupt and signals it to the target execution context when it next enters the running state on that PE. This happens when the call chain is unwound on that PE.

#### 4. Scenario 6.

- 1. The virtual interrupt is targeted to an SP execution context that ran earlier in a call chain on a different PE. This is because a call chain that runs in the SPMC scheduled mode cannot be preempted by a call chain that runs in the Normal world scheduled mode on the same PE (also see 9.2.4 SP call chains).
- 2. The SPMC queues the virtual interrupt and signals it to the target execution context when it next enters the running state on that PE. This happens when the call chain is unwound on that PE.

#### 5. Scenario 7.

- 1. This scenario is the same as Scenario 1 apart from the difference that the call chain runs in the SPMC scheduled mode.
- 2. This scenario is handled in the same way as Scenario 1.

#### 6. Scenario 8.

- 1. The virtual interrupt is targeted to an SP execution context that ran earlier in a different call chain. Since that call chain is running in the SPMC scheduled mode, it could be active on the same or a different PE.
- 2. The SPMC queues the virtual interrupt and signals it to the target execution context when it next enters the running state on that PE. This happens when the call chain is unwound on that PE.

## 9.4 Support for legacy run-time models

Version 1.0 of the Framework allows a S-ELO SP to specify its run-time model in its partition manifest. It can specify the *Run to completion* or the *Preemptible* models. These models are deprecated in the current version of the Framework. To maintain backwards compatibility, the SPMC must convert these run-time models to scheduling actions as described below.

- The *Run to completion* model is recommended for S-ELO SPs that only handle Secure interrupts. Hence, these SPs never run in the *Normal world scheduled* mode. The SP specifies the queued action for *NS-Ints. Self S-Ints* are always queued in the running state. The SP relies on an IMPLEMENTATION DEFINED mechanism provided by the SPMC to specify which *Other S-Ints* can preempt its execution e.g. through an interrupt priority scheme.
- The *Preemptible* model is recommended for S-EL0 SPs that only process messages. Hence, these SPs never run in the *SPMC scheduled* mode. The SP specifies the signaled action for *NS-Ints*. *Self S-Ints* are not used. The SP relies on an IMPLEMENTATION DEFINED mechanism provided by the SPMC to specify that *Other S-Ints* are signalable.

# Chapter 10

## **Notifications**

### 10.1 Overview

The notification mechanism enables a requester endpoint (henceforth called the *Sender*) to notify a service provider endpoint (henceforth called the *Receiver*) about an event with non-blocking semantics.

A notification is akin to the doorbell between two endpoints in a communication protocol that is based upon the doorbell/mailbox mechanism. The term *doorbell* is used in lieu of *notification* in contexts where it makes it easier to understand a concept under discussion.

The Framework is responsible for the delivery of the notification from the Sender to the Receiver without blocking the Sender.

The Receiver endpoint relies on another software component for allocation of CPU cycles to handle a notification. This component is the primary or a secondary scheduler (see 4.9 *Primary scheduler*). It is called the *Receiver's scheduler* in the context of notifications in the rest of this specification.

The Framework is responsible for informing the Receiver's scheduler that the Receiver must be run since it has a pending notification.

Figure 10.1 illustrates the notification mechanism and its participants.




Figure 10.1: Example notification flow

Support for notifications in the Framework for a configuration that includes both the Hypervisor and SPM is governed by the following common rules. Rules specific to a particular aspect of notification support are specified the following sub-sections.

- 1. Each endpoint is provided with 64 notifications that can be signaled to it by only SPs in the system. These are called *SP notifications*.
- 2. Each endpoint is provided with 64 notifications that can be signaled to it by only VMs in the system. These are called *VM notifications*.
- 3. The partition manager of each endpoint provides it with 64 notifications that can be signaled by the partition managers in the system.
  - 1. 32 notifications are reserved for signaling by the SPMC
  - 2. 32 notifications are reserved for signaling by the Hypervisor

These notifications are called Framework Notifications. See 10.8 Framework Notifications.

- 4. The identity of a notification is its bit position in a bitmap managed by the partition manager on behalf of a Receiver.
- 5. In the framework notifications bitmap, the lower 32 bits are reserved for signaling by the SPMC.
- 6. In the framework notifications bitmap, the top 32 bits are reserved for signaling by the Hypervisor.
- 7. The Partition manager reserves memory for each notification bitmap at the time of endpoint creation. Also see 10.3 *Notification bitmap setup*.
- 8. The Framework provides an interface to the Sender to specify the notification to signal to the Receiver. Also see 18.5 *FFA\_NOTIFICATION\_SET*.

A Sender signals a notification by requesting its Partition manager to set the corresponding bit in the notifications bitmap of the Receiver.

- 1. If the Sender is a VM, the bit is set in the VM notifications bitmap of the Receiver.
- 2. If the Sender is a SP, the bit is set in the SP notifications bitmap of the Receiver.
- 9. The VM notifications and Hypervisor framework notifications bitmaps for a VM are written to by the Hypervisor.
- 10. The VM notifications and Hypervisor framework notifications bitmap for a SP are written to by the SPMC.

- 11. The SP notifications and SPMC framework notification bitmaps for both VMs and SPs are written to by the SPMC.
- 12. The Framework provides an interface to the Receiver to specify which endpoint can signal a particular notification. The Receiver notification is bound to the Sender endpoint. Also see 10.4.2 *Notification binding*.
- 13. The Framework provides an interface to the Receiver to determine the identity of the notification. Also see 18.6 *FFA\_NOTIFICATION\_GET*.
- 14. The Framework provides no guarantees when a notification will be handled by the Receiver.
- 15. The Framework does not provide a mechanism for a Sender to determine if the Receiver has handled the notification. If required, the Sender and Receiver must enable this through an IMPLEMENTATION DEFINED mechanism.

Guidance on discovering support for notifications is provided in 10.7 Compliance requirements.

Guidance on support for notifications in a Framework configuration without the Hypervisor is specified in 10.9 *Notification support without a Hypervisor*.

#### 10.1.1 Use cases

The Framework provides guidance for support of notifications to address the requirements of the following types of use cases.

- 1. The blocking semantics associated with message exchange using Direct messaging (see 7.1.2 *Direct messaging*) are not desirable in a scenario where the Sender endpoint must make progress in tandem with the Receiver endpoint processing its request. For example,
  - A secondary endpoint is scheduled by the primary scheduler and requests services implemented in a
    Trusted OS SP. It is not desirable to allocate cycles to the SP from the quota allocated to the secondary
    endpoint by the primary scheduler.
  - The Trusted OS could request a service provided by another SP. It might too not want to allocate cycles to the SP from the quota allocated to it by its scheduler.
- 2. An asynchronous signaling mechanism is required by the Secure world to notify the Normal world. For example,
  - 1. A Secure interrupt preempts the Normal world
  - 2. The Secure interrupt is handled in a SP
  - 3. The SP needs to signal the Normal world about an event signaled by the Secure interrupt e.g., completion of an operation previously requested by the Normal world.

The SP cannot send a Direct message to the Normal world and block until the response is received. This is because the Normal world is in a preempted state. Hence, a non-blocking mechanism is required that enables the SP to notify the Normal world.

In the same example above, it is possible that the SP only performs *top-half* interrupt handling and requires CPU cycles to perform *bottom-half* interrupt handling. These cycles are allocated by the SP's scheduler in the Normal world. The SP cannot send a Direct message. It needs another mechanism to signal to its Scheduler that it must be run.

## 10.2 Notification bitmap permissions

The following rules govern the permissions an FF-A component has on a notification bitmap of an endpoint.

- 1. Each endpoint has read-write permissions on each of its bitmaps.
- 2. Permissions of the Hypervisor<sup>1</sup> and SPMC on the notification bitmap of each type of endpoint are described in Table 10.1.
- 3. Permissions of VMs and SPs on the notification bitmap of each type of endpoint are described in Table 10.2.

Table 10.1: Hypervisor and SPMC permissions on an endpoint notification bitmap

Endpoint type	Notifications bitmap	SPMC	Hypervisor
SP	SP	RW	NA
SP	VM	RW (Directed by Hypervisor)	RW
SP	SPMC framework	RW	NA
SP	HYP framework	RW (Directed by Hypervisor)	RW
VM	SP	RW	RO
VM	VM	NA	RW
VM	SPMC framework	RW	RO
VM	HYP framework	NA	RW

Table 10.2: VM and SP permissions on an endpoint notification bitmap

Endpoint type	Notifications bitmap	Implemented in	Other SP permissions	Other VM permissions
SP	SP	SPMC	Write-only	NA
SP	VM	SPMC	NA	Write-only
SP	SPMC framework	SPMC	NA	NA
SP	HYP framework	SPMC	NA	NA
VM	SP	SPMC	Write-only	NA
VM	VM	Hypervisor	NA	Write-only
VM	SPMC framework	SPMC	NA	NA
VM	HYP framework	Hypervisor	NA	NA

<sup>&</sup>lt;sup>1</sup>RW permissions for the Hypervisor does not imply that it can access the memory allocated by the SPMC for the VM or HYP framework notifications bitmap. This implies that the Hypervisor can use the FFA\_NOTIFICATION\_SET ABI to Direct the SPMC to pend notifications in these bitmaps.

## 10.3 Notification bitmap setup

An endpoint's notification bitmaps are setup before it configures its notifications and before other endpoints and partition managers can start signaling these notifications. Also see 10.4 *Notification configuration* and 10.5 *Notification signaling*.

The following rules govern the setup of a notification bitmap of an endpoint.

- 1. For a VM, the Hypervisor reserves memory for its VM and Hypervisor framework notification bitmaps before initializing it.
- 2. For a VM, the SPMC reserves memory for its SP and SPMC framework notification bitmaps before the Hypervisor initializes it.
- 3. The Hypervisor uses the FFA\_NOTIFICATION\_BITMAP\_CREATE interface to request the SPMC to allocate the SP and SPMC framework notification bitmaps for the VM prior to its initialization (see 18.1 FFA\_NOTIFICATION\_BITMAP\_CREATE).
- 4. The Hypervisor does not initialize a VM if memory cannot be reserved for all its notification bitmaps.
- 5. For a SP, the SPMC reserves memory for its VM, SP and framework notification bitmaps before initializing it.
- 6. The SPMC does not initialize a SP if memory cannot be reserved for its notification bitmaps.
- 7. The Hypervisor uses the FFA\_NOTIFICATION\_BITMAP\_DESTROY interface to inform the SPMC when it destroys a VM (see 18.2 FFA\_NOTIFICATION\_BITMAP\_DESTROY). The SPMC frees memory for the VM's SP and SPMC framework notification bitmaps.

Within an endpoint, there could be one or more consumers of its VM and SP notifications. The mechanism used by the endpoint to manage access to its notifications amongst their consumers is IMPLEMENTATION DEFINED.

Figure 10.2 illustrates how the Hypervisor and SPMC create notification bitmaps on behalf of a VM and SP respectively.




Figure 10.2: Notification bitmap creation for a VM and SP

## 10.4 Notification configuration

A Receiver and its scheduler configure a notification as described below, before it can be signaled by other endpoints and partition managers. Also see 10.5 *Notification signaling*.

- 1. The Receiver and its scheduler configure support for handling interrupts used by the Framework for notification signaling. See 10.4.1 *Notification interrupt setup*.
- 2. The Receiver binds a non-framework notification to an endpoint that is allowed to signal it. See 10.4.2 *Notification binding*.

## 10.4.1 Notification interrupt setup

The following rules govern the configuration of interrupts used by the Framework for signaling notifications.

- 1. The Framework uses the *Schedule Receiver interrupt* to inform the Receiver's scheduler that the Receiver must be run to handle a pending notification.
- 2. The Framework uses the *Notification pending interrupt* to inform the Receiver that it has a pending notification. This is a virtual interrupt and is used by the following type of Receivers.
  - 1. A VM running under a Hypervisor.
  - 2. An S-EL1 SP running under a S-EL2 SPMC.
- 3. A Receiver's scheduler obtains the description of the *Schedule Receiver interrupt* by invoking the FFA FEATURES interface (see 14.3 FFA FEATURES).

Feature ID 0x2 is allocated to obtain a description of the *Schedule Receiver interrupt*.

The description of the Schedule Receiver interrupt is encoded as specified in Table 14.13.

4. A Receiver obtains the description of the *Notification pending interrupt* by invoking the FFA\_FEATURES interface (see 14.3 FFA\_FEATURES).

Feature ID 0xI is allocated to obtain a description of the *Notification pending interrupt*.

The description of the Notification pending interrupt is encoded as specified in Table 14.13.

Figure 10.3 illustrates an example setup of the *Schedule Receiver interrupt* in the primary endpoint for a Receiver endpoint.

• The Receiver endpoint has a counterpart driver in the primary endpoint. The primary endpoint implements an FF-A driver that allows access to Framework functionality to other drivers including the Receiver endpoint driver. The Receiver endpoint driver runs an execution context of the Trusted OS in response to requests from a client application or a pending notification.

From the Framework's perspective, the primary scheduler is the Receiver's scheduler in this example. Within the primary endpoint, the Receiver endpoint driver is the Receiver's scheduler.

- The FF-A driver discovers the Schedule Receiver interrupt.
- The Receiver endpoint driver registers a callback function with the FF-A driver.
- The FF-A driver calls this function if there is a pending notification for the Receiver endpoint and it must be scheduled by its driver.




Figure 10.3: Schedule receiver interrupt setup in primary endpoint

Figure 10.4 illustrates an example setup of the notification pending interrupt in a Receiver endpoint.

- The Receiver endpoint implements a service driver that can receive notifications. It also implements an FF-A driver that allows access to Framework function to the service driver.
- The FF-A driver discovers the notification pending interrupt.
- The Receiver service driver requests the FF-A driver to allocate a set of notification IDs. The notifications are used by clients to access this service.
- The Receiver service driver registers a callback function with the FF-A driver.
- The FF-A driver calls this function if there is a pending notification allocated to the Receiver service driver.




Figure 10.4: Notification pending interrupt setup in a Receiver endpoint

### 10.4.1.1 Interrupt properties

The following rules govern the properties of the Schedule Receiver interrupt.

- 1. The type of interrupt should be inferred from the interrupt ID specified in Table 14.13. For example, in the Arm GIC architecture, the interrupt ID indicates whether it is a PPI, SGI or SPI.
  - 1. If the interrupt is a PPI, the same interrupt ID is used for this interrupt on all PEs in the system.
  - 2. If the interrupt is an SGI, it is not signaled such that multiple PEs receive the interrupt independently and concurrently. The interrupt is signaled so that only a single PE receives it.

The Arm GIC architecture allows signaling of an SGI through the targeted list model. In this model, upon a write to the *ICC\_SGIxR\_EL1* or *ICC\_ASGI1R\_EL1* register, multiple PEs could receive the interrupt independently. The above rule disallows this signaling model. Instead, an SGI can be signaled only to the current PE like a PPI.

- 2. The interrupt is edge-triggered.
- 3. The Security state of the interrupt is Non-secure.

The delivery of the physical *Schedule Receiver interrupt* from the Secure state to the Non-secure state depends upon the state of the interrupt controller as configured by the Hypervisor. This is beyond the control of the Secure world. It is possible that the interrupt gets lost.

• For example, the *Schedule Receiver interrupt* could be a PPI and signaled on a PE when the Hypervisor is about to turn the PE off through a PSCI CPU\_OFF call. The interrupt would not be handled by the

Hypervisor in this scenario.

The Framework makes the following recommendation w.r.t use of an SGI as the Schedule Receiver interrupt.

• The Arm GIC specification defines 16 SGIs. It recommends that they are equally divided between the Non-secure and Secure states. General-purpose operating systems in the Non-secure state typically do not have SGIs to spare. The usage of SGIs in the Secure state is limited. It is more likely that software in the Secure world does not use all the SGIs allocated to it. Arm recommends that the Secure world software donates an unused SGI to the Normal world for use as the Schedule Receiver interrupt. This implies that Secure world software must configure the SGI in the GIC as a Non-secure interrupt before presenting it to the Normal world through the FFA\_FEATURES ABI as described in 10.4.1 Notification interrupt setup.

The rules that govern the properties of the *Notification pending interrupt* are the same as the rules for the *Schedule Receiver interrupt* except for the following.

- 1. The type of the *Notification pending interrupt* is either a PPI or SGI.
- 2. The Security state of the *Notification pending interrupt* is the same as the Security state of the endpoint it is targeted to.

## 10.4.2 Notification binding

A Receiver must bind a non-framework notification to a Sender before the latter can signal the notification to the former. Effectively, the Receiver assigns one or more *doorbells* to a specific Sender. Only the Sender can ring these *doorbells*.

The following rules govern the binding of notifications.

- 1. A Receiver uses the FFA\_NOTIFICATION\_BIND interface to bind one or more notifications to the Sender. (see 18.3 FFA\_NOTIFICATION\_BIND).
- 2. A notification is not bound to any Sender endpoint at the time of the Receiver initialization.
- 3. A notification is signaled and pended only if it is bound to a Sender endpoint.
- 4. The notification bitmap in which a notification is bound to a Sender endpoint is determined by the security state of the Sender endpoint.
  - 1. If the Sender is a VM, the VM notifications bitmap is used.
  - 2. If the Sender is a SP, the SP notifications bitmap is used.
- 5. A Receiver endpoint un-binds a notification from a Sender endpoint to stop the notification from being signaled. It uses the FFA\_NOTIFICATION\_UNBIND interface to do this (see 18.4 FFA\_NOTIFICATION\_UNBIND).
- 6. A notification is unbound only if it is not in a pending state.
- 7. A notification is one of the following types.
  - It is signaled to and handled by a specific execution context or vCPU of the Receiver endpoint. These notifications are called *Per-vCPU notifications*. The vCPU is specified by the Sender.
  - It is signaled to the Receiver endpoint and is handled by an execution context or vCPU that is chosen by the Receiver's scheduler or partition manager through an IMPLEMENTATION DEFINED mechanism. These notifications are called *Global notifications*.

A Receiver can have one or more *per-vCPU* and *global* notifications pending at any point of time. Additionally, the same *per-vCPU* notification could pend for multiple vCPUs of the same Receiver at the same time. Also see 10.5 *Notification signaling*.

- 8. The type of notification is specified by the Receiver endpoint when the notification is bound to the Sender endpoint.
- 9. An unbound notification is neither global nor per-vCPU i.e., it does not have a type associated with it.

Figure 10.5 illustrates an example flow of how a VM can bind a global notification to a SP




Figure 10.5: Binding a global notification from VM to SP

An IMPLEMENTATION DEFINED mechanism is used by a Receiver and a Sender to negotiate the notification ID that the Sender will use to signal to the Receiver. Figure 10.6 illustrates an example flow of how,

- A SP binds a global notification to a VM.
- The VM discovers the identity of the notification.




Figure 10.6: Notification binding between a VM and SP

## 10.5 Notification signaling

Notification signaling is performed in the three phases.

- 1. The Sender requests the Receiver's partition manager to ring a doorbell that was bound to the Sender by the Receiver.
- 2. The Sender's partition manager informs the Receiver's scheduler that one of the Receiver's doorbells has been rung.
- 3. The Receiver obtains CPU cycles e.g. it is run by its scheduler. It obtains the identity of the doorbell that was rung from its partition manager.

The following rules govern the signaling of notifications.

- 1. A Sender uses the FFA\_NOTIFICATION\_SET interface to signal a notification to the Receiver (see 18.5 *FFA\_NOTIFICATION\_SET*).
- 2. The notification bitmap in which a notification is signaled to the Receiver is determined by the security state of the Sender endpoint.
  - 1. If the Sender is a VM, the VM notifications bitmap is used.
  - 2. If the Sender is a SP, the SP notifications bitmap is used.
- 3. For a global notification pended by a Sender, subsequent invocations of the FFA\_NOTIFICATION\_SET interface by the same Sender for the same notification have no effect until the notification is cleared.
- 4. For a per-vCPU notification pended by a Sender, subsequent invocations of the FFA\_NOTIFICATION\_SET interface by the same Sender for the same notification and Receiver vCPU have no effect until the notification is cleared for that Receiver vCPU.
- 5. A Receiver determines that it has a pending notification through one or more of the following mechanisms.
  - 1. The partition manager signals the virtual Notification pending interrupt to the Receiver.

The interrupt is signaled when the target execution context of the Receiver next enters the running state.

- 1. For a *per-vCPU* notification, the target execution context is specified by the Sender in the invocation of the FFA\_NOTIFICATION\_SET interface.
- 2. For a *global* notification, the target execution context is determined by the partition manager of the Receiver through an IMPLEMENTATION DEFINED mechanism.

This mechanism is applicable to only partitions that run in EL1 or S-EL1.

- 2. The Receiver's scheduler uses a Direct request interface to run and inform the Receiver through a partition message that it has a pending notification.
- 3. The Receiver uses the FFA\_NOTIFICATION\_GET interface to poll if it has pending notifications.
- 6. A Receiver endpoint uses the FFA\_NOTIFICATION\_GET interface to retrieve its pending notifications (see 18.6 FFA\_NOTIFICATION\_GET).

For example, a S-EL1 SP could invoke this interface while handling the Notification pending interrupt.

- A pending notification is cleared by a partition manager when it is retrieved by the Receiver endpoint as described below.
  - 1. The Hypervisor clears a pending notification in the VM and Hypervisor notifications bitmap of a VM.
  - 2. The SPMC clears a pending notification in the SP and SPMC notifications bitmap of a VM.
  - 3. The SPMC clears a pending notification in all notifications bitmap of a SP.

8. The *Schedule Receiver interrupt* (see 10.4.1 *Notification interrupt setup*) is used by the Partition manager to inform the Receiver's scheduler that the Receiver has one or more pending notifications. Assertion of this interrupt to signal a pending notification is the responsibility of the partition manager that writes to the notifications bitmap of the Receiver.

The partition manager uses an IMPLEMENTATION DEFINED policy to determine when the *Schedule Receiver* interrupt must be asserted in response an invocation of the FFA\_NOTIFICATION\_SET interface. The interrupt could be asserted before or after an invocation of this interface completes.

This interrupt is used only if the Partition manager and the Receiver's scheduler reside in separate exception levels.

- 9. The Receiver's scheduler uses the FFA\_NOTIFICATION\_INFO\_GET interface to retrieve the list of endpoints that have pending notifications and must be run (see 18.7 FFA\_NOTIFICATION\_INFO\_GET).
- 10. A notification could be signaled by a Sender in the Secure world to a VM. The Hypervisor needs to determine which VM and vCPU (in case a per-vCPU notification is signaled) has a pending notification in this scenario. It obtains this information through an invocation of the FFA\_NOTIFICATION\_INFO\_GET ABI at the Non-secure physical FF-A instance.

## 10.5.1 Example signaling flows

This section describes some example notification signaling flows between the Normal and Secure worlds. The following scenarios are considered.

- 1. SP0 sends a notification to SP1.
- 2. SP0 sends a notification to VM0.
- 3. SP0 sends a notification to its scheduler.

For the sake of simplicity, the following assumptions have been made.

- 1. Schedulers of all Receivers are implemented in the primary endpoint.
- 2. The primary endpoint is responsible for handling physical G1NS interrupts. The Hypervisor does not signal the virtual *Notification pending interrupt* to the primary endpoint.
- 3. There could be multiple PEs in the system. However, the scenarios encountered in notification signaling due to the presence of multi-processing are ignored.
- 4. SP0 is an MP-capable partition. Each execution context of SP0 is pinned to a physical PE on the system. Also see 7.4.1 *Discovery and setup*.
- 5. The endpoints bind the following notifications as described in 10.4.2 *Notification binding*.
  - 1. SP1 binds global notification 5 to SP0.
  - 2. VM0 binds global notification 0 to SP0.
  - 3. SP0's scheduler in the primary endpoint binds per-vCPU notification 1 to SP0.
- 6. Each endpoint uses an IMPLEMENTATION DEFINED mechanism to inform another endpoint about a notification it can signal.

For example, a SP's scheduler could inform the SP about a notification that it can signal by sending it a Direct message through the *FFA\_MSG\_SEND\_DIRECT\_REQ* ABI.

- 7. The *Schedule Receiver interrupt* is a physical PPI or a SGI that is signaled on the same PE on which the notification is signaled.
- 8. The discovery and setup associated with the *Schedule Receiver interrupt* and *Notification pending interrupt* is performed by the endpoints and their schedulers as described in 10.4.1 *Notification interrupt setup*.

## 10.5.1.1 SP0 signals a notification to SP1, VM0 and its scheduler

Figure 10.7 illustrates an example flow where SP0 sends notifications to SP1, VM0 and its scheduler in the primary endpoint while handling a Secure interrupt that preempted the Normal world. It is assumed that the execution context of SP0 and VM0 on the PE where the interrupt triggers is in a *waiting* state.




Figure 10.7: Signaling from SP0 to SP1, VM0 and its scheduler

## 10.5.1.2 Primary endpoint handles Schedule Receiver interrupt

Figure 10.8 illustrates an example flow where the FF-A driver in the primary endpoint handles the *Schedule Receiver interrupt*.

Figure 10.9 illustrates an example flow where the SP1 driver in the primary endpoint schedules an SP1 execution context in response to the *Schedule Receiver interrupt*.

Figure 10.10 illustrates an example flow where the VM0 driver in the primary endpoint schedules a VM0 execution context in response to the *Schedule Receiver interrupt*.

Figure 10.11 illustrates an example flow where the SP0 driver in the primary endpoint handles the notification pended by SP0.




Figure 10.8: Schedule Receiver interrupt handling in primary endpoint




Figure 10.9: SP1 driver in primary endpoint schedules SP1




Figure 10.10: VM0 driver in primary endpoint schedules VM0




Figure 10.11: SP0 driver in primary endpoint receives a notification

## 10.6 Notification state machine

Figure 10.12 describes the state diagram of a notification.




Figure 10.12: Notification state transition diagram

# 10.7 Compliance requirements

The following rules govern discovery of support for notifications.

- 1. Support for receipt of notifications is optional. If an endpoint implements this support, it specifies this in its manifest (see Chapter 5 Setup).
- 2. A partition manager can choose to not implement support for notifications. It does not initialize an endpoint if this support is requested through the endpoint manifest.
  - It is possible that the Hypervisor does not implement support for notifications while the SPMC and one or more SPs do. Notifications will not be delivered in this configuration since there is no recipient of the *Schedule Receiver interrupt* in the Normal world. The system integrator must ensure that notifications are supported by the Hypervisor before enabling use of this feature by the SPMC or SPs.
- 3. An FF-A component in the Normal world uses an FF-A discovery interface to determine if another endpoint supports receipt of notifications (see 6.2 *Partition discovery*).
- 4. An invocation of the FFA\_FEATURES interface with Feature IDs 0x1 and 0x2 or any notification ABI, completes with an invocation of the FFA\_ERROR interface with the NOT\_SUPPORTED error code, if the callee does not support notifications.
- 5. An invocation of the FFA\_FEATURES interface by an endpoint, with Feature ID 0x1 or any Notification ABI, apart from FFA\_NOTIFICATION\_INFO\_GET and FFA\_NOTIFICATION\_SET, completes with an invocation of the FFA\_ERROR interface with the NOT\_SUPPORTED error code, if the endpoint does not support receipt of notifications.
- 6. An invocation of any notification ABI by an endpoint that does not support receipt of notifications completes with an invocation of the *FFA ERROR* interface with the *NOT SUPPORTED* error code.

The compliance requirements for an implementation of FF-A notifications at an FF-A instance are expressed as the set of ABIs and features that must be implemented at that instance. These requirements are listed in Table 10.3.

Table 10.3: Compliance requirements for FF-A notifications

Caller role	Instance	Mandatory Interface	Conduit
Sender	<ul> <li>Secure or NS virtual</li> <li>NS physical<sup>2</sup></li> <li>Secure physical<sup>3</sup></li> </ul>	• FFA_NOTIFICATION_SET	SMC, HVC, SVC
Scheduler	<ul><li>NS virtual</li><li>NS physical</li></ul>	• FFA_NOTIFICATION_INFO_GET	SMC, HVC
		• Handler for Schedule receiver interrupt.	Physical IRQ
Receiver	<ul><li>Secure or NS virtual</li><li>Secure physical</li><li>Non-secure physical</li></ul>	<ul><li>FFA_NOTIFICATION_BIND</li><li>FFA_NOTIFICATION_UNBIND</li><li>FFA_NOTIFICATION_GET</li></ul>	SMC, HVC, SVC
		• Handler for Notification pending interrupt.	Virtual IRQ

<sup>&</sup>lt;sup>2</sup>Interfaces are mandatory at this instance in the absence of an Hypervisor.

<sup>&</sup>lt;sup>3</sup>Interfaces are mandatory at this instance between the SPMC and a logical S-EL1 SP.

Caller role	Instance	Mandatory Interface	Conduit
Hypervisor or OS kernel <sup>4</sup>	NS physical	<ul> <li>FFA_NOTIFICATION_BITMAP_CREATE</li> <li>FFA_NOTIFICATION_BITMAP_DESTROY</li> <li>FFA_NOTIFICATION_BIND</li> <li>FFA_NOTIFICATION_UNBIND</li> <li>FFA_NOTIFICATION_SET</li> <li>FFA_NOTIFICATION_GET</li> <li>FFA_NOTIFICATION_INFO_GET</li> </ul>	SMC
S-EL2 or S-EL1 SPMC <sup>5</sup>	Secure physical	<ul> <li>FFA_NOTIFICATION_BITMAP_CREATE</li> <li>FFA_NOTIFICATION_BITMAP_DESTROY</li> <li>FFA_NOTIFICATION_BIND</li> <li>FFA_NOTIFICATION_UNBIND</li> <li>FFA_NOTIFICATION_SET</li> <li>FFA_NOTIFICATION_GET</li> <li>FFA_NOTIFICATION_INFO_GET</li> </ul>	ERET

<sup>&</sup>lt;sup>4</sup>See 10.9 *Notification support without a Hypervisor*.
<sup>5</sup>Interface invocations from the Hypervisor are forwarded by the SPMD through the ERET conduit to the SPMC in S-EL2 or S-EL1.

#### 10.8 Framework Notifications

Framework notifications are doorbells that are rung by the partition managers to signal common events to an endpoint. These doorbells cannot be rung by an endpoint directly. A partition manager can signal a Framework notification in response to an FF-A ABI invocation by an endpoint.

In this version of the Framework, the following doorbells are supported.

1. RX buffer full notification. See 10.8.1 RX buffer full notification.

#### 10.8.1 RX buffer full notification

This notification is signaled by a partition manager during transmission of a partition message through Indirect messaging to,

- 1. Inform the message Receiver's scheduler that the Receiver must be run.
- 2. Inform an endpoint that it has a pending message in its RX buffer.

Also see 7.3 Indirect messaging usage.

The following rules govern usage of this notification.

- 1. This notification is signaled by setting Bit[0] in the framework notifications bitmap of an endpoint.
  - 1. This notification is reserved in both the SPMC and Hypervisor framework notifications bitmaps of every endpoint.
  - 2. This notification is signaled to only those endpoints that can receive messages through Indirect messaging.
- 2. In response to an FFA\_MSG\_SEND2 invocation by a Sender endpoint, the Framework performs the following actions after the message is copied from the TX buffer of the Sender to the RX buffer of the Receiver.
  - 1. The notification is pended in the framework notification bitmap of the Receiver.
    - 1. If the Sender is a SP, the notification is pended in the SPMC framework notifications bitmap of the Receiver.
    - 2. If the Sender is a VM, the notification is pended in the Hypervisor framework notifications bitmap of the Receiver.
    - 3. If the Receiver is a SP, the notification is pended by the SPMC irrespective of whether the Sender is a VM or a SP.
    - 4. If the Receiver is a VM, the notification is pended by the SPMC if the Sender is a SP. It is pended by the Hypervisor if the Sender is a VM.
  - 2. The partition manager of the endpoint that contains Receiver's scheduler pends the *Schedule Receiver* interrupt for this endpoint.

The Receiver receives the notification as described in 10.5 *Notification signaling* and copies out the message from its RX buffer.

# 10.9 Notification support without a Hypervisor

Support for notifications on an Arm A-profile system without a Hypervisor is described below,

- 1. Only *SP notifications* and *Framework notifications* from the SPMC can be signaled to the OS Kernel. The SPMC has read-write and an SP has write-only permission on the notification bitmaps of the OS Kernel.
- 2. Both SP and VM notifications and Framework notifications from the SPMC and Hypervisor can be signaled to an SP from the OS Kernel.
  - This is because it is not possible for the Secure world to reliably determine the presence or absence of the Hypervisor in the Normal world.
- 3. The OS Kernel has the same permissions on the *VM and Hypervisor's framework notification* bitmaps of an SP as the Hypervisor.
- 4. The bits corresponding to *VM notifications* in the notifications bitmap of the OS kernel are read-as-zero and write-ignore.
- 5. The bits corresponding to notifications from the Hypervisor in the framework notifications bitmap of the OS kernel are read-as-zero and write-ignore.
- 6. The SPMC acts as the partition manager of the OS Kernel for the purposes of,
  - 1. Signaling a notification to a SP.
  - 2. Retrieving pending notifications for the OS Kernel.
- 7. The OS Kernel uses *ID 0* (see Chapter 6 *Identification and Discovery*) as its endpoint *ID* as applicable in the notification ABIs listed in Chapter 18 *Notification interfaces*.
- 8. The OS Kernel uses the FFA\_NOTIFICATION\_BITMAP\_CREATE interface to request the SPMC to allocate the SP and SPMC framework notification bitmaps during its initialization (see 18.1 FFA\_NOTIFICATION\_BITMAP\_CREATE).
  - Figure 10.13 illustrates notification bitmap creation for the OS Kernel.
- The OS Kernel uses the FFA\_NOTIFICATION\_BITMAP\_DESTROY interface to inform the SPMC prior to reset or shutdown (see 18.2 FFA\_NOTIFICATION\_BITMAP\_DESTROY). The SPMC frees memory for the OS Kernel's SP and SPMC framework notification bitmaps.
- 10. The OS Kernel determines the absence of a Hypervisor through the following mechanisms.
  - 1. It invokes the FFA\_FEATURES ABI with the function ID of the FFA\_NOTIFICATION\_BITMAP\_CREATE interface.
  - 2. It invokes the FFA\_NOTIFICATION\_BITMAP\_CREATE interface directly and it does not complete with the *NOT SUPPORTED* error code of the FFA\_ERROR interface.
- 11. Discovery and setup of the Schedule Receiver interrupt is done by the OS Kernel as the primary endpoint.
- 12. The *Notification pending interrupt* is a virtual interrupt and not used for signaling to the OS Kernel that it has a pending notification.
- 13. The OS Kernel is the Receiver endpoint for the purposes of binding and unbinding notifications.
- 14. The OS Kernel uses the FFA\_NOTIFICATION\_SET interface to signal a notification to a SP. The notification is signaled through the VM notifications bitmap of the SP.
  - The SPMC pends the *Schedule Receiver interrupt* to inform the OS Kernel that one or more SPs have pending notifications and must be run.
- 15. An SP uses the FFA\_NOTIFICATION\_SET interface to signal a notification to the OS Kernel. The notification is signaled through the SP notifications bitmap of the OS Kernel.

The SPMC pends the *Schedule Receiver interrupt* to inform the OS Kernel that it has pending notifications that must be handled when it is run next.

- 16. The OS Kernel uses the FFA\_NOTIFICATION\_INFO\_GET interface to,
  - 1. Retrieve the list of SPs that have pending notifications and must be run.
  - 2. Determine if it has pending notifications.
- 17. The SP's scheduler in the OS Kernel uses a Direct request interface to run and inform the SP through a partition message that it has a pending notification.
- 18. The OS Kernel uses the FFA\_NOTIFICATION\_GET interface to retrieve its pending notifications and handle them.




Figure 10.13: Notification bitmap creation for an OS Kernel and SP

Chapter 11 **Memory Management** 

#### 11.1 Overview

The Firmware Framework describes mechanisms and interfaces that enable FF-A components to manage access and ownership of memory regions in the physical address space to fulfill use cases such as:

- DRM protected video path.
- Communication with a VM with pre-configured machine learning frameworks,
- Biometric authentication and Secure payments.

FF-A components can use a combination of Framework and Partition messages to manage memory regions in the following ways.

- 1. The Owner of a memory region can transfer its ownership to another FF-A endpoint.
- 2. The Owner of a memory region can transfer its access to one or more FF-A endpoints.
- 3. The Owner of a memory region can share access to it with one or more FF-A endpoints.
- 4. The Owner can reclaim access to a memory region after the FF-A endpoints that were granted access to that memory region have relinquished their access.

All FF-A components except for EL3 LSPs that are not co-resident with the EL3 SPMC can use the memory management interfaces described in this chapter.

# 11.2 Address translation regimes

Memory management relies on the two fundamental operations of mapping and un-mapping a memory region from the stage of a translation regime managed by a partition manager on behalf of a physical partition. This enables the Framework to enforce isolation of the physical address space through the use of access and ownership attributes described in 11.3 Ownership and access attributes. The translation regime and the stage depend on the type of physical partition as follows.

- 1. The Hypervisor creates and manages stage 2 translations on behalf of a EL1 PE endpoint, in the Non-secure EL1&0 translation regime, when EL2 is enabled.
- 2. The Hypervisor creates and manages stage 2 translations for a Non-secure Stream ID assigned to an independent or dependent peripheral device, in the Non-secure EL1&0 translation regime in the SMMU. A SEPID is used to identify the stage 2 translation tables (see 4.2.3 Other DMA isolation models).
- 3. The SPMC creates and manages stage 2 translations on behalf of a S-EL1 PE endpoint in the Secure EL1&0 translation regime, when S-EL2 is enabled.
- 4. The SPMC creates and manages stage 1 translations on behalf of a S-EL0 PE endpoint in the Secure EL2&0 translation regime, when S-EL2 is enabled.
- 5. The SPMC creates and manages stage 1 translations on behalf of a S-EL0 PE endpoint in the Secure EL1&0 translation regime, when S-EL2 is disabled.
- 6. The SPMC creates and manages stage 2 translations for a Secure Stream ID assigned to an independent or dependent peripheral device in the Secure EL1&0 translation regime in the SMMU. A SEPID is used to identify the stage 2 translation tables (see 4.2.3 Other DMA isolation models).

The role of the Hypervisor or SPMC in managing a stage of the translation regime of a logical partition that is not co-resident with them is IMPLEMENTATION DEFINED.

# 11.3 Ownership and access attributes

The Hypervisor, SPM, and all endpoints have *access* and *ownership* attributes associated with every memory region in the physical address space.

*Access* determines the level of visibility an FF-A component has of a physical memory region at a point in time. Table 11.1 describes the levels of access an FF-A component can have for a memory region.

Table 11.1: Access states

No.	Access state	Acronym	Description
1	No access	NA	A component has <i>no</i> access to a memory region. It is not mapped in the component's translation regime.
2	Lent access	LA	A component has <i>no</i> access to a memory region. It is not mapped in the component's translation regime but it is mapped in the translation regime of at least one other component.
3	Exclusive access	EA	A component has exclusive access to a memory region. It is mapped only in the component's translation regime.
4	Shared access	SA	A component has shared access to a memory. It is mapped in the component's translation regime and the translation regime of at least one other component.

A component has access to a memory region with one of the following combinations of data and instruction access permissions.

- Read-only, Execute-never.
- Read-only, Executable.
- Read/write, Execute-never.

*Ownership* is a software attribute that determines if a component can allocate and grant access to a memory region to another component. Table 11.2 describes the ownership states applicable to an FF-A component for a physical memory region.

Table 11.2: Ownership states

No.	Ownership state	Acronym	Description
1	Owner	Owner	Component owns the memory region.
2	Not Owner	!Owner	Component does not own the memory region.

A component that has access to a memory region without ownership is called the *Borrower*. A component that lends access to a memory region it owns is called the *Lender*. Only the *Owner* of a memory region can be its *Lender*.

A component can own a memory region without having access to it. An Owner without access can still allocate chunks from the memory region and request the partition manager to lend it to one or more Borrowers. An example of this memory usage model is when a pool of Secure memory is owned by an OS in the Normal world. It cannot access the memory but can lend it to a S-Endpoint to implement a use case like protected video path setup.

Access control must be enforced through an IMPLEMENTATION DEFINED mechanism and/or by encoding these

permissions in the translation regime of a physical endpoint managed by the partition manager (see 11.2 Address translation regimes).

Ownership of a memory region must be assigned and tracked by the Hypervisor and SPMC for both logical and physical partitions through an IMPLEMENTATION DEFINED mechanism.

An endpoint requests access to and/or ownership of a memory region through its partition manifest during boot time (also see Table 5.2).

The Framework assumes that ownership and access attributes are,

- 1. Not enforceable by the Hypervisor or SPMC for a logical partition resident in a separate exception level.
- 2. Enforced by the Hypervisor or SPMC for a co-resident logical partition through an IMPLEMENTATION DEFINED mechanism.

The attributes can be still used to facilitate migration of the partition from being logically isolated to being physically isolated.

### 11.3.1 Ownership and access rules

The SPM and Hypervisor must enforce the following general ownership and access rules to memory regions.

- 1. The size of a memory region to which ownership and access rules apply must be a multiple of the smallest translation granule size supported on the system.
  - It is 4K in the AArch32 Execution state.
  - A EL1 or S-EL1 partition must discover this by reading the ID\_AA64MMFR0\_EL1 System register in the AArch64 Execution state.
  - A S-ELO SP must determine this through an IMPLEMENTATION DEFINED discovery mechanism for example, DT or ACPI tables.
- 2. A normal memory region must be mapped with the Non-secure security attribute in any component that is granted access to it.
- 3. A Secure memory region must be mapped with the Secure security attribute in any component that is granted access to it.
- 4. Each memory region in the physical address space must have a single Owner.
- 5. Only the Owner of a memory region can grant access to it to one or more Borrowers in the system.
- 6. Only the Owner of a memory region can transfer its ownership to another endpoint in the system.
- 7. The Owner of a memory region must not be able to change its ownership or access attributes until all Borrowers have relinquished access to it.
- 8. The number of distinct components to whom an Owner can grant access to a memory region is IMPLEMENTATION DEFINED.
- 9. If an SP is terminated because of a fatal error condition, access to the memory regions of the SP is transferred to the SPM.
- 10. If a VM is terminated because of a fatal error condition, access to the memory regions of the VM and their ownership are transferred to the Hypervisor.
- 11. If the Hypervisor or OS kernel are terminated because of a fatal error condition, access to their memory regions and ownership are transferred to the SPM.

#### 11.3.2 Ownership and access states

Table 11.3 describes valid combinations of access and ownership states applicable to an FF-A component for a memory region.

Table 11.3: Valid combinations of ownership and access states

No.	Ownership state	Access state	Acronym	Description
1	Not Owner	No access	!Owner-NA	Component has neither ownership nor access to the memory region. Another component owns it and might have access to it. Other components might have access to it too.
2	Not Owner	Exclusive access	!Owner-EA	Component has exclusive access without ownership of the memory region.
3	Not Owner	Shared access	!Owner-SA	Component has shared access with one or more components without ownership of the memory region.
4	Owner	No access	Owner-NA	Component owns the memory region and has no access to the memory region. No other component has access to the memory region either.
5	Owner	Exclusive access	Owner-EA	Component owns the memory region and has exclusive access to it.
6	Owner	Shared access	Owner-SA	Component owns the memory region and shares access to it with one or more components.
7	Owner	Lent access	Owner-LA	Component owns the memory region and has no access to the memory region. It has,  • Either granted exclusive access to the memory region to another component.  • Or shared access to the memory region among other components.

# 11.4 Memory management transactions

This version of the Framework describes transactions that enable endpoints to manage access and ownership of physical memory regions. These transactions are listed in Table 11.4.

- Each transaction involves a memory region, an Owner endpoint (Endpoint A) and at least one another endpoint (Endpoint B).
- Each transaction triggers a transition from one valid combination of ownership and access states listed in Table 11.5 to another.
- The transition to effect the transaction is performed in one or more steps described in 11.4.2 *Transaction life cycle*.
- Each step is performed by invoking an FF-A ABI listed in Chapter 17 Memory management interfaces.

**Table 11.4: Memory region transactions** 

No.	Transaction	Description
1.	Donate	• Endpoint A transfers ownership of a memory region it owns to endpoint B. See 11.5 <i>Donate memory transaction</i> .
2.	Lend	<ul> <li>Endpoint A transfers access to a memory region to only endpoint B. Endpoint B gains exclusive access to the memory region.</li> <li>Endpoint A transfers access to a memory region to endpoint B and at least one other endpoint simultaneously. Endpoint B gains shared access to the memory region.</li> <li>See 11.6 Lend memory transaction.</li> </ul>
3.	Share	• Endpoint A grants access to a memory region to endpoint B and optionally to other endpoints simultaneously. See 11.7 Share memory transaction.
4.	Reclaim	• Endpoint A reclaims exclusive access to a memory region it had lent or shared with Endpoint B.

Table 11.5: Valid combinations of start and end ownership and access states in a memory management transaction

No.	Endpoint A state	Endpoint B state	Description
1	Owner-EA	!Owner-NA	Endpoint A has exclusive access and ownership of the memory region that is inaccessible from endpoint B.
2	Owner-NA	!Owner-NA	Endpoint A has no access to the memory region it owns. The region is inaccessible from endpoint B.
3	!Owner-NA	Owner-EA	Endpoint B has exclusive access and ownership of the memory region that is inaccessible from endpoint A.
4	Owner-LA	!Owner-EA	Endpoint A owns the memory region and has granted exclusive access to the memory region to endpoint B.

No.	Endpoint A state	Endpoint B state	Description
5	Owner-LA	!Owner-SA	Endpoint A has transferred access to a memory region it owns. Access to the memory region is shared between endpoint B and at least one other endpoint.
6	Owner-SA	!Owner-SA	Endpoint A shares access to a region of memory it owns with endpoint B and possibly other endpoints.

#### **U Implementation Note**

FF-A components should track the state of a memory region during a memory management transaction as follows,

- An Owner tracks the level of access it has to a memory region.
- An Owner tracks the level of access that Borrowers have to a memory region along with the identity of the Borrowers.
- A Borrower tracks the level of access the Owner has to a memory region along with the identity of the Owner.
- A Borrower tracks the level of access it has to a memory region.
- A Borrower tracks the level of access that other Borrowers have to a memory region along with the identity
  of the Borrowers.
- For each memory region, the SPM and Hypervisor track the following.
  - The identity of each Borrower.
  - The identity of the Owner.
  - The level of access of each Borrower.
  - The level of access of the Owner.

#### 11.4.1 Component roles

The Hypervisor and SPM are responsible for tracking and enforcing the ownership and access attributes of a memory region so that only valid transitions are permitted between states during a memory management transaction. This collective role is termed as a *Relayer*. When both the SPM and Hypervisor are involved in a memory transaction, the SPM must maintain sufficient information such that it does not have dependency on the Hypervisor.

In the absence of the Hypervisor, the OS Kernel subsumes its role as the Relayer.

The SPMD and SPMC collectively fulfill the role of a Relayer as follows.

- The SPMD forwards an FF-A ABI invocation at the Non-secure physical FF-A instance to complete a step in a memory management transaction to the SPMC.
- The SPMC handles FF-A ABI invocations at the Secure physical and virtual FF-A instances from S-Endpoints and those forwarded by the SPMD.

An endpoint can fulfill the role of an Owner, Lender or Borrower (see 11.3 *Ownership and access attributes*) in a memory management transaction. In all transactions, an endpoint is also a Sender or Receiver. This depends on the type of transaction as follows.

- In a transaction to donate ownership of a memory region, the Sender is the current Owner, and the Receiver is the new Owner.
- In a transaction to lend or share access to a memory region, the Sender is the Lender, and the Receiver is the Borrower
- In a transaction to relinquish access to a memory region, the Sender is the Borrower, and the Receiver is the Lender.

In the absence of the Hypervisor, the OS Kernel's roles as the Relayer, Owner, Lender and Borrower are considered to be logically separate from each other. The interface used by internal components that implement these roles to

exchange memory management transactions is IMPLEMENTATION DEFINED.

Table 11.6 specifies the roles each FF-A component can play in a memory management transaction.

Table 11.6: FF-A component roles in a memory management transaction

Config No.	FF-A component	Owner	Lender	Borrower	Relayer
1.	NS-Endpoint	Yes	Yes	Yes	No
2.	S-Endpoint	Yes	Yes	Yes	No
3.	SEPID	Yes	Yes	Yes	No
4.	Hypervisor	No	No	No	Yes
5.	SPM	No	No	No	Yes

Valid combinations of component roles in a transaction to donate, lend or share memory are listed in Table 11.7. A FF-A component can use one or more combinations in a memory management transaction as the Sender.

Valid combinations of component roles in a transaction to relinquish memory are listed in Table 11.8.

Table 11.7: Valid role combinations in donate, lend or share memory transactions

Config No.	Sender	Receiver	Relayer
1.	VM	VM	Hypervisor
2.	VM	NS SEPID	Hypervisor
3.	NS-Endpoint	Secure SEPID	Hypervisor (if present) and SPM
4.	NS-Endpoint	SP	Hypervisor (if present) and SPM
5.	SP	Secure SEPID	SPM
6.	SP	SP	SPM

Table 11.8: Valid role combinations in relinquish memory transactions

Config No.	Sender	Receiver	Relayer
1.	VM	VM	Hypervisor
2.	NS-SEPID	VM	Hypervisor
3.	Secure SEPID	NS-Endpoint	Hypervisor (if present) and SPM
4.	SP	NS-Endpoint	Hypervisor (if present) and SPM
5.	Secure SEPID	SP	SPM
6.	SP	SP	SPM

### 11.4.2 Transaction life cycle

Each transaction described in Table 11.4 takes place in three steps as follows and illustrated in Figure 11.1.

- 1. The Sender sends a Framework message to the Relayer to start a transaction involving one or more Receivers.
- 2. The Sender sends a Partition message requesting each Receiver to complete the transaction.
- 3. Each Receiver sends a Framework message to the Relayer to complete the transaction.

A transaction could be targeted to a *dependent* peripheral device identified by a SEPID (see 4.2.3 *Other DMA isolation models*). In this case, the partition message in *step 2* is sent to the *proxy* endpoint of the device. The proxy endpoint sends a Framework message in *step 3* to validate, authorize and complete the transaction of behalf of the device.

A transaction could be targeted to an *independent* peripheral device identified by a SEPID (see 4.2.3 *Other DMA isolation models*). In this case, an IMPLEMENTATION DEFINED message is sent to this device in *step 2*. The device uses an IMPLEMENTATION DEFINED mechanism to communicate with the Relayer to complete the transaction in *step 3*.

In the SPM configuration where the SPMC is co-resident with a logical SP, the Relayer, Sender and Receiver components are implemented in the same Exception level and software image. The transaction life-cycle for this configuration is as follows.

- When the SP is the Sender, it must use an IMPLEMENTATION DEFINED interface to start the transaction with the SPMC in step 1.
- When the SP is the Receiver, it could use an IMPLEMENTATION DEFINED interface to complete the transaction with the SPMC in step 3.

Alternatively, the SPMC could deliver the Framework message sent in step 1 to the logical SP through an IMPLEMENTATION DEFINED interface. Since the SP is aware of the transaction details, it could choose to accept or reject the transaction and inform the SPMC at this step. Successful completion of step 1 by the SPMC could be treated as a successful completion of the entire transaction. Steps 2 & 3 would not be required in this case.

The choice of mechanism used by the Sender and the Receiver SP to complete the memory management transaction is IMPLEMENTATION DEFINED.




Figure 11.1: Memory management transaction lifecycle

# 11.5 Donate memory transaction

This transaction is used to transfer the ownership of a memory region from the endpoint that owns it to another endpoint. A list of valid combinations of roles played by various FF-A components in this transaction is specified in Table 11.7.

### 11.5.1 Donate memory state machine

Table 11.9 describes the state machine for donating a memory region from the perspective of two endpoints A & B. A owns the memory region. It attempts to donate the memory region to B. Valid and invalid state transitions in response to this transaction have been listed.

In each valid transition,

- A loses both ownership and access to the memory region and enters the !Owner-NA state.
- B gains ownership and exclusive access to the memory region and enters the Owner-EA state.

Table 11.9: Donate memory transaction state machine

No.	Current Endpoint A state	Current Endpoint B state	Next Endpoint A state	Next Endpoint B state	Description
1	Owner-EA	!Owner-NA	!Owner-NA	Owner-EA	Owner has exclusive access to the memory region and transfers ownership to endpoint B.
2	Owner-NA	!Owner-NA	Error	_	<ul> <li>Owner does not have exclusive access to the memory region. It cannot transfer its ownership.</li> </ul>
3	Owner-NA	!Owner-SA	Error	_	• Owner has lent access to the memory region to endpoint B and possibly other endpoints. It cannot transfer its ownership.
4	Owner-SA	!Owner-NA	Error	_	<ul> <li>Owner has shared access to the memory region with one or more endpoints. It cannot transfer its ownership.</li> </ul>
5	Owner-SA	!Owner-SA	Error	-	<ul> <li>Owner has shared access to the memory region with endpoint B and possibly other endpoints. It cannot transfer its ownership.</li> </ul>

#### 11.5.2 Donate memory transaction lifecycle

This transaction takes place as follows (also see 11.4.2 Transaction life cycle).

 The Owner uses the FFA\_MEM\_DONATE interface to describe the memory region and convey the identity of the Receiver to the Relayer as specified in Table 11.20. This interface is described in 17.1 FFA\_MEM\_DONATE.

- 2. If the Receiver is a *PE endpoint* or a *SEPID* associated with a dependent peripheral device,
  - 1. The Owner uses a Partition message to request the Receiver to retrieve the donated memory region. This message contains a description of the memory region relevant to the Receiver in the form of a globally unique *Handle* (see 11.9.2 *Memory region handle*).
  - 2. The Receiver uses the FFA\_MEM\_RETRIEVE\_REQ and FFA\_MEM\_RETRIEVE\_RESP interfaces to map the memory region in its translation regime and complete the transaction. These interfaces are described in 17.4 FFA\_MEM\_RETRIEVE\_REQ & 17.5 FFA\_MEM\_RETRIEVE\_RESP respectively.
    - In case of an error, the Sender can abort the transaction before the Receiver retrieves the memory region by calling the *FFA\_MEM\_RECLAIM* ABI (see 17.7 *FFA\_MEM\_RECLAIM*).
- 3. If the Receiver is a *SEPID* associated with an independent peripheral device, an IMPLEMENTATION DEFINED mechanism is used by the Sender and Relayer to map and describe the memory region to the Receiver (see 17.1.1 *Component responsibilities for FFA\_MEM\_DONATE*).

### 11.5.3 Donate memory transaction lifecycle example

Figure 11.2 illustrates a transaction to transfer a memory region from one PE endpoint to another.




Figure 11.2: Donate Memory Transaction Lifecycle

# 11.6 Lend memory transaction

This transaction is used by an Owner to transfer its access to a memory region to one or more Borrowers.

- If the region is lent to a single Borrower, it is granted exclusive access to it.
- If the region is lent to more than one Borrower, they are granted shared access to it.

A list of valid combinations of roles played by various FF-A components in this transaction is specified in Table 11.7.

### 11.6.1 Lend memory transaction state machine

Table 11.10 describes the state machine for lending a memory region from the perspective of two components *A* & *B*. *A* owns the memory region. It attempts to relinquish its access to the memory region and grant shared or exclusive access to it to *B*. Valid and invalid state transitions in response to this transaction have been listed.

Table 11.10: Lend memory transaction state machine

No.	Current Endpoint A state	Current Endpoint B state	Next Endpoint A state	Next Endpoint B state	Description
1	Owner-EA	!Owner-NA	Owner-LA	!Owner-EA or !Owner-SA	<ul> <li>Owner has exclusive access to the memory region and relinquishes access to it to one or more Borrowers including endpoint B.</li> </ul>
2	Owner-NA	!Owner-NA	Owner-LA	!Owner-EA or !Owner-SA	region and grants access to it to one
3	Owner-NA	!Owner-EA	Error	-	<ul> <li>Owner has already lent the memory region to endpoint B with exclusive access.</li> </ul>
4	Owner-NA	!Owner-SA	Error	_	<ul> <li>Owner has already lent the memory region to endpoint B and other endpoints.</li> </ul>
5	Owner-SA	!Owner-NA	Error	_	<ul> <li>Owner has already shared the memory region with one or more endpoints. It cannot lend it to endpoint B.</li> </ul>
6	Owner-SA	!Owner-SA	Error	-	• Owner has already shared the memory region with endpoint B and possibly other endpoints.

#### 11.6.2 Lend memory transaction lifecycle

This transaction takes place as follows (also see 11.4.2 Transaction life cycle).

- 1. The Lender uses the *FFA\_MEM\_LEND* interface to describe the memory region and convey the identities of the Borrowers to the Relayer as specified in Table 11.20. This interface is described in 17.2 *FFA\_MEM\_LEND*.
- 2. If a Borrower is a PE endpoint or a SEPID associated with a dependent peripheral device,
  - 1. The Lender uses a Partition message to request each Borrower to retrieve the lent memory region. This message contains a description of the memory region relevant to the Borrower in the form of a globally unique *Handle* (see 11.9.2 *Memory region handle*).
  - 2. Each Borrower uses the FFA\_MEM\_RETRIEVE\_REQ and FFA\_MEM\_RETRIEVE\_RESP interfaces to map the memory region in its translation regime and complete the transaction. These interfaces are described in 17.4 FFA\_MEM\_RETRIEVE\_REQ & 17.5 FFA\_MEM\_RETRIEVE\_RESP respectively.
- 3. If the Borrower is a *SEPID* associated with an independent peripheral device, an IMPLEMENTATION DEFINED mechanism is used by the Lender and Relayer to map and describe the memory region to the Borrower (see 17.2.1 *Component responsibilities for FFA\_MEM\_LEND*).
- 4. In case of an error, the Lender can abort the transaction before the Borrower retrieves the memory region by calling the *FFA\_MEM\_RECLAIM* ABI (see 17.7 *FFA\_MEM\_RECLAIM*).

#### 11.6.3 Lend memory transaction lifecycle example

Figure 11.3 illustrates a transaction to lend a memory region from one PE endpoint to another.




Figure 11.3: Lend Memory Transaction Lifecycle

# 11.7 Share memory transaction

This transaction is used by an Owner of a memory region to share access to it with one or more Borrowers.

A list of valid combinations of roles played by various FF-A components in this transaction is specified in Table 11.7.

### 11.7.1 Share memory transaction state machine

Table 11.11 describes the state machine for sharing a memory region from the perspective of two components A & B. A owns the memory region. It attempts to share the memory region with B. Valid and invalid state transitions in response to this transaction have been listed.

Table 11.11: Share memory transaction state machine

No.	Current Endpoint A state	Current Endpoint B state	Next Endpoint A state	Next Endpoint B state	Description
1	Owner-EA	!Owner-NA	Owner-SA	!Owner-SA	• Owner has exclusive access to the memory region and grants access to it to one or more Borrowers including endpoint B.
2	Owner-NA	!Owner-NA	Error	-	• Owner has already lent the memory region to one or more endpoints. It cannot share it with endpoint B.
3	Owner-NA	!Owner-EA	Error	-	• Owner has already lent the memory region to endpoint B with exclusive access.
4	Owner-NA	!Owner-SA	Error	-	<ul> <li>Owner has already lent the memory region to endpoint B and other endpoints.</li> </ul>
5	Owner-SA	!Owner-NA	Error	_	• Owner has already shared the memory region with one or more endpoints. It cannot share it with endpoint B.
6	Owner-SA	!Owner-SA	Error	-	• Owner has already shared the memory region with endpoint B and possibly other endpoints.

### 11.7.2 Share memory transaction lifecycle

This transaction takes place as follows (also see 11.4.2 Transaction life cycle).

1. The Lender uses the *FFA\_MEM\_SHARE* interface to describe the memory region and convey the identities of the Borrowers to the Relayer as specified in Table 11.20. This interface is described in 17.3 *FFA\_MEM\_SHARE*.

- 2. If a Borrower is a *PE endpoint* or a *SEPID* associated with a dependent peripheral device,
  - 1. The Lender uses a Partition message to request each Borrower to retrieve the shared memory region. This message contains a description of the memory region relevant to the Borrower in the form of a globally unique *Handle* (see 11.9.2 *Memory region handle*).
  - 2. Each Borrower uses the FFA\_MEM\_RETRIEVE\_REQ and FFA\_MEM\_RETRIEVE\_RESP interfaces to map the memory region in its translation regime and complete the transaction. These interfaces are described in 17.4 FFA\_MEM\_RETRIEVE\_REQ & 17.5 FFA\_MEM\_RETRIEVE\_RESP respectively.
- 3. If the Borrower is a *SEPID* associated with an independent peripheral device, an IMPLEMENTATION DEFINED mechanism is used by the Lender and Relayer to map and describe the memory region to the Borrower (see 17.3.1 *Component responsibilities for FFA\_MEM\_SHARE*).
- 4. In case of an error, the Lender can abort the transaction before the Borrower retrieves the memory region by calling the *FFA\_MEM\_RECLAIM* ABI (see 17.7 *FFA\_MEM\_RECLAIM*).

### 11.7.3 Share memory transaction lifecycle example

Figure 11.4 illustrates a transaction to share a memory region between two PE endpoints.




Figure 11.4: Share Memory Transaction Lifecycle

# 11.8 Reclaim memory transaction

This transaction is used by a Lender to reclaim exclusive access to a memory region that it had previously shared or lent to one or more Borrowers. The Lender starts this transaction by requesting each Borrower to relinquish access to the memory region e.g. by sending a partition message. The Lender reclaims access once all Borrowers have relinquished their access.

A list of valid combinations of roles played by various FF-A components in this transaction is specified in Table 11.8.

#### 11.8.1 Reclaim memory access state machine

Table 11.12 describes the state machine for reclaiming a memory region from the perspective of two components *A & B. A* owns the memory region and could have lent or shared it with *B.* Alternatively, *B* might not have access to the memory region. *B* attempts to relinquish access to this memory region. Valid and invalid state transitions in response to this transaction have been listed.

Table 11.12: Reclaim memory state machine

No.	Current Endpoint A state	Current Endpoint B state	Next Endpoint A state	Next Endpoint B state	Description
1	Owner-EA	!Owner-NA	Error	-	• The Owner tries to reclaim access to a memory region that it already has exclusive access to.
2	Owner-NA	!Owner-NA	Error	_	• The Owner tries to reclaim access to a memory region that one or more other Borrower still have shared or exclusive access to.
3	Owner-LA	!Owner-EA	Owner-EA or Owner-NA	!Owner-NA	• The Owner reclaims the level of access it originally had on the memory region after Endpoint B relinquishes its exclusive access.
4	Owner-LA	!Owner-SA	Owner-EA or Owner-NA	!Owner-NA	<ul> <li>Endpoint B relinquishes access to the memory region that it shares with other Borrowers. The Owner reclaims the level of access it originally had on it once all Borrowers have relinquished access.</li> </ul>
5	Owner-SA	!Owner-NA	Error	-	• The Owner tries to reclaim access to a memory region currently shared with one or more other Borrowers.

No.	Current Endpoint A state	Current Endpoint B state	Next Endpoint A state	Next Endpoint B state	Description
6	Owner-SA	!Owner-SA	Owner-EA	!Owner-NA	<ul> <li>Endpoint B relinquishes access to the memory region that it shares with the Owner and possibly other Borrowers. The Owner reclaims exclusive access once all Borrowers have relinquished access.</li> </ul>

### 11.8.2 Reclaim memory transaction lifecycle

This transaction takes place as follows (also see 11.4.2 Transaction life cycle). It is assumed that the memory region was originally lent or shared by the Lender to the Borrowers. This transaction must not be used on a memory region owned by an endpoint.

- 1. If a Borrower is a PE endpoint or a SEPID associated with a dependent peripheral device,
  - 1. The Lender requests each Borrower to relinquish access to the memory region e.g. by specifying its Handle (see 11.9.2 Memory region handle).
  - 2. Each Borrower uses the FFA\_MEM\_RELINQUISH interface (see 17.6 FFA\_MEM\_RELINQUISH) to unmap the memory region from its translation regime by using the corresponding Handle. This could be done in response to the request from the Lender or independently.
  - 3. Each Borrower uses a Partition message to inform the Lender that it has relinquished access to the memory region.

In case of an error, the Borrower can abort the transaction before the Lender reclaims the memory region by calling the FFA\_MEM\_RETRIEVE\_REQ ABI (see 17.4 FFA\_MEM\_RETRIEVE\_REQ).

- 2. If the Borrower is a SEPID associated with an independent peripheral device,
  - 1. The Lender could use an IMPLEMENTATION DEFINED mechanism to request each Borrower to relinquish access to the memory region.
  - 2. Each Borrower uses an IMPLEMENTATION DEFINED mechanism to request the Relayer to unmap the memory region from its translation regime (see 17.7.1 Component responsibilities for FFA MEM RECLAIM). This could be done in response to the message from the Lender or independently.
  - 3. Each Borrower uses an IMPLEMENTATION DEFINED mechanism to inform the Lender that it has relinquished access to the memory region.
- 3. Once all Borrowers have relinquished access to the memory region, the Lender uses the FFA\_MEM\_RECLAIM interface to reclaim the level of access it originally had on the memory region. This interface is described in 17.7 FFA\_MEM\_RECLAIM.

### 11.8.3 Reclaim memory transaction lifecycle example

Figure 11.5 illustrates a transaction to reclaim a memory region that is shared between two PE endpoints by requesting the borrower to relinquish its access.




Figure 11.5: Reclaim Memory Transaction Lifecycle

# 11.9 Memory region description

A memory region is described in a memory management transaction either through a *Composite memory region descriptor* (see 11.9.1 *Composite memory region descriptor*) or a globally unique *Handle* (see 11.9.2 *Memory region handle*). One or both mechanisms could be used. This depends upon the step being performed in a transaction. For example,

- A Composite memory region descriptor is used to describe a memory region to a Relayer when a transaction
  to share, lend or donate memory is initiated by the Sender. It is also used by a Relayer to describe the memory
  region to a Receiver.
- A Handle is used by a Borrower to retrieve or relinquish a memory region. It is also used by an Owner to reclaim a memory region.

### 11.9.1 Composite memory region descriptor

A memory region is described in a memory management transaction by specifying the list and count of 4K sized pages that constitute it (see Table 11.13).

Table 11.13: Composite memory region descriptor

Field	Byte length	Byte offset	Description
Total page count	4	0	<ul> <li>Size of the memory region described as the count of 4K pages.</li> <li>Must be equal to the sum of page counts specified in each constituent memory region descriptor. See Table 11.14.</li> </ul>
Address range count	4	4	<ul> <li>Count of address ranges specified using constituent memory region descriptors.</li> </ul>
Reserved (MBZ)	8	8	
Address range array	-	16	<ul> <li>Array of address ranges specified using constituent memory region descriptors.</li> </ul>

The list is specified by using one or more constituent memory region descriptors (see Table 11.14). Each descriptor specifies the base address and size of a virtually or physically contiguous memory region.

Table 11.14: Constituent memory region descriptor

Field	Byte length	Byte offset	Description
Address	8	_	• Base VA, PA or IPA of constituent memory region aligned to the page size (4K) granularity.
Page count	4	8	• Number of 4K pages in constituent memory region.

Field	Byte length	Byte offset	Description
Reserved (MBZ)	4	12	

The pages are addressed using VAs, IPAs or PAs depending on the FF-A instance at which the transaction is taking place. This is as follows.

- VAs are used at a Secure virtual FF-A instance if the partition runs in Secure EL0 in either execution state.
- IPAs are used at a virtual FF-A instance if the partition runs in EL1 in either execution or security state.
- PAs are used at all physical FF-A instances.

Figure 11.6 describes a virtually contiguous memory region range  $VA\_0$  of size 16K through its composite memory region descriptors at the virtual and physical FF-A instances.  $VA\_0$  was allocated through a dynamic memory management mechanism inside an endpoint for example, malloc. It is composed of:

- Two constituent IPA regions *IPA\_0* and *IPA\_1* of size 8K each at the virtual FF-A instance.
- *IPA\_0* is comprised of two PA regions *PA\_0* and *PA\_1* at the physical FF-A instance. Each PA region is of size 4K.
- *IPA\_1* is comprised of two PA regions *PA\_2* and *PA\_3* at the physical FF-A instance. Each PA region is of size 4K.




Figure 11.6: Example memory region description

### 11.9.2 Memory region handle

- A 64-bit *Handle* is used to identify a composite memory region description for example, *VA\_0* described in Figure 11.6
- The *Handle* is allocated by the *Relayer* as follows.
  - The SPMC must allocate the Handle if every Receiver participating in the memory management transaction is an SP or SEPID associated with a Secure Stream ID in the SMMU.
  - The Hypervisor must allocate the Handle if every Receiver participating in the memory management transaction is a VM or SEPID associated with a Non-secure Stream ID in the SMMU.
  - Either the Hypervisor or the SPMC could allocate the Handle in all other cases (see 11.11.1 *Handle usage*).
- A Handle is allocated once a transaction to lend, share or donate memory is successfully initiated by the Owner.
- Each *Handle* identifies a single unique composite memory region description that is, there is a 1:1 mapping between the two.
- A *Handle* is freed by the *Relayer* as follows.
  - In a lend or share transaction the *handle* is freed after a successful reclaim transaction by its *Owner*.
  - In a donate transaction the *Handle* is freed at the end of a successful retrieval by a Receiver.
- Encoding of a *Handle* is as follows.
  - Bit[63]: Handle allocator.
    - \* b'0: Allocated by SPM.
    - \* b'1: Allocated by Hypervisor.
  - Bit[62:0]: IMPLEMENTATION DEFINED.
  - The value 0xFFFFFFFFFFFFFFFFFF i.e. each bit in Bit [63:0] set to b'1 is reserved as an invalid Handle.
- A *Handle* must be encoded as a register parameter in any ABI that requires it as follows.
  - Two 32-bit general-purpose registers must be used such that if Rx and Ry are used, such that x < y,
    - \* Rx = Handle[31:0].
    - \* Ry = Handle[63:32].

# 11.10 Memory region properties

The properties of a memory region are as follows.

- Instruction and data access permissions describe the type of access permitted on the memory region.
- One or more endpoint IDs that have access to the memory region specified by a combination of access permissions and memory region attributes.
- *Memory region attributes* control the memory type, accesses to the caches, and whether the memory region is Shareable and therefore is coherent.

There is a 1:1 association between an endpoint and the permissions with which it can access a memory region. This is specified in Table 11.15.

Table 11.15: Memory access permissions descriptor

Field	Byte length	Byte offset	Description
Endpoint ID	2	-	16-bit ID of endpoint to which the memory access permissions apply.
Memory access permissions	1	2	<ul> <li>Permissions used to access a memory region.</li> <li>bits[7:4]: Reserved (MBZ).</li> <li>bits[3:2]: Instruction access permission.</li> <li>b'00: Not specified and must be ignored.</li> <li>b'01: Not executable.</li> <li>b'10: Executable.</li> <li>b'11: Reserved. Must not be used.</li> <li>bits[1:0]: Data access permission.</li> <li>b'00: Not specified and must be ignored.</li> <li>b'01: Read-only.</li> <li>b'10: Read-write.</li> <li>b'11: Reserved. Must not be used.</li> </ul>
Flags	1	3	• ABI specific flags as described in 11.10.1 ABI-specific flags usage.

Table 11.16 specifies the data structure that is used in memory management transactions to create an association between an endpoint, memory access permissions and a composite memory region description.

This data structure must be included in other data structures that are used in memory management transactions instead of being used as a stand alone data structure (see 11.11 *Memory transaction descriptor*). A composite memory region description is referenced by specifying an offset to it as described in Table 11.16. This enables one or more endpoints to be associated with the same memory region but with different memory access permissions for example, SP0 could have *RO* data access permission and SP1 could have *RW* data access permission to the same memory region.

Table 11.16: Endpoint memory access descriptor

Field	Byte length	Byte offset	Description
Memory access permissions descriptor	4	-	<ul> <li>Memory access permissions descriptor as specified in Table 11.15.</li> </ul>
Composite memory region descriptor offset	4	4	<ul> <li>Offset to the composite memory region descriptor to which the endpoint access permissions apply (see Table 11.13).</li> <li>Offset must be calculated from the base address of the data structure this descriptor is included in.</li> <li>An offset value of 0 indicates that the endpoint access permissions apply to a memory region description identified by the <i>Handle</i> parameter specified in the data structure that includes this one.</li> </ul>
IMPLEMENTATION DEFINED value	16	8	• IMPLEMENTATION DEFINED information.
Reserved (MBZ)	8	24	

# 11.10.1 ABI-specific flags usage

An endpoint can specify properties specific to the memory management ABI being invoked through this field. In this version of the Framework, the *Flags* field MBZ and is reserved in an invocation of the following ABIs.

- FFA\_MEM\_DONATE.
- FFA\_MEM\_SHARE.
- FFA\_MEM\_LEND.

The *Flags* field must be encoded by the Receiver and the Relayer as specified in Table 11.17 in an invocation of the following ABIs.

- FFA\_MEM\_RETRIEVE\_REQ.
- FFA\_MEM\_RETRIEVE\_RESP.

The Relayer must return INVALID\_PARAMETERS if the Flags field has been incorrectly encoded.

Table 11.17: Flags usage in FFA MEM RETRIEVE REQ and FFA MEM RETRIEVE RESP ABIS

Field	Description
Bit[0]	<ul> <li>Non-retrieval Borrower flag.</li> <li>In a memory management transaction with multiple Borrowers, during the retrieval of the memory region, this flag specifies if the memory region must be or was retrieved on behalf of this endpoint or if the endpoint is another Borrower.</li> <li>* b'0: Memory region must be or was retrieved on behalf of this endpoint.</li> <li>* b'1: Memory region must not be or was not retrieved on behalf of this endpoint. It is another Borrower of the memory region.</li> <li>This field MBZ if this endpoint:</li> <li>* Is the only PE endpoint Borrower/Receiver in the transaction.</li> <li>* Is a Stream endpoint and the caller of the FFA_MEM_RETRIEVE_REQ ABI is its proxy endpoint.</li> </ul>
Bit[7:1]	• Reserved (MBZ).

### 11.10.2 Data access permissions usage

An endpoint could have either *Read-only* or *Read-write* data access permission to a memory region from the highest Exception level it runs in.

- Read-write permission is more permissive than Read-only permission.
- Data access permission is specified by setting Bits[1:0] in Table 11.15 to the appropriate value.

This access control is used in memory management transactions as follows.

- 1. In a transaction to lend or share memory,
  - If the Lender's ownership and access state for the memory region is Owner-EA,
    - The Lender must specify the level of access that the Borrower is permitted to have on the memory region. This is done in the invocation of the FFA\_MEM\_SHARE or FFA\_MEM\_LEND ABIs.
    - The Relayer must validate the permission specified by the Lender as follows. This is done in response to an invocation of the FFA\_MEM\_SHARE or FFA\_MEM\_LEND ABIs. The Relayer must return the DENIED error code if the validation fails.
      - \* At the Non-secure physical FF-A instance, an IMPLEMENTATION DEFINED mechanism is used to perform validation.
      - \* At any virtual FF-A instance, if the endpoint is running in EL1 or S-EL1 in either Execution state, the permission specified by the Lender is considered valid only if it is the same or less permissive than the permission used by the Relayer in the *S2AP* field in the stage 2 translation table descriptors for the memory region in one of the following translation regimes:
        - · Secure EL1&0 translation regime, when S-EL2 is enabled.
        - · Non-secure EL1&0 translation regime, when EL2 is enabled.
      - \* At the Secure virtual FF-A instance, if the endpoint is running in S-EL0 in either Execution state, the permission specified by the Lender is considered valid only if it is the same or less permissive than the permission used by the Relayer in the *AP[1]* field in the stage 1 translation table descriptors for the memory region in one of the following translation regimes:
        - · Secure EL1&0 translation regime, when EL2 is disabled.
        - · Secure PL1&0 translation regime, when EL2 is disabled.

- · Secure EL2&0 translation regime, when Armv8.1-VHE is enabled.
- If the Lender's ownership and access state for the memory region is *Owner-NA* and the transaction is to lend memory,
  - The Lender must specify the level of access that the Borrower is permitted to have on the memory region. This is done in the invocation of the *FFA\_MEM\_LEND* ABI.
  - The Relayer must perform the following checks. The Relayer must return the DENIED error code if the validation fails.
    - \* The Hypervisor must use an IMPLEMENTATION DEFINED mechanism to validate the permissions specified by the Lender for a Borrower.
    - \* The Hypervisor must forward the ABI invocation to the SPMC. The SPMC must use an IM-PLEMENTATION DEFINED mechanism to validate the permissions specified by the Lender for a Borrower SP.
- If the Borrower is an independent peripheral device, then the validated permission is used to map the memory region into the address space of the device.
- The Borrower (if a PE or Proxy endpoint) must specify the level of access that it would like to have on the memory region.

In a transaction to share or lend memory with more than one Borrower, each Borrower (if a PE or Proxy endpoint) must specify the data access permission that each other Borrower has on the memory region. This must match the permission specified by the Lender to the Relayer for each other Borrower.

This is done while invoking the FFA\_MEM\_RETRIEVE\_REQ ABI.

- The Relayer must validate the permissions, if specified by the Borrower (if a PE or Proxy endpoint) in response to an invocation of the *FFA\_MEM\_RETRIEVE\_REQ* ABI.
  - If the Lender's ownership and access state for the memory region was Owner-EA at the start of a
    transaction to lend or share memory, the Relayer must ensure that the permission of the Borrower is
    the same or less permissive than the permission that was specified by the Lender and validated by
    the Relayer.
  - If the Lender's ownership and access state for the memory region was Owner-NA at the start of a
    transaction to lend memory, the Relayer must use an IMPLEMENTATION DEFINED mechanism to
    validate the permission specified by the Borrower and Lender.

In a transaction to share or lend memory with more than one Borrower, the Relayer must ensure that each Borrower specifies the data access permission that every other Borrower participating in the transaction has on the memory region. The permission for each Borrower must match the permission that was specified by the Lender to the Relayer.

The Relayer must return the DENIED error code if the validation fails.

- 2. In a transaction to donate memory,
  - Whether the Owner is allowed to specify the level of access that the Receiver is permitted to have on the memory region depends on the type of Receiver.
    - If the Receiver is a PE or Proxy endpoint, the Owner must not specify the level of access.
    - If the Receiver is an independent peripheral device, the Owner could specify the level of access.

The Owner must specify its choice in an invocation of the FFA\_MEM\_DONATE ABI.

- The value of data access permission field specified by the Owner must be interpreted by the Relayer as follows. This is done in response to an invocation of the FFA\_MEM\_DONATE ABI.
  - If the Receiver is a PE or Proxy endpoint, the Relayer must return *INVALID\_PARAMETERS* if the value is not *b'00*.

- If the Receiver is an independent peripheral device and the value is not b'00, the Relayer must take
  one of the following actions.
  - \* Return *DENIED* if the permission is determined to be invalid through an IMPLEMENTATION DEFINED mechanism.
  - \* Use the permission specified by the Owner to map the memory region into the address space of the device.
- If the Receiver is an independent peripheral device and the value is b'00, the Relayer must determine
  the permission value through an IMPLEMENTATION DEFINED mechanism.
- The Receiver (if a PE or Proxy endpoint) should specify the level of access that it would like to have on the memory region. This is done while invoking the FFA\_MEM\_RETRIEVE\_REQ ABI.
- The Relayer must validate the permission specified by the Receiver to ensure that it is the same or less permissive than the permission determined by the Relayer through an IMPLEMENTATION DEFINED mechanism. This is done in response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI. The Relayer must return the DENIED error code if the validation fails.
  - For example, consider the following sequence,
    - 1. The manifest of an SP0 specifies RO permission for memory region memA.
    - 2. SP0 donates memA to SP1.
    - 3. SP1 donates memA back to SP0.
    - 4. SP0 retrieves memA with RW permission.

In this sequence, SP0 is able to escalate its permission on *memA* above what was prescribed in its manifest. The SPMC could mitigate against this threat by,

- \* Recording the permission of SP0 on memA at the time of its initialization.
- \* Ensuring that the permission of SP0 on *memA* does not exceed the recorded permission in a subsequent transaction to donate *memA* back to SP0 as described in the above sequence.
- 3. The Relayer must specify the permission that was used to map the memory region in the translation regime of the Receiver or Borrower. This must be done in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI.
- 4. In a transaction to relinquish memory that was lent to one or more Borrowers,
  - If the ownership and access state of the memory region was *Owner-EA* when it was lent, it must be mapped back into the translation regime of the Lender with the same data access permission that was used when it was lent.
  - If the ownership and access state of the memory region was *Owner-NA* when it was lent, it must not be mapped back into the translation regime of the Lender.

This must be done in response to an invocation of the FFA\_MEM\_RECLAIM ABI.

#### 11.10.3 Instruction access permissions usage

An endpoint could have either Execute(X) or Execute-never(XN) instruction access permission to a memory region from the highest Exception level it runs in.

- Execute permission is more permissive than Execute-never permission.
- Instruction access permission is specified by setting Bits[3:2] in Table 11.15 to the appropriate value.

This access control is used in memory management transactions as follows.

- 1. Only XN permission must be used in the following transactions.
  - In a transaction to share memory with one or more Borrowers.
  - In a transaction to lend memory to more than one Borrower.

Bits [3:2] in Table 11.15 must be set to b'00 as follows.

- By the Lender in an invocation of FFA\_MEM\_SHARE or FFA\_MEM\_LEND ABIs.
- By the Borrower in an invocation of the FFA MEM RETRIEVE REQ ABI.

The Relayer must return the *INVALID\_PARAMETERS* error code if this field is incorrectly encoded. Else, the Relayer must set *Bits*[3:2] in Table 11.15 to *b'01* while invoking the *FFA\_MEM\_RETRIEVE\_RESP* ABI.

- 2. In a transaction to donate memory or lend memory to a single Borrower,
  - Whether the Owner/Lender is allowed to specify the level of access that the Receiver is permitted to have on the memory region depends on the type of Receiver.
    - If the Receiver is a PE or Proxy endpoint, the Owner must not specify the level of access.
    - If the Receiver is an independent peripheral device, the Owner could specify the level of access.

The Owner must specify its choice in an invocation of the FFA\_MEM\_DONATE or FFA\_MEM\_LEND ABIs.

- The value of instruction access permission field specified by the Owner/Lender must be interpreted by the Relayer as follows. This is done in response to an invocation of the FFA\_MEM\_DONATE or FFA\_MEM\_LEND ABIs.
  - If the Receiver is a PE or Proxy endpoint, the Relayer must return INVALID\_PARAMETERS if the
    value is not b'00.
  - If the Receiver is an independent peripheral device and the value is not b'00, the Relayer must take one of the following actions.
    - \* Return *DENIED* if the permission is determined to be invalid through an IMPLEMENTATION DEFINED mechanism.
    - \* Use the permission specified by the Owner to map the memory region into the address space of the device.
  - If the Receiver is an independent peripheral device and the value is *b'00*, the Relayer must determine the permission value through an IMPLEMENTATION DEFINED mechanism.
- The Receiver (if a PE or Proxy endpoint) should specify the level of access that it would like to have on the memory region. This must be done in an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI.
- The Relayer must validate the permission specified by the Receiver (if a PE or Proxy endpoint) to ensure that it is the same or less permissive than the permission determined by the Relayer through an IMPLEMENTATION DEFINED mechanism.
  - For example, the Relayer could deny executable access to a Borrower on a memory region of Device memory type.

This is done in response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI. The Relayer must return the DENIED error code if the validation fails.

If the invocation of FFA\_MEM\_RETRIEVE\_REQ succeeds, the Relayer must set Bits[3:2] in Table 11.15 to either b'01 or b'10' while invoking the FFA\_MEM\_RETRIEVE\_RESP ABI.

3. In a transaction to relinquish memory that was lent to one or more Borrowers, the memory region must be mapped back into the translation regime of the Lender with the same instruction access permission that was used at the start of the transaction to lend the memory region. This is done in response to an invocation of the FFA\_MEM\_RECLAIM ABI.

#### 11.10.4 Memory region attributes usage

An endpoint can access a memory region by specifying attributes as follows.

• *Memory security state*. This could be Secure or Non-secure.

- Memory type. This could be Device or Normal. Device memory type could be one of the following types.
  - Device-nGnRnE.
  - Device-nGnRE.
  - Device-nGRE.
  - Device-GRE.

The precedence rules for memory types are as follows. < should be read as is less permissive than.

- Device-nGnRnE < Device-nGnRE < Device-nGRE < Device-GRE < Normal.</li>
- Cacheability attribute. This could be one of the following types.
  - Non-cacheable.
  - Write-Back Cacheable.

These attributes are used to specify both inner and outer cacheability. The precedence rules are as follows.

- Non-cacheable < Write-Back Cacheable.
- Shareability attribute. This could be one of the following types.
  - Non-shareable.
  - Outer Shareable.
  - Inner Shareable.

The precedence rules are as follows.

Non-Shareable < Inner Shareable < Outer shareable.</li>

The data structure to encode memory region attributes is specified in Table 11.18.

The security state of a memory region is specified by setting *Bit*[6] in Table 11.18 to an appropriate value. The usage is described in 11.10.4.1 *Usage of NS bit*.

Other memory region attributes are specified by an endpoint by setting *Bits*[5:0] in Table 11.18 to appropriate values. The usage is described in 11.10.4.2 *Usage of other memory region attributes*.

Table 11.18: Memory region attributes descriptor

Field	Byte length	Byte offset	Description
Memory	2	_	Attributes used to access a memory region.
region			<ul><li>bits[15:7]: Reserved (MBZ).</li></ul>
attributes			- bits[6]: NS-bit.
			* b'0: Secure memory.
			* b'1: Non-secure memory.
			<ul><li>bits[5:4]: Memory type.</li></ul>
			* b'00: Not specified and must be ignored.
			* b'01: Device memory.
			* b'10: Normal memory.
			* b'11: Reserved. Must not be used.
			- bits[3:2]:
			* Cacheability attribute if bit[5:4] = b'10.
			· b'00: Reserved. Must not be used.
			· b'01: Non-cacheable.
			· b'10: Reserved. Must not be used.
			· b'11: Write-Back.
			* Device memory attributes if bit[5:4] = b'01.
			· b'00: Device-nGnRnE.
			· b'01: Device-nGnRE.
			· b'10: Device-nGRE.
			· b'11: Device-GRE.
			* MBZ if bit $[5:4] = b'00$ or $b'11$ .
			- bits[1:0]:
			* Shareability attribute if bit[5:4] = b'10.
			· b'00: Non-shareable.
			· b'01: Reserved. Must not be used.
			· b'10: Outer Shareable.
			· b'11: Inner Shareable.
			* Reserved & MBZ if bit[5:4] = b'01 or b'00.

### 11.10.4.1 Usage of NS bit

The NS bit is used by the SPMC to specify the security state of a memory region retrieved by a SP. The following rules govern the usage of this bit.

- 1. The NS bit is reserved and MBZ in an invocation of the following ABIs.
  - 1. FFA\_MEM\_DONATE
  - 2. FFA\_MEM\_LEND
  - 3. FFA\_MEM\_SHARE
  - 4. FFA\_MEM\_RETRIEVE\_REQ

The callee at any FF-A instance must return INVALID\_PARAMETERS if the bit is set by the caller.

- 2. The *NS bit* is set to *b'1* by the Hypervisor in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI at the Non-secure virtual FF-A instance.
- 3. A Hypervisor could invoke the FFA\_MEM\_RETRIEVE\_REQ ABI at the Non-secure physical FF-A instance (also see 17.4.3 *Support for retrieval by the Hypervisor*).

The *NS bit* is set by the SPMC in the corresponding invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI at the Non-secure physical FF-A instance as follows.

- 1. The bit is set to b'0 if the version of the Framework implemented by the Hypervisor is v1.0.
- 2. The bit is set to b'I if the version of the Framework implemented by the Hypervisor is greater than v1.0.
- 4. The *NS bit* is used by the SPMC in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI at the Secure virtual FF-A instance as described below.
  - 1. In response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI to retrieve shared memory,
    - 1. NS bit = b'I in the following scenarios.
      - 1. Owner of the memory region is a NS-Endpoint.
      - 2. Owner of the memory region is a SP, and the region is mapped as Non-secure in the Owner's translation regime.
    - 2. NS bit = b'0 in the following scenario.
      - 1. Owner of the memory region is a SP, and the region is mapped as Secure in the Owner's translation regime.
  - 2. In response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI to retrieve lent memory,
    - 1. NS bit = b'1 in the following scenarios.
      - 1. At least one Borrower of the memory region is a NS-Endpoint.
      - 2. Owner of the memory region is a NS-Endpoint, no Borrower of the memory region is a NS-Endpoint but the SPMC cannot change the security state of the memory region.
      - 3. Owner of the memory region is a SP, and the memory region is mapped as Non-secure in its translation regime.
    - 2.  $NS \ bit = b'0$  in any scenario where  $NS \ bit != b'1$ .
  - 3. In response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI to retrieve donated memory,
    - 1. NS bit = b'I in the following scenarios.
      - 1. Owner of the memory region is a NS-Endpoint, but the SPMC cannot change the security state of the memory region.
      - 2. Owner of the memory region is a SP, and the memory region is mapped as Non-secure in its translation regime.
    - 2.  $NS \ bit = b'0$  in any scenario where  $NS \ bit != b'1$ .

The above usage of the *NS bit* also applies at the Secure physical FF-A instance with a logical S-EL1 SP if the SPMC at EL3 implements the capability to change the security state of a memory region in the physical address space.

5. If the SPMC changes the security state of the memory region, then it must restore it back to its original security state before allowing the Owner of the memory region to successfully reclaim the memory region through an invocation of the FFA\_MEM\_RECLAIM ABI.

# 11.10.4.1.1 Discovery of NS bit usage

ABI by the SPMC.

The following rules and guidelines govern the implementation of the NS bit in an SP and SPMC.

- 1. A v1.1 SPMC always implements support for specifying the security state of a memory region through the *NS bit* in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI.
- A v1.1 SP always implements support for interpreting the *NS bit* in an invocation of the FFA\_MEM\_RETRIEVE\_RESP
- 3. Use of the *NS bit* could be back-ported to a v1.0 SP or SPMC. The FFA\_VERSION and FFA\_FEATURES ABIs are used by an SP and SPMC to determine if the *NS bit* can be used by them in a compatible manner. This is described below.

- 1. A v1.0 SP requests use of the NS bit in an invocation of the FFA\_FEATURES ABI as follows,
  - 1. By specifying the Function ID of the FFA\_MEM\_RETRIEVE\_REQ ABI and
  - 2. By setting or clearing *Bit[1]* in the *Input properties* parameter.

See Table 14.14 for details.

- A v1.1 SP must set Bit[1] in the Input properties parameter.
- 2. An SPMC specifies whether it uses the *NS bit* in an invocation of the FFA\_FEATURES ABI with the Function ID of the FFA\_MEM\_RETRIEVE\_REQ ABI, by setting or clearing *Bit[1]* in the *Interface properties* return parameter. See Table 14.14 for details.
  - A v1.1 SPMC always sets *Bit[1]* in the *Interface properties* return parameter.
- 3. Table 11.19 specifies the valid combinations of SP and SPMC versions and their support for *NS bit* usage. It also specifies the combinations in which the *NS bit* is used by both the SP and SPMC in a compatible manner.

Table 11.19: Valid SP and SPMC combinations for NS bit usage

No.	SP version	NS bit usage requested	SPMC version	NS bit usage supported	NS bit used by both
1.	v1.0	No	v1.0	No	No
2.	v1.0	No	v1.0	Yes	No
3.	v1.0	Yes	v1.0	No	No
4.	v1.0	Yes	v1.0	Yes	Yes
5.	v1.0	No	v1.1	Yes	No
6.	v1.0	Yes	v1.1	Yes	Yes
7.	v1.1	NA	v1.1	Yes	Yes

# 11.10.4.2 Usage of other memory region attributes

Memory region attributes are used in memory management transactions as follows.

- 1. In a transaction to share memory with one or more Borrowers and to lend memory to more than one Borrower,
  - If the Lender's ownership and access state for the memory region is Owner-EA,
    - The Lender specifies the attributes that each Borrower must access the memory region with. This is
      done in the invocation of the FFA\_MEM\_SHARE or FFA\_MEM\_LEND ABIs. The same attributes
      are used for all Borrowers.
    - The Relayer validates the attributes specified by the Lender as follows. This is done in response to an invocation of the FFA\_MEM\_SHARE or FFA\_MEM\_LEND ABIs. The Relayer must return the

DENIED error code if the validation fails.

- \* At the Non-secure physical FF-A instance, an IMPLEMENTATION DEFINED mechanism is used.
- \* At any virtual FF-A instance, if the endpoint is running in EL1 or S-EL1 in either Execution state, the attributes specified by the Lender are considered valid only if they are the same or less permissive than the attributes used by the Relayer in the stage 2 translation table descriptors for the memory region in one of the following translation regimes:
  - · Secure EL1&0 translation regime, when S-EL2 is enabled.
  - · Non-secure EL1&0 translation regime, when EL2 is enabled.
- \* At the Secure virtual FF-A instance, if the endpoint is running in S-EL0 in either Execution state, the attributes specified by the Lender are considered valid only if they are either the same or less permissive than the attributes used by the Relayer in the stage 1 translation table descriptors for the memory region in one of the following translation regimes:
  - · Secure EL1&0 translation regime, when EL2 is disabled.
  - · Secure PL1&0 translation regime, when EL2 is disabled.
  - · Secure EL2&0 translation regime, when Armv8.1-VHE is enabled.
- If the Lender's ownership and access state for the memory region is *Owner-NA* and the transaction is to lend memory,
  - The Lender specifies the attributes that each Borrower must access the memory region with. This is
    done in the invocation of the FFA MEM LEND ABI. The same attributes are used for all Borrowers.
  - The Relayer must perform the following checks. The Relayer must return the DENIED error code if the validation fails.
    - \* The Hypervisor must use an IMPLEMENTATION DEFINED mechanism to validate the attributes specified by the Lender for a Borrower.
    - \* The Hypervisor must forward the ABI invocation to the SPMC. The SPMC must use an IM-PLEMENTATION DEFINED mechanism to validate the attributes specified by the Lender for a Borrower SP.
- If the Borrower is an independent peripheral device, then the validated attributes are used to map the memory region into the address space of the device.
- The Borrower (if a PE or Proxy endpoint) should specify the attributes that it would like to access the memory region with. This is done by invoking the FFA\_MEM\_RETRIEVE\_REQ ABI.
- The Relayer must validate the attributes, if specified by the Borrower (if a PE or Proxy endpoint) in response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI.
  - If the Lender's ownership and access state for the memory region was Owner-EA at the start of a
    transaction to lend or share memory, the Relayer must ensure that the attributes of the Borrower are
    the same or less permissive than the attributes that were specified by the Lender and validated by
    the Relayer.
  - If the Lender's ownership and access state for the memory region was *Owner-NA* at the start of a transaction to lend memory, the Relayer must use an IMPLEMENTATION DEFINED mechanism to validate the attributes specified by the Borrower and Lender.

The Relayer must return the DENIED error code if the validation fails.

- 2. In a transaction to donate memory or lend memory to a single Borrower,
  - Whether the Owner/Lender is allowed to specify the memory region attributes that the Receiver must use to access the memory region depends on the type of Receiver.
    - If the Receiver is a PE or Proxy endpoint, the Owner must not specify the attributes.

- If the Receiver is an independent peripheral device, the Owner could specify the attributes.

The Owner must specify its choice in an invocation of the FFA\_MEM\_DONATE or FFA\_MEM\_LEND ABIs.

- The values in the memory region attributes field specified by the Owner/Lender must be interpreted by the Relayer as follows. This is done in response to an invocation of the FFA\_MEM\_DONATE or FFA\_MEM\_LEND ABIs.
  - If the Receiver is a PE or Proxy endpoint, the Relayer must return *INVALID\_PARAMETERS* if the value in *bits*[5:4]!= b'00.
  - If the Receiver is an independent peripheral device and the value is not b'00, the Relayer must take
    one of the following actions.
    - \* Return *DENIED* if the attributes are determined to be invalid through an IMPLEMENTATION DEFINED mechanism.
    - Use the attributes specified by the Owner to map the memory region into the address space of the device.
  - If the Receiver is an independent peripheral device and the value is *b'00*, the Relayer must determine the attributes through an IMPLEMENTATION DEFINED mechanism.
- The Receiver (if a PE or Proxy endpoint) should specify the memory region attributes it would like to use to access the memory region. This is done while invoking the FFA\_MEM\_RETRIEVE\_REQ ABI.
- The Relayer must validate the attributes specified by the Receiver (if a PE or Proxy endpoint) to ensure
  that they are the same or less permissive than the attributes determined by the Relayer through an
  IMPLEMENTATION DEFINED mechanism.

This is done in response to an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI. The Relayer must return the DENIED error code if the validation fails.

- 3. The Relayer must specify the memory region attributes that were used to map the memory region in the translation regime of the Receiver or Borrower. This must be done while invoking the FFA\_MEM\_RETRIEVE\_RESP ABI.
- 4. In a transaction to relinquish memory that was lent to one or more Borrowers, the memory region must be mapped back into the translation regime of the Lender with the same attributes that were used at the start of the transaction to lend the memory region. This is done in response to an invocation of the FFA\_MEM\_RECLAIM ABI.
- 5. An Owner/Lender or a Receiver/Borrower could specify a valid combination of memory region attributes that are less permissive than the attributes used by the Relayer in the translation regime it manages for that endpoint at a virtual FF-A instance.

Alternatively, the Hypervisor could specify a valid combination of memory region attributes to the SPMC at the Non-secure physical FF-A instance.

The Relayer could still reject the memory region attributes in accordance to an IMPLEMENTATION DEFINED policy e.g. the SPMC could prevent a DRAM memory region from being mapped as the device memory type. The Relayer must return *INVALID\_PARAMETERS* in these scenarios.

# 11.11 Memory transaction descriptor

Table 11.20 specifies the data structure that must be used by the Owner/Lender and a Borrower/Receiver in a transaction to donate, lend or share a memory region. It specifies the memory region description (see 11.9 *Memory region description*), properties (see 11.10 *Memory region properties*) and other transaction attributes in an invocation of the following ABIs.

- FFA MEM DONATE.
- FFA\_MEM\_LEND.
- FFA\_MEM\_SHARE.
- FFA\_MEM\_RETRIEVE\_REQ.
- FFA\_MEM\_RETRIEVE\_RESP.

The format of this data structure changed between Framework versions 1.0 and 1.1. The changes to the v1.0 memory transaction descriptor (see Table 20.38) and implementation responsibilities to maintain backward compatibility are specified in 20.6 *Changes to FF-A v1.0 data structures for forward compatibility*.

Table 11.20: Memory transaction descriptor

Field	Byte length	Byte offset	Description
Sender endpoint ID	2	0	• ID of the Owner endpoint.
Memory region attributes	2	2	<ul> <li>Attributes must be encoded as specified in 11.10.4 <i>Memory region attributes usage</i>.</li> <li>Attribute usage is subject to validation at the virtual and physical FF-A instances as specified in 11.10.4 <i>Memory region attributes usage</i>.</li> </ul>
Flags	4	4	• Flags must be encoded as specified in 11.11.4 Flags usage.
Handle	8	8	<ul> <li>Memory region handle in ABI invocations specified in 11.11.1 Handle usage.</li> </ul>
Tag	8	16	• This field must be encoded as specified in 11.11.2 <i>Tag usage</i> .
Endpoint memory access descriptor size	4	24	• Size of each endpoint memory access descriptor in the array. See Table 11.16.
Endpoint memory access descriptor count	4	28	• Count of endpoint memory access descriptors.
Endpoint memory access descriptor array offset	4	32	• 16-byte aligned offset from the base address of this descriptor to the first element of the <i>Endpoint memory access descriptor array</i> .
Reserved	12	36	• Reserved for future use (MBZ).

Field	Byte length	Byte offset	Description
Endpoint memory access descriptor array	-	_	• Each entry in the array must be encoded as specified in 11.11.3 <i>Endpoint memory access descriptor array usage</i> . See Table 11.16 for the encoding of the endpoint memory access descriptor.

# 11.11.1 Handle usage

- This field must be zero (MBZ) in an invocation of the following ABIs at a virtual FF-A instance.
  - FFA MEM DONATE.
  - FFA MEM LEND.
  - FFA\_MEM\_SHARE.
- The Hypervisor could allocate the *Handle* and populate it in this field in the scenarios described in 11.9.2 *Memory region handle*. This is applicable in an invocation of the following ABIs at a Non-secure physical FF-A instance.
  - FFA MEM DONATE.
  - FFA\_MEM\_LEND.
  - FFA\_MEM\_SHARE.

If the SPM cannot use the *Handle* allocated by the Hypervisor, it must return INVALID\_PARAMETERS.

• A successful invocation of each of the preceding ABIs returns a *Handle* (see 11.9.2 *Memory region handle*) to identify the memory region in the transaction.

This is also applicable to an invocation of these ABIs at the Non-secure physical FF-A instance where the Hypervisor allocates the *Handle*. The SPMC must return the allocated *Handle* if it can use it.

- The Sender must convey the *Handle* to the Receiver through a Partition message.
- This field must be used by the Receiver to encode this *Handle* in an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI.
- A Relayer must validate this field in an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI as follows.
  - Ensure that it holds a *Handle* value that was previously allocated and has not been reclaimed by the Owner.
  - Ensure that the *Handle* identifies a memory region that was shared, lent or donated to the Receiver.
  - Ensure that the *Handle* was allocated to the Owner specified in the *Sender endpoint ID* field of the transaction descriptor.

It must return INVALID\_PARAMETERS if the validation fails.

 This field must be used by the Relayer to encode the Handle in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI.

### 11.11.2 Tag usage

- This 64-bit field must be used to specify an IMPLEMENTATION DEFINED value associated with the transaction and known to participating endpoints.
- The Sender must specify this field to the Relayer in an invocation of the following ABIs.
  - FFA\_MEM\_DONATE.
  - FFA\_MEM\_LEND.

- FFA\_MEM\_SHARE.
- The Sender must convey the *Tag* to the Receiver through a Partition message.
- This field must be used by the Receiver to encode the Tag in an invocation of the FFA MEM RETRIEVE REQ ABI.
- The Relayer must ensure the Tag value specified by the Receiver is equal to the value that was specified by the Sender. It must return INVALID PARAMETERS if the validation fails.
- This field must be used by the Relayer to encode the Tag value in an invocation of the FFA MEM RETRIEVE RESP ABI.

# 11.11.3 Endpoint memory access descriptor array usage

### 11.11.3.1 Sender usage

A Sender must use this field to specify one or more Receivers and the access permissions each should have on the memory region it is donating, lending or sharing through an invocation of one of the following ABIs.

- FFA MEM DONATE.
- FFA MEM LEND.
- FFA MEM SHARE.

The access permissions and flags are subject to validation at the virtual and physical FF-A instances as specified in 11.10.3 Instruction access permissions usage, 11.10.2 Data access permissions usage and 11.10.1 ABI-specific flags usage.

In an FFA MEM SHARE ABI invocation, the Sender could request the memory region to be mapped with different data access permission in its own translation regime. It must specify these permissions and its endpoint ID in a separate Endpoint memory access descriptor.

A Sender must describe the memory region in a composite memory region descriptor (see Table 11.13) with the following non-exhaustive list of checks.

- Ensure that the address ranges specified in the composite memory region descriptor do not overlap each other.
- Total page count is equal to the sum of the Page count fields in each Constituent memory region descriptor.

The offset to this descriptor from the base of Table 11.20 must be specified in the Offset field of the Endpoint memory access descriptor as follows.

- In an FFA\_MEM\_DONATE ABI invocation,
  - The Endpoint memory access descriptor count field in the transaction descriptor must be set to 1. This implies that the Owner must specify a single Receiver endpoint in a transaction to donate memory.
  - The Offset field of the Endpoint memory access descriptor must be set to the offset of the composite memory region descriptor
- In an FFA\_MEM\_LEND and FFA\_MEM\_SHARE ABI invocation,
  - The Endpoint memory access descriptor count field in the transaction descriptor must be set to a non-zero value. This implies that the Owner must specify at least a single Borrower endpoint in a transaction to lend or share memory.
  - The Offset field in the Endpoint memory access descriptor of each Borrower must be set to the offset of the composite memory region descriptor. This implies that all values of the *Offset* field must be equal.

### 11.11.3.2 Receiver usage

A Receiver must use this field to specify the access permissions it should have on the memory region being donated, lent or shared in an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI. This is specified in 11.10.3 Instruction access permissions usage and 11.10.2 Data access permissions usage.

- A Receiver could do this on its behalf if it is a PE endpoint.
- A Receiver could do this on the behalf of its dependent peripheral devices if it is a proxy endpoint.

A Receiver could specify the address ranges that must be used to map the memory region in its translation regime by describing them in a composite memory region descriptor. The Receiver must perform the same checks as a Sender. These checks are described in 11.11.3.1 *Sender usage*.

The offset to this descriptor from the base of Table 11.20 must be specified in the *Offset* field of the corresponding endpoint memory access descriptor in the array. This implies that all values of the *Offset* field could be different from each other.

A Receiver could let the Relayer allocate the address ranges that must be used to map the memory region in its translation regime and optionally provide an alignment hint (see *Address range alignment hint* in Table 11.22). The value 0 must be specified in the *Offset* field of the corresponding endpoint memory access descriptor in the array. This implies that the *Handle* specified in Table 11.20 must be used to identify the memory region (see 11.11.1 *Handle usage*).

A memory management transaction could be to lend or share memory with multiple Borrowers. The Receiver must use this field to specify:

- The SEPIDs and data access permissions of any dependent peripheral devices (if any) that the Receiver is a *proxy endpoint* for.
  - If the Relayer must allocate the address ranges to map the memory region in the *Stream endpoints*, the value 0 must be specified in the *Offset* field of the corresponding endpoint memory access descriptor in the array.
  - If the Receiver specifies the address ranges to map the memory region in the *Stream endpoints*, then it must follow the preceding guidance to specify the address ranges that must be used to map the memory region in its translation regime.
- The identity of any other Borrowers and their data access permissions on the memory region (see 11.10.2 Data access permissions usage and 11.10.1 ABI-specific flags usage), unless the Bypass multi-borrower check flag is set to 1 and the partition manager supports this functionality (see 11.11.4.2 Bypass multi-borrower check).

The value 0 must be specified in the *Offset* field of the corresponding endpoint memory access descriptor in the array.

### 11.11.3.3 Relayer usage

A Relayer must validate the *Endpoint memory access descriptor count* and each entry in the *Endpoint memory access descriptor array* as follows.

- The Relayer could support memory management transactions targeted to only a single Receiver endpoint.
   It must return INVALID\_PARAMETERS if the Sender or Receiver specifies an Endpoint memory access descriptor count != 1.
- It must ensure that these fields have been populated by the Sender as specified in 11.11.3.1 *Sender usage* in an invocation of any of the following ABIs.
  - FFA MEM DONATE.
  - FFA\_MEM\_LEND.
  - FFA\_MEM\_SHARE.

The Relayer must return *INVALID\_PARAMETERS* in case of an error.

- In an invocation of the FFA\_MEM\_LEND ABI, a memory region in the *Owner-NA* state can be lent only if the following conditions are true.
  - 1. The Owner and Lender of the memory region is an NS-Endpoint.
  - 2. Each Borrower of the memory region is an S-Endpoint.

The Relayer must return *DENIED* if these conditions are not fulfilled.

• It must ensure that the *Endpoint ID* field in each Memory access permissions descriptor specifies a valid endpoint that it manages. The Relayer must return *INVALID\_PARAMETERS* in case of an error.

In a transaction that includes at least one VM and S-Endpoint, the role of the Relayer is collectively fulfilled by the Hypervisor and SPM. They must ensure that each endpoint specified in the Memory access permissions descriptor is managed by either one or the other.

- In an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI,
  - It must ensure that these fields have been populated by the Receiver as specified in 11.11.3.2 Receiver usage.
  - If the memory region has been lent or shared with multiple Borrowers, and the Bypass multi-borrower check (see 11.11.4.2 Bypass multi-borrower check) is:
    - \* b'0': The Relayer must ensure that the Receiver specifies the identity of each other Borrower participating in the transaction. The list of Borrowers must match the list that was specified by the Lender to the Relayer.
    - \* b'1': The Relayer must take IMPLEMENTATION DEFINED actions.
  - If one or more Borrowers are dependent peripheral devices, the Relayer must ensure that the Receiver is their proxy endpoint.
  - If the Receiver specifies the address ranges that must be used to map the memory region in its translation regime, the Relayer must ensure that the size of the memory region is equal to that specified by the Sender.

The Relayer must return INVALID\_PARAMETERS in case of an error.

• It must validate the access permissions in the *Memory access permissions descriptor* in each *Endpoint memory access descriptor* as specified in 11.10.2 *Data access permissions usage* and 11.10.3 *Instruction access permissions usage*.

A Relayer must use this field in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI in response to successful validation of an FFA\_MEM\_RETRIEVE\_REQ ABI invocation as follows.

- To specify the access permissions with which the memory region has been mapped in the translation regime of the Receiver.
- A Receiver could let the Relayer allocate the address ranges to map the memory region. In this case, the Relayer must describe the address ranges in a composite memory region descriptor. The Relayer must perform the same checks as a Sender. These checks are described in 11.11.3.1 Sender usage.

The offset to this descriptor from the base of Table 11.20 must be specified in the *Offset* field of the corresponding endpoint memory access descriptor in the array. This implies that all values of the *Offset* field could be different from each other.

• A Receiver could specify the address ranges that must be used to map the memory region in its translation regime. The Relayer must specify the value 0 in the *Offset* field of the corresponding endpoint memory access descriptor in the array.

#### 11.11.4 Flags usage

- Flags are used to govern the behavior of a memory management transaction.
- Usage of the Flags field in an invocation of the following ABIs is specified in Table 11.21.
  - FFA\_MEM\_DONATE.
  - FFA\_MEM\_LEND.
  - FFA MEM SHARE.
- Usage of the Flags field in an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI is specified in Table 11.22.

• Usage of the Flags field in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI is specified in Table 11.23.

# 11.11.4.1 Zero memory flag

In some ABI invocations, the caller could set a flag to request the Relayer to zero a memory region. To do this, the Relayer must:

• Map the memory region in its translation regime once it is not mapped in the translation regime of any other FF-A component.

The caller must ensure that the memory region fulfills the size and alignment requirements listed in 4.6 *Memory granularity and alignment* to allow the Relayer to map this memory region. It must discover these requirements by invoking the *FFA\_FEATURES* interface with the function ID of the *FFA\_RXTX\_MAP* interface (see 14.3 *FFA\_FEATURES*).

The Relayer must return INVALID\_PARAMETERS if the memory region does not meet these requirements.

- Zero the memory region and perform cache maintenance such that the memory regions contents are coherent between any PE caches, system caches and system memory.
- Unmap the memory region from its translation regime before it is mapped in the translation regime of any other FF-A component.

## 11.11.4.2 Bypass multi-borrower check

In an invocation of the *FFA\_MEM\_RETRIEVE\_REQ* ABI, a Receiver could set a flag to indicate to the Relayer that it does not want the identifies of the Borrower IDs to be validated. Support for this feature is optional and if implemented, the action taken by a Relayer in response to the flag being set is IMPLEMENTATION DEFINED.

The Relayer must return INVALID\_PARAMETERS if not supported.

If this flag is not set for a given invocation, the Relayer must continue to validate the identities of other Borrowers participating in the memory transaction specified in the memory transaction descriptor (see 11.11.3.3 *Relayer usage*).

Table 11.21: Flags usage in FFA MEM DONATE, FFA MEM LEND and FFA MEM SHARE ABIS

Field	Description
Bit[0]	<ul> <li>Zero memory flag.         <ul> <li>In an invocation of FFA_MEM_DONATE or FFA_MEM_LEND, this flag specifies if the memory region contents must be zeroed by the Relayer after the memory region has been unmapped from the translation regime of the Owner.</li></ul></li></ul>
Bit[1]	<ul> <li>Operation time slicing flag.</li> <li>In an invocation of FFA_MEM_DONATE, FFA_MEM_LEND or FFA_MEM_SHARE, this flag specifies if the Relayer can time slice this operation.         <ul> <li>b'0: Relayer must not time slice this operation.</li> <li>b'1: Relayer must time slice this operation.</li> </ul> </li> <li>MBZ if the Relayer does not support time slicing of memory management operations (see 20.2.3 Time slicing of memory management operations), else the Relayer must return INVALID_PARAMETERS.</li> </ul>

Field	Description
Bit[31:2]	• Reserved (MBZ).

Table 11.22: Flags usage in FFA MEM RETRIEVE REQ ABI

Field	Description
Bit[0]	Zero memory before retrieval flag.
	<ul> <li>In an invocation of FFA_MEM_RETRIEVE_REQ, during a transaction to lend or</li> </ul>
	donate memory, this flag is used by the Receiver to specify whether the memory
	region must be retrieved with or without zeroing its contents first.
	* b'0: Retrieve the memory region irrespective of whether the Sender requested

- the Relayer to zero its contents prior to retrieval.
- \* b'1: Retrieve the memory region only if the Sender requested the Relayer to zero its contents prior to retrieval by setting the *Bit[0]* in Table 11.21).
- MBZ in a transaction to share a memory region, else the Relayer must return INVALID PARAMETERS.
- If the Sender has Read-only access to the memory region and the Receiver sets Bit[0], the Relayer must return DENIED.
- MBZ if the Receiver has previously retrieved this memory region, else the Relayer must return INVALID\_PARAMETERS (see 17.4.2 Support for multiple retrievals by a Borrower).

### Bit[1] • Operation time slicing flag.

- In an invocation of FFA\_MEM\_RETRIEVE\_REQ, this flag specifies if the Relayer can time slice this operation.
  - \* b'0: Relayer must not time slice this operation.
  - \* b'1: Relayer must time slice this operation.
- MBZ if the Relayer does not support time slicing of memory management operations (see 20.2.3 Time slicing of memory management operations), else the Relayer must return INVALID\_PARAMETERS.

#### Bit[2] • Zero memory after relinquish flag.

- In an invocation of FFA\_MEM\_RETRIEVE\_REQ, this flag specifies whether the Relayer must zero the memory region contents after unmapping it from the translation regime of the Borrower or if the Borrower crashes.
  - \* b'0: Relayer must not zero the memory region contents.
  - \* b'1: Relayer must zero the memory region contents.
- If the memory region is lent to multiple Borrowers, the Relayer must clear memory region contents after unmapping it from the translation regime of each Borrower, if any Borrower including the caller sets this flag.
- This flag could be overridden by the Receiver in an invocation of FFA\_MEM\_RELINQUISH (see *Flags* field in Table 17.25).
- MBZ if the Receiver has Read-only access to the memory region, else the Relayer must return *DENIED*. The Receiver could be a PE endpoint or a dependent peripheral device.
- MBZ in a transaction to share a memory region, else the Relayer must return *INVALID\_PARAMETERS*.

Field	Description
Bit[4:3]	<ul> <li>Memory management transaction type flag.</li> <li>In an invocation of FFA_MEM_RETRIEVE_REQ, this flag is used by the Receiver to either specify the memory management transaction it is participating in or indicate that it will discover this information in the invocation of FFA_MEM_RETRIEVE_RESP corresponding to this request.  * b'00: Relayer must specify the transaction type in FFA_MEM_RETRIEVE_RESP.  * b'01: Share memory transaction.  * b'10: Lend memory transaction.  * b'11: Donate memory transaction.</li> <li>Relayer must return INVALID_PARAMETERS if the transaction type specified by the Receiver is not the same as that specified by the Sender for the memory region identified by the Handle value specified in the transaction descriptor.</li> </ul>
Bit[9:5]	<ul> <li>Address range alignment hint.</li> <li>In an invocation of FFA_MEM_RETRIEVE_REQ, this flag is used by the Receiver to specify the boundary, expressed as multiples of 4KB, to which the address ranges allocated by the Relayer to map the memory region must be aligned.</li> <li>Bit[9]: Hint valid flag.</li> <li>b'0: Relayer must choose the alignment boundary. Bits[8:5] are reserved and MBZ.</li> <li>b'1: Relayer must use the alignment boundary specified in Bits[8:5].</li> <li>Bit[8:5]: Alignment hint.</li> <li>If the value in this field is n, then the address ranges must be aligned to the 2*n x 4KB boundary.</li> <li>MBZ if the Receiver specifies the IPA or VA address ranges that must be used by the Relayer to map the memory region, else the Relayer must return INVALID_PARAMETERS.</li> <li>Relayer must return DENIED if it is not possible to allocate the address ranges at the alignment boundary specified by the Receiver.</li> <li>Relayer must return INVALID_PARAMETERS if a reserved value is specified by the Receiver.</li> </ul>
Bit[10]	<ul> <li>Bypass multi-borrower check.</li> <li>In an invocation of FFA_MEM_RETRIEVE_REQ, this flag is used by the Receiver to specify whether it wants the Relayer to validate the partition IDs of other Borrowers provided in the endpoint memory access descriptors.</li> <li>* b'0: The Relayer must ensure the Receiver has specified the identity of all Borrower participating in the transaction.</li> <li>* b'1: The Relayer must take IMPLEMENTATION DEFINED actions.</li> </ul>
Bit[31:11]	• Reserved (MBZ).

Table 11.23: Flags usage in FFA\_MEM\_RETRIEVE\_RESP ABI

Field	Description	
Bit[0]	<ul> <li>Zero memory before retrieval flag.</li> <li>In an invocation of FFA_MEM_RETRIEVE_RESP during a transaction to lend of donate memory, this flag is used by the Relayer to specify whether the memory region was retrieved with or without zeroing its contents first.         <ul> <li>b'0: Memory region was retrieved without zeroing its contents.</li> <li>b'1: Memory region was retrieved after zeroing its contents.</li> </ul> </li> <li>MBZ in a transaction to share a memory region.</li> <li>MBZ if the Sender has Read-only access to the memory region.</li> </ul>	
Bit[2:1]	• Reserved (MBZ).	
Bit[4:3]	<ul> <li>Memory management transaction type flag.</li> <li>In an invocation of FFA_MEM_RETRIEVE_RESP, this flag is used by the Relayer to specify the memory management transaction the Receiver is participating in.</li> <li>* b'00: Reserved.</li> <li>* b'01: Share memory transaction.</li> <li>* b'10: Lend memory transaction.</li> <li>* b'11: Donate memory transaction.</li> </ul>	
Bit[31:5]	• Reserved (MBZ).	

# 11.12 Compliance requirements

This section describes the compliance requirements that must be met by an implementation of an FF-A memory management feature. These requirements specify,

- 1. How the presence of a feature can be discovered. e.g. support for transmitting the memory transaction descriptor in fragments in conjunction with the FFA\_MEM\_SHARE ABI.
- 2. ABIs that must be implemented at a relevant FF-A instance to correctly support a memory management feature e.g. the set of ABIs that must be implemented to enable an Owner to lend, donate or share memory.

The list of features and their compliance requirements is given below.

- 1. The compliance requirements for lending, sharing and donating memory are described in Table 11.24. The table columns should be read as: For *feature* and *caller role*, at the specified FF-A *instance*, *interface* is implemented with the specified *conduits*. Presence of the *interface* must be ascertained through the FFA\_FEATURES ABI.
- 2. Support for transmission of a memory transaction descriptor in dynamically allocated buffers is discovered through the FFA\_FEATURES ABI as described in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*.
- 3. Support for transmission of a memory transaction descriptor in fragments is discovered through the FFA\_FEATURES ABI as described in 20.2.2 *Transmission of transaction descriptor in fragments*.
- 4. Support for time slicing of memory management operations is discovered through the FFA\_FEATURES ABI as described in 20.2.3 *Time slicing of memory management operations*.
- 5. Support for NS bit usage is discovered through the FFA\_FEATURES ABI as described in 11.10.4.1.1 *Discovery of NS bit usage*.
- 6. Support for multiple retrievals of a memory region is discovered through the FFA\_FEATURES ABI as described in 17.4.2 *Support for multiple retrievals by a Borrower*.
- 7. Support for ABIs to get and set memory permissions (see 17.8 FFA\_MEM\_PERM\_GET and 17.9 FFA\_MEM\_PERM\_SET) is discovered through the FFA\_FEATURES ABI.

Table 11.24: Compliance requirements for sharing, lending and donating memory

Feature	Caller role	Instance	Mandatory Interface	Conduit
Memory sharing or lending	Owner	<ul> <li>Secure or NS virtual</li> <li>NS physical<sup>1</sup></li> </ul>	<ul><li>FFA_MEM_SHARE</li><li>FFA_MEM_LEND</li><li>FFA_MEM_RECLAIM</li></ul>	SMC, HVC, SVC
	Borrower	• Secure or NS virtual	<ul><li>FFA_MEM_RETRIEVE_REQ</li><li>FFA_MEM_RELINQUISH</li></ul>	SMC, HVC, SVC
			• FFA_MEM_RETRIEVE_RESP	ERET
		• Secure physical <sup>2</sup>	<ul><li>FFA_MEM_RETRIEVE_REQ</li><li>FFA_MEM_RELINQUISH</li></ul>	SMC
			• FFA_MEM_RETRIEVE_RESP	ERET

<sup>&</sup>lt;sup>1</sup>Interfaces are mandatory at this instance in the absence of an Hypervisor.

<sup>&</sup>lt;sup>2</sup>Interfaces are mandatory at this instance between the SPMC and a logical S-EL1 SP.

Feature	Caller role	Instance	Mandatory Interface	Conduit
	Relayer	NS physical	<ul><li>FFA_MEM_SHARE</li><li>FFA_MEM_LEND</li><li>FFA_MEM_RECLAIM</li></ul>	SMC
		• Secure physical <sup>3</sup>	<ul><li>FFA_MEM_SHARE</li><li>FFA_MEM_LEND</li><li>FFA_MEM_RECLAIM</li></ul>	ERET
Memory donation	Owner	Secure or NS virtual	<ul><li>FFA_MEM_DONATE</li><li>FFA_MEM_RECLAIM</li></ul>	SMC, HVC, SVC
		<ul> <li>Secure physical<sup>4</sup></li> <li>NS physical<sup>5</sup></li> </ul>	<ul><li>FFA_MEM_DONATE</li><li>FFA_MEM_RECLAIM</li></ul>	SMC
	Receiver	• Secure or NS virtual	• FFA_MEM_RETRIEVE_REQ	SMC, HVC, SVC
			• FFA_MEM_RETRIEVE_RESP	ERET
		<ul> <li>Secure physical<sup>6</sup></li> <li>NS physical<sup>7</sup></li> </ul>	• FFA_MEM_RETRIEVE_REQ	SMC
			• FFA_MEM_RETRIEVE_RESP	ERET
	Relayer	• Non-secure physical	<ul><li>FFA_MEM_DONATE</li><li>FFA_MEM_RECLAIM</li><li>FFA_MEM_RETRIEVE_REQ</li></ul>	SMC
			• FFA_MEM_RETRIEVE_RESP	ERET
		• Secure physical <sup>8</sup>	<ul><li>FFA_MEM_DONATE</li><li>FFA_MEM_RECLAIM</li><li>FFA_MEM_RETRIEVE_REQ</li></ul>	ERET
			• FFA_MEM_RETRIEVE_RESP	SMC

<sup>&</sup>lt;sup>3</sup>Interfaces are mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.

<sup>&</sup>lt;sup>4</sup>Interfaces are mandatory at this instance between the SPMC and a logical S-EL1 SP. <sup>5</sup>Interfaces are mandatory at this instance in the absence of an Hypervisor.

<sup>&</sup>lt;sup>6</sup>Interfaces are mandatory at this instance between the SPMC and a logical S-EL1 SP.

<sup>&</sup>lt;sup>7</sup>Interfaces are mandatory at this instance in the absence of an Hypervisor.

<sup>8</sup>Interfaces are mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.

# Chapter 12

# Interface overview

The interfaces used by FF-A components for communication at an FF-A instance are described in the following sections.

- Interfaces for reporting status of execution of other interfaces are described in Chapter 13 Status reporting interfaces.
- Interfaces for partition setup and discovery using Framework messages are described in Chapter 14 Setup and discovery interfaces.
- Interfaces to implement memory management transactions using Framework messages are described in Chapter 17 *Memory management interfaces*.
- Interfaces to manage CPU cycles allocated to an endpoint are described in Chapter 15 CPU cycle management interfaces.
- Interfaces to implement exchange of Direct and Indirect Partition messages between endpoints are described in Chapter 16 *Messaging interfaces*.
- Additional interfaces for memory management and interfaces pertaining to power management are described in Chapter 20 Appendix.

The following common rules govern the definition and behavior of FF-A ABIs.

- 1. Each interface is invoked using one more conduits described in 4.4 Conduits.
- 2. Each interface relies on the SMC calling convention v1.2 described in [4]. The divergences from the calling convention are described in 12.1 *Divergence from SMC calling convention*.
- 3. Usage of only those architectural registers that are relevant to an interface is specified. The values of all other architectural registers must be ignored.

- 4. The following standard Secure service call identifier ranges have been reserved for FF-A interfaces in the SMCCC [4].
  - 1. 0x84000060-0x840000FF: FF-A 32-bit calls.
    - A caller in the AArch32 Execution state, uses the function identifiers for 32-bit calls.
  - 2. 0xC4000060-0xC40000FF: FF-A 64-bit calls.
    - A caller in the AArch64 Execution state, can use the function identifiers for 32-bit or 64-bit calls.
- 5. An FF-A ABI could support both the SMC32 and SMC64 conventions e.g. FFA\_RXTX\_MAP, FFA\_NOTIFICATION\_INFO\_GET. A callee that runs in the AArch64 execution state and implements such an ABI must implement both SMC32 and SMC64 conventions of the ABI.
- 6. An invocation of any interface is completed by invoking the *FFA\_ERROR* interface with the *NOT\_SUPPORTED* error code in the following scenarios.
  - The interface was invoked at an FF-A instance where it cannot be invoked through any conduit.
  - · The interface was invoked through an invalid conduit at an FF-A instance where it can be invoked.

An FF-A component at the lower EL at an FF-A instance uses the *FFA\_FEATURES* interface (see 14.3 *FFA\_FEATURES*) to discover if an FF-A ABI is implemented by the FF-A component at the higher EL.

# 12.1 Divergence from SMC calling convention

The SMC calling convention describes the concept of *fast* and *yielding* SMC calls. The type of call is specified in *bit*[31] of the *Function ID* parameter of an SMC. The function ID range for yielding calls is reserved for legacy SMC interfaces.

FF-A interfaces fall in both categories. Furthermore, the *yielding* nature of some FF-A ABIs depends entirely upon the protocol between a service and its clients.

For example, a Receiver endpoint that is allocated CPU cycles through the FFA\_MSG\_SEND\_DIRECT\_REQ ABI could be preempted by a Non-secure interrupt or perform a managed exit. In the latter case, the endpoint could complete the requested operation before relinquishing control to the Normal world.

From the scheduler's perspective, the invocation of FFA\_MSG\_SEND\_DIRECT\_REQ completes with FFA\_INTERRUPT in the former case and FFA\_MSG\_SEND\_DIRECT\_RESP in the latter case. In the latter case, whether the requested operation is preempted or completed depends upon the service level protocol between the Receiver and Scheduler endpoints. This is not visible to the Framework. The call runs to completion from the Framework's perspective.

On the other hand, *hypcall* interfaces are not preempted by Non-secure interrupts and run to completion from the caller's perspective.

It is not possible to consistently categorize FF-A ABIs as *fast* or *yielding*. Furthermore, function IDs for yielding calls cannot be allocated for FF-A ABIs as they lie in the reserved range. Hence, function IDs for FF-A ABIs are allocated from the *fast call* range. The interpretation of *bit[31]* of the *Function ID* parameter by the Framework depends upon the FF-A ABI. For example, *hypcalls* generally behave as *fast calls*. FF-A ABIs that allocate CPU cycles to a partition generally behave as yielding calls.

Chapter 13 **Status reporting interfaces** 

### 13.1 Overview

Interfaces described in this section are used to report the status of a previous FF-A ABI invocation. The status indicates successful or unsuccessful completion or preemption of the ABI invocation. This ABI must be one that is listed in the following sections.


- Interfaces for partition setup and discovery in Chapter 14 Setup and discovery interfaces.
- Interfaces to implement memory management transactions in Chapter 17 Memory management interfaces.
- Interfaces to manage CPU cycles in Chapter 15 CPU cycle management interfaces.
- Interfaces to implement messaging between endpoints in Chapter 16 Messaging interfaces.

<sup>&</sup>lt;sup>1</sup>The FFA\_VERSION interface (see 14.2 FFA\_VERSION) is used for discovering the presence of a Framework implementation. It does not use the status reporting interfaces.

# 13.2 FFA\_ERROR

#### **Description**

- Returns error code in response to a previous invocation of an FF-A function.
- Table 13.2 defines the values for status codes used with FF-A functions. All values are considered to be 32-bit signed integers.
- Valid FF-A instances and conduits are listed in Table 13.3.
- Syntax of this function is described in Table 13.4.
- Figure 13.1 illustrates example usage of this function with the following assumptions.
  - Component A makes an invalid request to Component B through an FF-A function described in this specification.
  - Component B uses the FFA\_ERROR function to return the error code to Component A.
  - The FF-A function used by component A can be invoked through the SMC and ERET conduits.
  - Both components could be interacting at any FF-A instance support by the FF-A function. The two
    possible scenarios have been considered.
    - \* Component A is at a lower EL than component B at the FF-A instance.
    - \* Component A is at a higher EL than component B at the FF-A instance.



FFA\_ERROR invocation from higher to lower EL




Figure 13.1: Example usage of FFA\_ERROR

Table 13.2: Error status codes

Status code	Description
-1	NOT_SUPPORTED
-2	INVALID_PARAMETERS
-3	NO_MEMORY
-4	BUSY
-5	INTERRUPTED
-6	DENIED
-7	RETRY

Status code	Description	
-8	ABORTED	
-9	NO_DATA	
-10	NOT_READY	

Table 13.3: FFA\_ERROR instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Non-secure virtual	SMC, HVC, ERET
3	Secure virtual	SMC, ERET


Table 13.4: FFA\_ERROR function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000060.
uint32 Target information	w1	<ul> <li>Information to identify target SP/VM.</li> <li>Valid only when SMC conduit is used at the Non-secure virtual FF-A instance. MBZ otherwise.</li> <li>Bits[31:16]: ID of SP/VM.</li> <li>Bits[15:0]: ID of vCPU of SP/VM to deliver error to.</li> </ul>
int32 Error code	w2	• FF-A function specific error code. See function definition for applicable error codes .
Other Parameter registers	w3-w7 x3-x7	• Reserved (MBZ).


# 13.3 FFA SUCCESS

#### Description

- Returns results on successful completion of a previous invocation of an FF-A function.
- Valid FF-A instances and conduits are listed in Table 13.6.
- Syntax of this function is described in Table 13.7.
- Figure 13.2 illustrates example usage of this function with the following assumptions.
  - Component A makes an valid request to Component B through an FF-A function described in this specification.
  - Component B uses the FFA\_SUCCESS function to return the results to Component A.
  - The FF-A function used by component A can be invoked through the SMC and ERET conduits.
  - Both components could be interacting at any FF-A instance support by the FF-A function. The two
    possible scenarios have been considered.
    - \* Component A is at a lower EL than component B at the FF-A instance.
    - \* Component A is at a higher EL than component B at the FF-A instance.



FFA\_SUCCESS invocation from higher to lower EL



FFA\_SUCCESS invocation from lower to higher EL

Figure 13.2: Example usage of FFA SUCCESS

Table 13.6: FFA\_SUCCESS instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Non-secure virtual FF-A	SMC, HVC, ERET
3	Secure virtual FF-A	SMC, ERET

Table 13.7: FFA\_SUCCESS function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul> <li>0x84000061.</li> <li>0xC4000061.</li> <li>This function ID is used only if any result register encodes a 64-bit parameter.</li> </ul>
uint32 Target information	w1	<ul> <li>Information to identify target SP/VM.</li> <li>Valid only when SMC conduit is used at the Non-secure virtual FF-A instance. MBZ otherwise.</li> <li>Bits[31:16]: ID of SP/VM.</li> <li>Bits[15:0]: ID of vCPU of SP/VM to deliver results to.</li> </ul>
uint32/uint64 Result registers	w2-w7 x2-x7	<ul> <li>FF-A function specific return results. See function definition for result encoding. MBZ if not explicitly specified.</li> </ul>

# 13.4 FFA INTERRUPT

#### **Description**

- Returns control from the caller to the callee in response to an interrupt. See 13.4.1 *Usage* for details.
- Valid FF-A instances and conduits are listed in Table 13.9.
- Syntax of this function is described in Table 13.10.

Table 13.9: FFA INTERRUPT instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	ERET
2	Secure and Non-secure virtual	ERET
3	Secure physical	SMC, ERET

Table 13.10: FFA\_INTERRUPT function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000062.
uint32 Endpoint/vCPU IDs	w1	<ul> <li>Endpoint and vCPU IDs of the caller in a valid usage scenario described in 13.4.1 <i>Usage</i>. MBZ otherwise.</li> <li>Bits[31:16]: Endpoint ID.</li> <li>Bits[15:0]: vCPU ID.</li> </ul>
uint32 Interrupt ID	w2	• Interrupt ID in a valid usage scenario described in 13.4.1 <i>Usage</i> . MBZ otherwise.
Other parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

# 13.4.1 Usage

- 1. FFA\_INTERRUPT is used with the SMC conduit at the Secure physical FF-A instance only by the S-EL1 or S-EL2 SPMC to inform the SPMD that a Non-secure interrupt has preempted execution of an SP and the NS-Endpoint on this physical PE must be resumed so that the interrupt can be handled.
  - 1. The SPMC returns the ID of the SP and its execution context that was doing work on behalf of the NS-Endpoint. The NS-Endpoint is expected to resume execution of the SP execution context once the interrupt is handled.
  - 2. The interrupt ID field is invalid and MBZ. It must be ignored by the SPMD.
  - 3. An example of this usage is illustrated in Figure 9.3.

- 2. FFA\_INTERRUPT is used with the ERET conduit by the Hypervisor, SPMC or the SPMD to inform a callee in the *blocked* runtime state that its request was preempted by an interrupt.
  - 1. The callee had entered the *blocked* runtime state after requesting a partition to do work on its behalf e.g through an invocation of a Direct request interface.
  - 2. The partition manager returns the ID of the partition and its vCPU or execution context that was doing work on behalf of the callee. The callee is expected to resume execution of the partition vCPU or execution context once the interrupt is handled. This is applicable only if the callee runs in a privileged exception level i.e. not in S-EL0. Also see 9.2.1 Secure interrupt signaling mechanisms.
  - 3. The interrupt ID field is invalid and MBZ. It must be ignored by the callee.
  - 4. Valid caller and callee combinations at specific FF-A instances are listed below.
    - 1. SPMD and an NS-Endpoint at the Non-secure physical FF-A instance.
    - 2. Hypervisor and a VM at the Non-secure virtual FF-A instance.
    - 3. SPMC and an SP at the Secure virtual FF-A instance.
  - 5. An example of this usage is illustrated in Figure 9.3.
- 3. FFA\_INTERRUPT is used with the ERET conduit by the Hypervisor, SPMC or the SPMD to delegate interrupt handling to a callee in the *waiting* runtime state.
  - 1. The callee had entered the *waiting* runtime state after finishing work requested by another partition e.g through an invocation of FFA\_MSG\_SEND\_DIRECT\_RESP.
  - 2. The partition manager returns the ID of the pending interrupt to the callee. This is applicable only if the callee is a partition that runs in a privileged exception level i.e. not in S-EL0. It is also not applicable if the callee is an SPMC and the caller is the SPMD. This is because the SPMD is not expected to determine the identity of the pending interrupt by querying the GIC. Also see 9.2.1 Secure interrupt signaling mechanisms.
  - 3. The endpoint and vCPU ID fields are invalid and MBZ. They must be ignored by the callee.
  - 4. Valid caller and callee combinations at specific FF-A instances are listed below.
    - 1. SPMD and the S-EL1 or S-EL2 SPMC at the Secure physical FF-A instance.
    - 2. EL3 SPMC and a logical S-EL1 SP at the Secure physical FF-A instance.
    - 3. Hypervisor and a VM at the Non-secure virtual FF-A instance.
    - 4. SPMC and an SP at the Secure virtual FF-A instance.

Chapter 14

Setup and discovery interfaces

# 14.1 Compliance requirements

Table 14.1 lists the discovery and setup interfaces that must be implemented at a given FF-A instance with a specific conduit.

- 1. Combinations of interface and conduit that are not listed in the table but listed in the corresponding interface description are optional.
- 2. Combinations of interface and conduit that are neither listed in Table 14.1 nor in the corresponding interface description are not supported.

Table 14.1: Mandatory discovery and setup interfaces

Mandatory FF-A			
Interface	Conduit	Instance	Notes
FFA_VERSION	SMC, HVC, SVC	• All	
FFA_FEATURES	SMC, HVC, SVC	• All	
FFA_FEATURES	ERET	• Secure physical instance	<ul> <li>Mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.</li> </ul>
FFA_RX_RELEASE	SMC, HVC, SVC	• All	
FFA_RX_RELEASE	ERET	• Secure physical instance	<ul> <li>Mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.</li> </ul>
FFA_RXTX_MAP	SMC, HVC, SVC	• All except Secure physical instance	• Optional at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.
FFA_RXTX_MAP	ERET	• Secure physical instance	<ul> <li>Mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.</li> </ul>
FFA_RXTX_UNMAP	SMC, HVC, SVC	• All except Secure physical instance	• Optional at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.
FFA_PARTITION_INFO_GET	SMC, HVC, SVC	• All except Secure physical instance	<ul> <li>Optional at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.</li> </ul>

Interface	Conduit	Mandatory FF-A Instance	Notes
FFA_PARTITION_INFO_GET	ERET	• Secure physical instance	<ul> <li>Mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC.</li> </ul>
FFA_PARTITION_INFO_GET_REGS	SMC	Secure physical instance	• Mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC only if EL3 LSPs are implemented and not using an IMPLEMENTATION DEFINED discovery mechanism.
FFA_PARTITION_INFO_GET_REGS	ERET	Secure physical instance	• Mandatory at this instance between the SPMD and a S-EL2 or S-EL1 SPMC only if EL3 LSPs are implemented and not using an IMPLEMENTATION DEFINED discovery mechanism.
FFA_ID_GET	SMC, HVC, SVC	• All	
FFA_SPM_ID_GET	SMC, HVC, SVC	• All	

# 14.2 FFA\_VERSION

### Description

- Returns version of the Firmware Framework implementation at an FF-A instance as described in 14.2.1
   Overview.
- Valid FF-A instances and conduits are listed in Table 14.3.
- Syntax of this function is described in Table 14.4.
- Encoding of a version number in return parameters is described in Table 14.5.
- Encoding of error codes in return parameters is described in Table 14.6.

Table 14.3: FFA\_VERSION instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC
2	Secure and Non-secure virtual	SMC, HVC, SVC

Table 14.4: FFA\_VERSION function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000063.
uint32 Input version number	w1	<ul> <li>Version number specified by the caller as follows.</li> <li>Bit[31]: Must be 0.</li> <li>Bit[30:16] Major Version number.</li> <li>Bit[15:0] Minor Version number.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

Table 14.5: Encoding of a version number

Parameter	Register	Value
int32 Output version number	w0	<ul> <li>On a successful return, the format of the value is as follows.</li> <li>Bit[31]: Must be 0.</li> <li>Bit[30:16] Major Version: Must be 1 for this revision of FF-A.</li> <li>Bit[15:0] Minor Version: Must be 1 for this revision of FF-A.</li> </ul>

Parameter	Register	Value
Other Result registers	w1-w7 x1-x7	• Reserved (MBZ).

Table 14.6: Encoding of error codes

Parameter	Register	Value
int32 Error code	w0	<ul> <li>NOT_SUPPORTED: A Firmware Framework implementation of the requested version does not exist at this FF-A instance.</li> </ul>

#### 14.2.1 Overview

The version number of a Firmware Framework implementation is a 31-bit unsigned integer, with the upper 15 bits denoting the major revision, and the lower 16 bits denoting the minor revision.

If this function returns a valid version number:

- All the functions that are described in this specification must be implemented, unless it is explicitly stated that a function is optional.
- A partition manager could implement an optional interface and make it available to a subset of endpoints it manages.

The following rules apply to the version numbering.

- Different major revision values indicate possibly incompatible functions.
- For two revisions, A and B, for which the major revision values are identical, if the minor revision value of revision B is greater than the minor revision value of revision A, then every function in revision A must work in a compatible way with revision B. However, it is possible for revision B to have a higher function count than revision A.

In an invocation of this function, the compatibility of the version number (x,y) of the caller with the version number (a,b) of the callee can also be as follows.

- 1. If  $x \neq a$ , then the versions are incompatible.
  - The caller cannot inter-operate with the callee.
- 2. If x == a and y > b, then the versions are incompatible.
  - The caller can inter-operate with the callee only if it downgrades its minor revision such that  $y \le b$ .
- 3. If x == a and y <= b, then the versions are compatible.

A version number (x,y) is less than a version number (a,b) if one of the following conditions is true.

- *x* < *a*.
- y < b if x == a.

### 14.2.2 Usage

This function enables the caller to determine if the callee implements the Firmware Framework and the version number of the implementation. Conversely, it enables the callee to determine the version number of the Framework that the caller implements. This exchange of version numbers enables both the caller and callee at an FF-A instance to determine if they are compatible. If they are compatible, it enables them to determine which Framework functionalities can be used. Hence, this function must be invoked by the caller before any other FF-A function as per the guidelines specified below.

- The caller must specify a version number in the *Input version number* parameter.
- The callee must take one of the following actions.
  - If it supports a Firmware Framework implementation that is compatible with the version number specified by the caller, it must return the version number of the implementation.
  - If it only supports a Firmware Framework implementation that is incompatible with and at a
    greater version number than specified by the caller, it must either return the version number of this
    implementation or the NOT\_SUPPORTED error code.

It is strongly recommended that the callee returns the version number instead of the NOT\_SUPPORTED error code. Also see,

- \* 20.6 Changes to FF-A v1.0 data structures for forward compatibility.
- \* 20.6.4 Compatibility requirements for FF-A v1.0 data structures.
- If it supports a Firmware Framework implementation that is incompatible with and at a lesser version number than specified by the caller, it must return the highest version number of this implementation.
- If it does not support any version of the Firmware Framework, it must return the NOT\_SUPPORTED error code.
- The caller must use the preceding compatibility rules to determine if it can inter-operate with the version number returned by the callee.

Each FF-A instance must support this call and return its version number. For this revision of FF-A, the major version is 1 and the minor version is 1.

This interface returns a version number of the Framework at the FF-A instance where it is invoked. It is possible that version numbers of the Framework at different FF-A instances differ. These versions must be supported in accordance with the preceding major and minor version number compatibility rules.

### 14.2.3 **SPM** usage

### 14.2.3.1 Version discovery between SPMD and SPMC

In SPM configurations where the SPMD and SPMC reside in separate Exception levels (see Table 4.1), the versions of these two components could differ. The following constraints must be met to avoid a version mismatch.

- The SPMC must specify the version that it implements to the SPMD through an IMPLEMENTATION DEFINED mechanism e.g. through the SPMC manifest (see 5.2.2 SPMC manifest).
- The SPMD must compare the version specified by the SPMC with the version it implements.
  - If the versions are not compatible as per the preceding compatibility rules, the SPMD must not initialize the SPMC.
  - If the versions are compatible, the SPMD must report the version that fulfills the below requirements in response to an invocation of FFA\_VERSION function at the Secure physical FF-A instance.
    - \* The highest major version supported by both the SPMC and SPMD.
    - \* The highest minor version for this major version supported by both the SPMC and SPMD.

#### 14.2.3.2 Version discovery between Normal world and SPMC

The Hypervisor or OS Kernel invoke the FFA\_VERSION function at the Non-secure physical FF-A instance to specify the version of the Framework to the SPMD. In this case,

- 1. If the highest version of the Framework implemented by the SPMC is major version 1 and minor version 0, the SPMD must return this version to the Normal world.
- 2. If the SPMC implements this version of the Framework, the SPMD must forward the FFA\_VERSION function invocation to the SPMC through,

- 1. The message described in Table 14.7 if the SPMC is implemented in S-EL2 or S-EL1.
- 2. An IMPLEMENTATION DEFINED mechanism if the SPMC is implemented in EL3.

It is possible that the SPMC implements multiple versions of the Framework such that each version is less than the common version negotiated between the SPMC and the SPMD. The SPMC needs to know the version presented by the Hypervisor or OS Kernel to determine which version it should use to maintain compatibility.

The forwarded message from the SPMD enables the SPMC to make this choice and either return a compatible version or return the NOT\_SUPPORTED error code to the Normal world as per the callee specific guidelines described in 14.2.2 *Usage*. The SPMC must return the response to the forwarded message through,

- 1. The message described in Table 14.8 if the SPMC is implemented in S-EL2 or S-EL1.
- 2. An IMPLEMENTATION DEFINED mechanism if the SPMC is implemented in EL3.

The SPMD must forward the return value in w0 in the response message to the Hypervisor or OS as the return value of the original FFA\_VERSION call. Figure 14.1 illustrates how the SPMD forwards,

- 1. An FFA\_VERSION call from the Normal world to an SPMC in S-EL2 or EL3.
- 2. The response from the SPMC back to the Normal world.




Figure 14.1: Forwarding of FFA VERSION call from SPMD to SPMC at lower EL

Table 14.7: Normal world FF-A version message

Register	Parameter
w0	0x8400006F: FFA_MSG_SEND_DIRECT_REQ Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]:         <ul> <li>SPMD ID.</li> <li>Bit[15:0]:</li> <li>SPMC ID.</li> </ul> </li> </ul>

Register	Parameter
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00001000: Message for forwarding FFA_VERSION call from Normal world to the SPMC.</li> </ul>
w3	• FFA version from Normal world.
w4-w7	Reserved (MBZ).

Table 14.8: Response to Normal world FF-A version message

Register	Parameter
w0	0x84000070: FFA_MSG_SEND_DIRECT_RESP Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]:     * SPMC ID.</li> <li>Bit[15:0]:     * SPMD ID.</li> </ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00001001: Response message to forwarded FFA_VERSION call from the Normal world.</li> </ul>
w3	<ul> <li>Encoding of w0 in Table 14.5 if a version is returned by the SPMC.</li> <li>NOT_SUPPORTED if a version is not returned by the SPMC.</li> </ul>
w4-w7	Reserved (MBZ).

# 14.3 FFA FEATURES

#### **Description**

- This interface is used by an FF-A component at the lower EL at an FF-A instance to query:
  - The presence, properties and implementation of optional features of an FF-A interface.
  - The presence and properties of a feature supported by the Framework and not specific to an FF-A interface.
- This interface can be invoked at the FF-A instances through the conduits listed in Table 14.10.
- Syntax of this function is described in Table 14.11.
- If the FF-A interface or feature that was queried is implemented, the callee completes this call with an invocation of the *FFA\_SUCCESS* interface as described in Table 14.12.
- If the FF-A interface or feature that was queried is not implemented or invalid, the callee completes this call with an invocation of the FFA\_ERROR interface with the NOT\_SUPPORTED error code.

#### Table 14.10: FFA FEATURES instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET, SMC
3	Secure and Non-secure virtual	SMC, HVC, SVC

# Table 14.11: FFA\_FEATURES function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000064.

Parameter	Register	Value
uint32 FF-A function ID or Feature ID	w1	<ul> <li>Bit[31]: w1 contains an FF-A Function ID or Feature ID.</li> <li>b'1: w1 must be interpreted as the Function ID of the FF-A interface whose implementation is being queried. Effectively, bit[31] of the SMCCC Function ID i.e. the Fastcall bit is used to distinguish between an FF-A feature and function ID.</li> <li>* If an interface defines both SMC32 and SMC64 FIDs, then either FID could be used. (Also see common rules that govern definition and behavior of FF-A ABIs in Chapter 12 Interface overview).</li> <li>- b'0: w1 must be interpreted as the ID of a feature supported by the Framework at this FF-A instance. IDs of supported features are listed in Table 14.13.</li> <li>* Bit[30:8]: Reserved (MBZ).</li> <li>* Bit[7:0]: Feature ID.</li> </ul>
uint32 Input properties	w2	<ul> <li>A list of properties expected by the caller corresponding to the Function ID specified in w1.</li> <li>This parameter is Reserved (MBZ) if a Feature ID is specified in w1.</li> </ul>
Other Parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

Table 14.12: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32 Interface properties	w2-w3	<ul> <li>Used to encode any optional features implemented or any properties exported by the queried interface or feature.</li> <li>FF-A interfaces that use these parameters and the encodings of their properties are listed in Table 14.14.</li> <li>Feature IDs and encodings of their properties are listed in Table 14.13.</li> <li>MBZ if no optional features are implemented or no implementation details are exported by the queried interface.</li> </ul>
Other Result registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 14.13: Feature IDs and properties table

FF-A Feature Name	FF-A Feature ID	Encoding of feature in return parameters
Notification pending interrupt	0x1	• w2 : Interrupt ID.
Schedule Receiver interrupt	0x2	• w2 : Interrupt ID.
Managed exit interrupt	0x3	• <i>w2</i> : Interrupt ID.

Table 14.14: Encoding of interface properties parameters

FF-A Function ID (w1)	Input properties (w2)	Return parameters (w2-w3)
FFA_RXTX_MAP	Reserved (MBZ).	<ul> <li>w2: Bits[31:2] are reserved (MBZ).</li> <li>Bit[1:0]: Minimum buffer size and alignment boundary (see 7.2.2.3  Buffer attributes).  * b'00: 4K.  * b'01: 64K.  * b'10: 16K.  * b'11: Reserved.</li> <li>w3/x3: Reserved (MBZ).</li> </ul>
FFA_MEM_DONATE	Reserved (MBZ).	<ul> <li>w2: Bits[31:1] are reserved (MBZ).</li> <li>Bit[0]: Dynamically allocated buffer support. See 20.2.1          <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.          <ul> <li>b'0: Partition manager does not support transmission of a memory transaction descriptor in a buffer dynamically allocated by the endpoint.</li> <li>b'1: Partition manager supports transmission of a memory transaction descriptor in a buffer dynamically allocated by the endpoint.</li> </ul> </li> <li>w3/x3: Reserved (MBZ).</li> </ul>
FFA_MEM_LEND	Reserved (MBZ).	• Same as FFA_MEM_DONATE.
FFA_MEM_SHARE	Reserved (MBZ).	• Same as FFA_MEM_DONATE.

FF-A Function ID (w1)	Input properties (w2)	Return parameters (w2-w3)
FFA_MEM_RETRIEVE_REQ	<ul> <li>Bits[31:2] are reserved (MBZ)</li> <li>Bit[0] is reserved (MBZ)</li> <li>Bit[1]: Request callee to specify security state of a memory region if retrieved successfully. See 11.10.4.1.1 Discovery of NS bit usage. <ul> <li>b'0: Do not specify security state of the memory region.</li> <li>b'1: Specify the security state of the memory region.</li> </ul> </li> <li>b'1: Specify the security region.</li> </ul>	<ul> <li>w2: Bits[31:3] are reserved (MBZ).</li> <li>Bit[0]: Dynamically allocated buffer support. See 20.2.1  Transmission of transaction descriptor in dynamically allocate buffers.</li> <li>* b'0: Partition manager does not support transmission of a memory transaction descriptor in a buffer dynamically allocated by the endpoint.</li> <li>* b'1: Partition manager supports transmission of a memory transaction descriptor in a buffer dynamically allocated by the endpoint.</li> <li>Bit[1]: Inform caller if the security state of a memory region is specified during a successful retrieval. See 11.10.4.1.1  Discovery of NS bit usage.</li> <li>* b'0: Security state of the memory region is not specified.</li> <li>* b'1: Security state of the memory region is specified.</li> <li>- Bit[2]: Support for retrieval by the Hypervisor.</li> <li>* b'0: SPMC does not support this feature at the Non-secure physical FF-A instance.</li> <li>* This value is also returned by a partition manager if this feature is queried at any other FF-A instance.</li> <li>* b'1: SPMC supports this feature at the Non-secure physical FF-A instance.</li> <li>* b'1: SPMC supports this feature at the Non-secure physical FF-A instance.</li> <li>* b'1: SPMC supports this feature at the Non-secure physical FF-A instance.</li> <li>* b'1: SPMC supports filed.</li> <li>- Bit[31:8]: Reserved MBZ.</li> <li>- Bit[7:0]: Number of times a Receiver is allowed to retrieve a memory region before relinquishing it. The value specified is interpreted as ((1U &lt;&lt; (value + 1)) - 1.</li> </ul>

# 14.4 FFA\_RX\_ACQUIRE

- Acquire ownership of a RX buffer before writing a message to it (see 7.2.2.4.3 Management of buffer ownership between Hypervisor and SPMC).
- Valid FF-A instances and conduits are listed in Table 14.16.
- Syntax of this function is described in Table 14.17.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.18.

Table 14.16: FFA\_RX\_ACQUIRE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure Physical	SMC
2	Secure Physical	ERET

Table 14.17: FFA\_RX\_ACQUIRE function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000084.
uint32 VM ID	w1	<ul> <li>ID of VM ownership of whose RX buffer should be acquired.</li> <li>Bit[31:16]: Reserved and MBZ.</li> <li>Bit[15:0]: VM ID.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

Table 14.18: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>DENIED: Callee cannot relinquish ownership of the RX buffer.</li> <li>INVALID_PARAMETERS: There is no buffer pair registered on behalf of the VM.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 14.5 FFA\_RX\_RELEASE

- Relinquish ownership of a RX buffer after reading a message from it (see 7.2.2.4 Buffer synchronization).
- Valid FF-A instances and conduits are listed in Table 14.20.
- Syntax of this function is described in Table 14.21.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.22.

Table 14.20: FFA\_RX\_RELEASE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure Physical	SMC
2	Secure Physical	ERET
3	Secure virtual	SMC, HVC, SVC
4	Non-secure virtual	SMC, HVC, SVC, ERET

Table 14.21: FFA\_RX\_RELEASE function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000065.
uint32 VM ID	w1	<ul> <li>ID of VM ownership of whose RX buffer should be released. Only valid at the Non-secure physical FF-A instance. MBZ otherwise.</li> <li>Bit[31:16]: Reserved and MBZ.</li> <li>Bit[15:0]: VM ID.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

Table 14.22: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>DENIED: Caller did not have ownership of the RX buffer.</li> <li>INVALID_PARAMETERS: There is no buffer pair registered by the Hypervisor on behalf of the VM.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 14.6 FFA RXTX MAP

- Maps the RX/TX buffer pair in the translation regime of the callee on behalf of an endpoint or Hypervisor.
  - A SP describes the VA or IPA contiguous pages allocated for each buffer in the pair to the SPM.
  - A VM describes the VA or IPA contiguous pages allocated for each buffer in the pair to the Hypervisor.
  - Hypervisor or OS Kernel describe the physically contiguous pages allocated for each buffer in the pair to the SPM.
  - Hypervisor forwards the description of pages allocated for each buffer in the pair by a VM to the SPM
    - \* Description of buffer pair is populated in the TX buffer of the Hypervisor as described in Table 14.27.
  - Both Hypervisor and SPM must ensure the caller has exclusive access and ownership of the RX/TX buffer memory regions.
- Valid FF-A instances and conduits are listed in Table 14.24.
- Syntax of this function is described in Table 14.25.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.26.

Table 14.24: FFA RXTX MAP instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET
3	Virtual	SMC, HVC, SVC

Table 14.25: FFA\_RXTX\_MAP function syntax

Parameter	Register	Value
uint32 Function ID	w0/x0	<ul><li> 0x84000066.</li><li> 0xC4000066.</li></ul>
uint32/uint64 TX address	w1/x1	<ul> <li>Base address of the TX buffer if invoked by an endpoint or Hypervisor to register its buffer pair. <ul> <li>Address is a IPA or VA at the virtual FF-A instance.</li> <li>Address is a PA at the physical FF-A instance.</li> </ul> </li> <li>MBZ if Hypervisor is forwarding this call on behalf of an endpoint. <ul> <li>Description of RX/TX buffer and identity of endpoint is specified in the TX buffer of the Hypervisor.</li> </ul> </li> </ul>

Parameter	Register	Value
uint32/uint64 RX address w2/x	w2/x2	<ul> <li>Base address of the RX buffer.</li> <li>Address is a IPA or VA at the virtual FF-A instance.</li> <li>Address is a PA at the physical FF-A instance.</li> <li>MBZ if Hypervisor is forwarding this call on behalf of an endpoint.</li> <li>Description of RX/TX buffer and identity of endpoint is specified in the TX buffer of the Hypervisor.</li> </ul>
uint32 RX/TX page count	w3/x3	<ul> <li>Bit[31:6]: Reserved (MBZ).</li> <li>Bit[5:0]: Number of contiguous 4K pages allocated for each buffer.</li> </ul>
Other Parameter registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 14.26: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: One or more fields in input parameters is incorrectly encoded.</li> <li>NO_MEMORY:         <ul> <li>Not enough memory to map the buffers in the translation regime of the callee.</li> <li>Not enough memory in TX buffer of Hypervisor to describe caller buffer pair to SPM.</li> </ul> </li> <li>DENIED:         <ul> <li>Buffer pair already registered for the FF-A component with specified ID.</li> <li>A VM's buffer pair cannot be registered by th SPMC since no SP sends or receives Indirect messages.</li> </ul> </li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

Table 14.27: Endpoint RX/TX descriptor<sup>1</sup>

Field	Byte length	Byte offset	Description
Endpoint ID	2	0	• ID of endpoint that allocated the RX/TX buffer.
Reserved	2	2	• MBZ.

Field	Byte length	Byte offset	Description
RX buffer memory region description offset	4	4	• 8-byte aligned offset from the base address of this descriptor to the <i>Composite memory region descriptor</i> that describes the RX buffer memory region. See 11.9.1 <i>Composite memory region descriptor</i> .
TX buffer memory region description offset	4	8	• 8-byte aligned offset from the base address of this descriptor to the <i>Composite memory region descriptor</i> that describes the TX buffer memory region. See 11.9.1 <i>Composite memory region descriptor</i> .

<sup>&</sup>lt;sup>1</sup>Also see 20.6 Changes to FF-A v1.0 data structures for forward compatibility.

# 14.7 FFA RXTX UNMAP

#### **Description**

- Unmaps the RX/TX buffer pair of an endpoint or Hypervisor from the translation regime of the callee.
  - A SP invokes this interface to unmap its buffer pair from the translation regime of the SPM.
  - A VM invokes this interface to unmap its buffer pair from the translation regime of the Hypervisor.
  - Hypervisor or OS Kernel invoke this interface to unmap their buffer pair from the translation regime of the SPM.
  - Hypervisor forwards an invocation of this interface by a VM to the SPM.
    - \* Identity of VM is specified in w1.
- Valid FF-A instances and conduits are listed in Table 14.29.
- Syntax of this function is described in Table 14.30.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.31.

### Table 14.29: FFA\_RXTX\_UNMAP instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET
3	Virtual	SMC, HVC, SVC

### Table 14.30: FFA RXTX UNMAP function syntax

Parameter	Register	Value
uint32 Function ID	w0/x0	• 0x84000067.
uint32 ID	w1	<ul> <li>ID of VM that allocated the RX/TX buffer. Only valid at the Non-secure physical FF-A instance.</li> <li>MBZ otherwise.</li> <li>Bit[31:16]: ID.</li> <li>Bit[15:0]: Reserved MBZ.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

Table 14.31: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: There is no buffer pair registered on behalf of the caller.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 14.8 FFA\_PARTITION\_INFO\_GET

- Returns information about FF-A components implemented in the system as described in 14.8.1 Overview.
- Valid FF-A instances and conduits are listed in Table 14.33.
- Syntax of this function is described in Table 14.34.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 14.35.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.36.

Table 14.33: FFA\_PARTITION\_INFO\_GET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	SMC, ERET
3	Non-secure virtual	SMC, HVC
4	Secure virtual	SMC, HVC, SVC

Table 14.34: FFA\_PARTITION\_INFO\_GET function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000068.
uint128 UUID	w1-w4	• Specified as described in Section 5.3 of [4].
uint32 Flags	w5	<ul> <li>Bit[0]: Return information type flag.</li> <li>b'1: Return the count of partitions deployed in the system corresponding to the specified UUID in w2 as specified in Table 14.35.</li> <li>b'0: Return partition information descriptors corresponding to the specified UUID in the RX buffer of the caller (see Table 6.1).</li> <li>Bit[31:1]: Reserved (MBZ).</li> </ul>
Other Parameter registers	w6-w7 x6-x7	• Reserved (MBZ).

Table 14.35: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32 Count	w2	<ul> <li>If Bit[0] = b'0 in the Flags input parameter, this field contains the count of partition information descriptors corresponding to the specified UUID in w1-w4. The descriptors are populated in the RX buffer of the caller.</li> <li>If Bit[0] = b'1 in the Flags input parameter, this field contains the count of partitions deployed in the system corresponding to the specified UUID in w1-w4.</li> </ul>
uint32 Size	w3	<ul> <li>If Bit[0] = b'0 in the Flags input parameter, this field contains the size of each partition information descriptor populated in the RX buffer of the caller.</li> <li>If Bit[0] = b'1 in the Flags input parameter, this field MBZ.</li> </ul>
Other Result registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 14.36: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>BUSY: RX buffer of the caller is required to return partition information but is either not free or not mapped.</li> <li>INVALID_PARAMETERS: Unrecognized UUID.</li> <li>NO_MEMORY: Results cannot fit in RX buffer of the caller.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>NOT_READY: Callee is not ready to handle this request.</li> </ul>

# 14.8.1 Overview

FFA\_PARTITION\_INFO\_GET is used by FF-A components for the following purposes.

- To discover the ID (see Chapter 6 *Identification and Discovery*) and other properties of partitions. This information is,
  - Requested by specifying a UUID as an input parameter as described in Table 14.34.
    - \* The Return information type flag is set to b'0 to indicate that partition properties are being requested.
  - Encoded in a partition information descriptor as described in Table 6.1.

- Returned in the RX buffer of the caller as an array of one or more partition information descriptors. The count of descriptors is returned in w2 (see Table 14.35).
- To discover the count of partitions of a particular type. This information is,
  - Requested by specifying a UUID as an input parameter as described in Table 14.34.
    - \* The Return information type flag is set to b'1 to indicate that a partition count is being requested.
  - Returned in w2 (see Table 14.35).

# 14.8.2 Usage

The result of an invocation of this ABI depends upon the version of the Framework, specified UUID, Flags parameter and the FF-A instance where the ABI is invoked. This is described in 6.2.2 Partition discovery ABI usage.

The caller transfers ownership of the RX buffer back to the producer through a mechanism described in 7.2.2.4.2 *Transfer of buffer ownership*.

# 14.9 FFA\_PARTITION\_INFO\_GET\_REGS

- Returns information about FF-A components implemented in the system as described in 14.9.1 Overview.
- Valid FF-A instances and conduits are listed in Table 14.38.
- Syntax of this function is described in Table 14.39.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 14.40.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.41.

Table 14.38: FFA\_PARTITION\_INFO\_GET\_REGS instances and conduits

Config	FF-A Instance	Valid Conduits
1	Non-secure Physical	SMC
2	Secure physical	SMC, ERET
3	Non-secure virtual	SMC, HVC
4	Secure virtual	SMC, HVC, SVC

Table 14.39: FFA\_PARTITION\_INFO\_GET\_REGS function syntax

Parameter	Register	Value
uint32 Function ID	w0	0xC400008B
uint64 UUID_Lo	<b>x</b> 1	Bytes[7:0] of the UUID with byte 0 in the low-order bits.
uint64 UUID_Hi	x2	Bytes[15:8] of the UUID with byte 8 in the low-order bits.
uint32 Start index and tag	x3	<ul> <li>Bits[15:0]: Start index.</li> <li>Index into an array of partition information maintained by the callee from where information must be returned.</li> <li>* E.g. if there are 10 partitions corresponding to a UUID, this value could be any number in the range (0-9).</li> <li>Bits[31:16]: Information tag for the queried UUID.</li> <li>MBZ if Start Index = 0.</li> <li>Information tag known to the caller if Start Index &gt; 0.</li> <li>Bits[63:32]: Reserved MBZ.</li> </ul>
Other parameter registers	x4-x17	MBZ

Table 14.40: FFA\_PARTITION\_INFO\_GET\_REGS function syntax

Parameter	Register	Value
uint32 Function ID	w0	FFA_SUCCESS64
uint64 Information metadata	x2	<ul> <li>Bits[15:0]: Last index <ul> <li>Maximum index of array of partition information maintained by the caller relative to the Start index specified by the caller.</li> <li>* E.g. if there are 10 partitions corresponding to a UUID, this value will be 9.</li> <li>Total number of entries = Last index + 1</li> </ul> </li> <li>Bits[31:16]: Current Index. <ul> <li>Maximum index of array of partition information returned by the caller relative to the Start index specified by the caller.</li> <li>* E.g. If there are 10 partitions corresponding to a UUID, each invocation of this ABI returns 5 array entries and the caller specifies 0 as the start index, this value would be 4.</li> <li>Number of entries returned by the callee in this ABI invocation = (Current index - Start index) + 1</li> </ul> </li> <li>Bits[47:32]: <ul> <li>Information tag for the queried UUID known to the callee.</li> <li>Bits[63:48]: <ul> <li>Size in bytes of each partition information</li> </ul> </li> </ul></li></ul>

Parameter	Register	Value
uint64 Partition information	x3-x17	<ul> <li>Partition information descriptor.</li> <li>Size of each descriptor is 24 bytes as per the FF-A v1.1 spec.</li> <li>Each descriptor is encoded in 3 registers in little endian format as described below.</li> <li>Registers N=3,6,9,12,15</li> <li>xN <ul> <li>Bits[15:0]: 16-bit ID of the partition, stream or auxiliary endpoint.</li> <li>Bits[31:16]: Number of execution contexts implemented by this partition (also see 4.7 Execution context).</li> <li>Bits[64:32]: Partition properties as encoded in Table 6.2</li> <li>xN + 1</li> <li>MBZ if a non-nil UUID is specified as input.</li> <li>Bytes[07] of the UUID with byte 0 in the low-order bits.</li> </ul> </li> <li>xN + 2</li> <li>MBZ if a non-nil UUID is specified as input.</li> <li>Bytes[815] of the UUID with byte 0 in the low-order bits.</li> </ul>

Table 14.41: Encoding of return codes

Register	Value
w0 w2	<ul> <li>FFA_ERROR32</li> <li>INVALID_PARAMETERS: Unrecognized UUID or start index.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>RETRY: The provided tag is not valid.</li> <li>NOT_READY: Callee is not ready to handle this request.</li> </ul>
	w0

# 14.9.1 Overview

FFA\_PARTITION\_INFO\_GET\_REGS can be used by FF-A components for the following purposes.

• To discover the ID (see Chapter 6 *Identification and Discovery*) and other properties of partitions. This information is,

- Requested by specifying a UUID as an input parameter as described in Table 14.39.
- Returned in registers as encoded in a partition information descriptor as described in Table 14.40.

# 14.9.2 Usage

The result of an invocation of this ABI depends upon the version of the Framework, specified UUID, and the FF-A instance where the ABI is invoked. This is described in 6.2.2 *Partition discovery ABI usage*.

To cater for the scenario where the full list of descriptors does not fit in a single invocation, the callee exports an abstraction to the caller in which the partition information corresponding to the queried UUID is organized in an array. If the array cannot be returned in a single response to the caller, the callee must encode an IMPLEMENTATION DEFINED tag as part of the response that is used to identify the version of the information being provided as part of the call. The mechanism is described as follows,

- 1. The caller starts retrieval of partition information by specifying the start index 0 of the array.
- 2. The callee returns the last index of the array to inform the caller about the number of entries in the array. Total number of entries = last index + 1.
- 3. The callee also returns the current index which identifies the last array entry that could fit in the returned partition information.
- 4. The number of entries returned in a single invocation = (current index start index) + 1.
- 5. If all the partition information cannot fit into the available register space, *current index < last index*.
- 6. The caller invokes the ABI again with start index = current index + 1.
- 7. All partition information entries in the array have been returned when *last index* == current index.
  - $last\ index >= start\ index$ .
  - current index >= start index.
- 8. The ABI needs to be invoked only once if  $start\_index == 0 \&\& last\_index == current\_index$ .
- 9. The callee returns the tag of the partition information in response to an invocation of this ABI with *start\_index* = 0.
- 10. The caller encodes this tag in every invocation of this ABI with  $start\_index > 0$ .
- 11. The callee must return the *RETRY* error if *tag(callee)* != *tag(caller)*.

Figure 14.2 illustrates an example where an SP uses the above mechanism to discover the presence of 10 SPs by using the Nil UUID.




Figure 14.2: Example usage of FFA\_PARTITION\_INFO\_GET\_REGS by an SP.

# 14.10 FFA\_ID\_GET

### Description

- Returns 16-bit ID of calling FF-A component.
  - ID value 0 must be returned at the Non-secure physical FF-A instance (see Chapter 6 *Identification and Discovery*).
- Valid FF-A instances and conduits are listed in Table 14.43.
- Syntax of this function is described in Table 14.44.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 14.45.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.46.

# Table 14.43: FFA\_ID\_GET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Physical FF-A instance	SMC
2	Virtual FF-A instance	SMC, HVC, SVC

# Table 14.44: FFA\_ID\_GET function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000069.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

# Table 14.45: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32 ID	w2	<ul> <li>ID of the caller.</li> <li>Bit[31:16]: Reserved (MBZ).</li> <li>Bit[15:0]: ID.</li> </ul>
Other Result registers	w3-w7 x3-x7	• Reserved (MBZ).

# Table 14.46: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	• NOT_SUPPORTED: This function is not implemented at this FF-A instance.

# 14.11 FFA\_SPM\_ID\_GET

#### **Description**

- Returns the 16-bit ID of the SPMC or SPMD depending upon the FF-A instance where this function is invoked. See 14.11.1 *Overview* for details.
- Valid FF-A instances and conduits are listed in Table 14.48.
- Syntax of this function is described in Table 14.49.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 14.50.
- Encoding of error code in the FFA\_ERROR function is described in Table 14.51.

### Table 14.48: FFA\_SPM\_ID\_GET instances and conduits

Config No.	FF-A instance	Valid conduits	
1	Non-secure physical	SMC	
2	Secure physical	SMC, ERET	
3	Non-secure virtual	SMC, HVC	
4	Secure virtual	SMC, HVC, SVC	

### Table 14.49: FFA SPM ID GET function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000085.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

# Table 14.50: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32 ID	w2	<ul> <li>ID of the SPMD or SPMC as described in 14.11.2 Usage.</li> <li>Bit[31:16]: Reserved (MBZ).</li> <li>Bit[15:0]: ID.</li> </ul>
Other Result registers	w3-w7 x3-x7	• Reserved (MBZ).

Table 14.51: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	• NOT_SUPPORTED: This function is not implemented at this FF-A instance.

### 14.11.1 Overview

v1.1 of the Framework mandates that the SPMC and SPMD components must be assigned unique IMPLEMENTATION DEFINED 16-bit IDs (see Chapter 6 *Identification and Discovery*).

The FFA SPM ID GET ABI enables,

- Endpoints and the Hypervisor to discover the ID of the SPMC.
- The SPMC to discover the ID of the SPMD.

The ID returned depends upon the FF-A instance where the ABI is invoked. This is described in 14.11.2 Usage.

The Framework assumes that no FF-A component apart from the SPMC needs to discover and use the SPMD ID.

### 14.11.2 Usage

- An invocation of this ABI at a Non-secure virtual or physical FF-A instance returns the ID of the SPMC.
  - If the SPMC and SPMD are implemented at different exception levels (see 4.1 SPM architecture), the SPMD could either return the SPMC ID or forward the ABI invocation to the SPMC through the ERET conduit at the Secure physical FF-A instance. This is an IMPLEMENTATION DEFINED choice.
- An invocation of this ABI at a Secure virtual FF-A instance returns the ID of the SPMC. This is irrespective of whether the SPMC and SPMD are implemented in the same or separate exception levels.
- An invocation of this ABI at the Secure physical FF-A instance returns the ID of the SPMD if the SPMC is implemented at S-EL1 or S-EL2.
- An invocation of this ABI at the Secure physical FF-A instance returns the ID of the SPMC if the SPMC is implemented at EL3.

# 14.12 FFA\_CONSOLE\_LOG

- Allow an entity to provide debug logging to the console.
- Valid FF-A instances and conduits are listed in Table 14.53.
- Syntax of this function is described in Table 14.54.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
  - In this case, the characters are logged to the console in finite time.
- Encoding of error codes in the FFA\_ERROR function is described in Table 14.55.

Table 14.53: FFA\_CONSOLE\_LOG instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure physical	SMC
2	Secure virtual	SMC, HVC, SVC

Table 14.54: FFA\_CONSOLE\_LOG function syntax

Parameter	Register	Value
uint32 Function ID	w0/x0	<ul><li> 0x8400008A.</li><li> 0xC400008A.</li></ul>
uint32 Character Count	w1/x1	<ul> <li>Count of characters i provided in w2/x2-w7/x7</li> <li>Bit[31:8]: Reserved MBZ.</li> <li>Bit[7:0]: Count of characters.</li> <li>* 1 &lt;= i &lt;= 24 if the SMC32 convention is used.</li> <li>* 1 &lt;= i &lt;= 48 if the SMC64 convention is used.</li> </ul>
uint32/uint64 Character lists	w2-w7 x2-x7	<ul> <li>Tightly packed list of characters</li> <li>Character i = Bits[M:N]</li> <li>M = ((8 x i) - 1)</li> <li>N = (8 x (i - 1))</li> </ul>

Table 14.55: Encoding of return codes

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Parameters are not correctly encoded.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>RETRY: Some or all characters could not be logged</li> </ul>
int32 Character Count	w3	<ul> <li>Number of characters that were successfully logged Count starts from the first character.</li> <li>Valid only with RETRY error code. MBZ otherwise.</li> </ul>

Chapter 15

**CPU** cycle management interfaces

# 15.1 FFA MSG WAIT

- An invocation of this ABI at a virtual FF-A instance with the SMC, HVC or SVC conduits transitions the state of the calling execution context from *running* to *waiting* in the following runtime models.
  - 8.5 Runtime model for SP initialization.
  - 8.4 Runtime model for Secure interrupt handling.
  - 8.2 Runtime model for FFA RUN.
- An invocation of this ABI at a physical FF-A instance with a valid conduit is used to inform the scheduler of the calling execution context about this state transition.
- An invocation of this ABI at the Non-secure virtual FF-A instance with the ERET conduit is used by the Hypervisor to inform the primary or a secondary scheduler about this state transition.
  - An optional 64-bit timeout could be specified by the Hypervisor if the calling execution context is a VM vCPU.
  - The scheduler runs the VM vCPU after the timeout expires.
  - Syntax of this function in this scenario is described in Table 15.5.
- An invocation of this ABI at a virtual FF-A instance with the SMC, HVC or SVC conduits completes when the calling execution context is allocated CPU cycles as described in Chapter 8 *Partition runtime models*.
- An invocation of this ABI at the Secure physical FF-A instance completes with an invocation of any FF-A
  ABI.
- Valid FF-A instances and conduits are listed in Table 15.2.
- Syntax of this function is described in Table 15.3.
- Encoding of error codes in the FFA\_ERROR function is described in Table 15.4.

Table 15.2: FFA\_MSG\_WAIT instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	ERET
2	Secure physical	SMC
3	Non-secure virtual	SMC, HVC, ERET
4	Secure virtual	SMC, HVC, SVC

Table 15.3: FFA\_MSG\_WAIT function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400006B.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

Table 15.4: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized endpoint or vCPU ID specified at Non-secure physical or virtual FF-A instance.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

Table 15.5: FFA\_MSG\_WAIT function syntax with the ERET conduit at NS virtual FF-A instance

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400006B.
uint32 Endpoint/vCPU IDs	w1	<ul> <li>Endpoint and vCPU IDs of the caller.</li> <li>Bit[31:16]: Endpoint ID.</li> <li>Bit[15:0]: vCPU ID.</li> </ul>
uint32 TimeoutLo	w2	<ul> <li>Bits[31:0] of an interval measured in nanoseconds after which vCPU of the endpoint specified in w1 must be run.</li> <li>This parameter MBZ if the caller does not specify a timeout.</li> </ul>
uint32 TimeoutHi	w3	<ul> <li>Bits[63:32] of an interval measured in nanoseconds after which vCPU of the endpoint specified in w1 must be run.</li> <li>This parameter MBZ if the caller does not specify a timeout.</li> </ul>
Other Parameter registers	w4-w7 x4-x7	• Reserved (MBZ).

# 15.2 FFA YIELD

- This ABI is invoked by an endpoint execution context to yield execution back to the FF-A component that scheduled it. E.g. SP0 yields execution back to VM0 instead of busy waiting for an IO operation to complete as illustrated in Figure 15.1.
  - The endpoint execution context transitions from the *running* to the *blocked* state.
  - The endpoint execution context can specify an optional 64-bit timeout. The invocation of this ABI completes upon expiration of the timeout.
  - The endpoint execution context invokes this ABI in the following runtime models,
    - \* 8.2 Runtime model for FFA RUN.
    - \* 8.3 Runtime model for Direct request ABIs.
    - \* 8.4 Runtime model for Secure interrupt handling.
  - The endpoint execution context invokes this ABI with the combinations of FF-A instances and conduits listed in Table 15.7.
  - An invocation of this ABI by an endpoint execution context is completed by its partition manager through the following transitions. The endpoint execution context transitions from the *blocked* to the running state.
    - \* eret(FFA RUN). This transition is applicable to all endpoints listed in Table 15.7.
    - \* eret(FFA\_INTERRUPT). This is transition is not applicable to S-EL0 endpoints (see Table 9.1).
  - The endpoint execution context is scheduled by FF-A components as described below,
    - \* An SP or VM is scheduled by an S-Endpoint, NS-Endpoint or Hypervisor via the FFA\_RUN or Direct request ABIs.
    - \* An SP is scheduled by the SPMC in response to a Secure interrupt via the FFA\_INTERRUPT ABI.
- This ABI is invoked by an SPMC in response to a corresponding invocation by an S-Endpoint execution
  context. This is done to yield execution back to the S-Endpoint (via the ERET conduit), Hypervisor or
  NS-Endpoint execution context (via the SMC conduit) that originally scheduled the calling S-Endpoint.
  The valid combinations of SPMCs, FF-A instances and conduits are listed in Table 15.8.
- This ABI is invoked by the SPMD in response to a corresponding invocation by an SPMC on behalf of an S-Endpoint execution context. This is done to yield execution back to the Hypervisor or NS-Endpoint execution context (via the ERET conduit) that originally scheduled the calling S-Endpoint. The valid combinations of FF-A instances and conduits are listed in Table 15.8.
- This ABI is invoked by a Hypervisor in response to a corresponding invocation by a VM execution context or the SPMD on behalf of an S-Endpoint execution context. This is done to yield execution back to the VM (via the ERET conduit) that originally scheduled the calling endpoint. The valid combinations of FF-A instances and conduits are listed in Table 15.8.
- Syntax of this function is described in Table 15.9.
- Encoding of error codes in the FFA\_ERROR function is described in Table 15.10.

Table 15.7: Valid combinations of endpoints, instances and conduits for invoking FFA YIELD

Instance/Conduit	SMC	HVC	SVC
Secure virtual	S-EL1 SP	S-EL1 SP	S-EL0 SP
Secure physical	S-EL1 SP	NA	NA
Non-secure virtual	EL1 SP	EL1 SP	NA

Table 15.8: Valid combinations of partition managers, instances and conduits for invoking FFA\_YIELD

-		
Instance/Conduit	SMC	ERET
Secure virtual	NA	Any SPMC
Secure physical	S-EL1 SPMC, S-EL2 SPMC	NA
Non-secure virtual	NA	Hypervisor
Non-secure physical	NA	SPMD

Table 15.9: FFA\_YIELD function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400006C.
uint32 Endpoint/vCPU IDs	w1	<ul> <li>Endpoint and vCPU IDs of the caller endpoint. <ul> <li>Bit[31:16]: Endpoint ID.</li> <li>Bit[15:0]: vCPU ID.</li> </ul> </li> <li>This parameter is used by the Hypervisor, SPMC and SPMD at the following combinations of FF-A instances and conduits. It MBZ in all other scenarios. <ul> <li>By an SPMC at the,</li> <li>* Secure physical FF-A instance with the SMC conduit.</li> <li>* Secure virtual FF-A instance with the ERET conduit.</li> <li>By an SPMC at the Secure physical FF-A instance with the SMC conduit.</li> <li>By the SPMD at the Non-secure physical FF-A instance with the ERET conduit.</li> <li>By the Hypervisor at the Non-secure virtual FF-A instance with the ERET conduit.</li> </ul> </li> </ul>
uint32 TimeoutLo	w2	<ul> <li>Bits[31:0] of an interval measured in nanoseconds after which the calling endpoint execution context should transition from the <i>blocked</i> to the <i>running</i> state.</li> <li>This parameter MBZ if a timeout is not specified.</li> </ul>
uint32 TimeoutHi	w3	<ul> <li>Bits[63:32] of an interval measured in nanoseconds after which the calling endpoint execution context should transitions from the <i>blocked</i> to the <i>running</i> state.</li> <li>This parameter MBZ if a timeout is not specified.</li> </ul>
Other Parameter registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 15.10: FFA\_ERROR encoding

Parameter	Register	Value
int32 Status	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized endpoint or vCPU ID. Only valid with the ERET conduit.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>




Figure 15.1: SP0 yields execution back to VM0

# **15.3 FFA RUN**

- This ABI is used by a scheduler (see 4.9 *Primary scheduler*) to allocate CPU cycles to a target endpoint execution context specified in the *Target information* parameter.
- An invocation of this ABI at a virtual FF-A instance with the SMC, HVC or SVC conduits transitions the state of the calling execution context from *running* to *blocked* in the following runtime models.
  - 8.2 Runtime model for FFA RUN.
  - 8.3 Runtime model for Direct request ABIs.
- An invocation of this ABI at a virtual FF-A instance with the ERET conduit results in a state transition of the target endpoint execution context as described below.
  - If the endpoint execution context is in the *waiting* state, it transitions to the *running* state with the following runtime model.
    - \* 8.2 Runtime model for FFA\_RUN.
  - If the endpoint execution context is in the *blocked* state, it transitions to the *running* state in the following runtime models.
    - \* 8.2 Runtime model for FFA\_RUN.
    - \* 8.3 Runtime model for Direct request ABIs.
- If the target endpoint execution context is in the *preempted* state, it transitions to *running* state in response to an invocation of this ABI. The partition manager of the execution context changes the state through the *eret()* transition. This transition is applicable if the execution context is using the following runtime models.
  - 8.2 Runtime model for FFA\_RUN.
  - 8.3 Runtime model for Direct request ABIs.
- An invocation of this ABI at a physical FF-A instance with a valid conduit, is used to request the partition manager of the target execution context, to perform the applicable state transition listed above.
- An invocation of this ABI at a virtual FF-A instance with the SMC, HVC and SVC conduits and, at the Non-secure physical FF-A instance with the SMC conduit, completes and transitions the state of calling execution context from *blocked* to *running* through the following transitions.
  - eret(FFA INTERRUPT).
  - eret(FFA\_MSG\_WAIT).
  - eret(FFA\_YIELD).
  - eret(FFA MSG SEND DIRECT RESP).
- An invocation of this ABI at the Secure physical FF-A instance with the ERET conduit completes with invocations of the following ABIs.
  - smc(FFA\_INTERRUPT).
  - smc(FFA\_MSG\_WAIT).
  - smc(FFA YIELD).
  - smc(FFA\_MSG\_SEND\_DIRECT\_RESP).
- Valid FF-A instances and conduits are listed in Table 15.12.
- Syntax of this function is described in Table 15.13.
- Encoding of error code in the FFA\_ERROR function is described in Table 15.14.

Table 15.12: FFA\_RUN instances and conduits

Config No.	FF-A instance	Valid conduits	
1	Non-secure physical	SMC	
2	Secure physical	ERET	

Config No.	FF-A instance	Valid conduits
3	Non-secure virtual	SMC, HVC, ERET
4	Secure virtual	SMC, HVC, SVC, ERET

# Table 15.13: FFA\_RUN function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400006D.
uint32 Target information	w1	<ul> <li>Information to identify target SP/VM.</li> <li>Bits[31:16]: ID of SP/VM.</li> <li>Bits[15:0]: ID of vCPU of SP/VM to run.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

# Table 15.14: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized endpoint or vCPU ID.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>BUSY: vCPU is busy and caller must retry later.</li> <li>ABORTED: vCPU or VM ran into an unexpected error and has aborted.</li> </ul>

# 15.4 FFA\_NORMAL\_WORLD\_RESUME

#### **Description**

- Request SPMD to resume execution of Normal world on current PE after the exception that originally preempted the Normal world has been handled. See 15.4.1 *Overview* for details.
- Valid FF-A instances and conduits are listed in Table 15.16.
- Syntax of this function is described in Table 15.17.
- Successful completion of this function is indicated through the invocation of any FF-A function.
- Encoding of error code in the FFA\_ERROR function is described in Table 15.18.

#### Table 15.16: FFA\_NORMAL\_WORLD\_RESUME instances and conduits

Config No.	FF-A instance	Valid conduits	
1	Secure physical	SMC	

Table 15.17: FFA\_NORMAL\_WORLD\_RESUME function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400007C.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

Table 15.18: FFA ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>DENIED: Callee is not in a state to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

#### 15.4.1 Overview

Execution in Normal world could be preempted in response to an exception for example, a Secure physical interrupt. As per the Arm A-profile architecture, the exception will be delivered to EL3 in the AArch64 Execution state or Monitor mode in the AArch32 Execution state. The exception could be handled in the Secure state at a lower Exception level than EL3 or Monitor mode.

This function must be used by the SPMC in S-EL2 (see 4.1.1 Secure EL2 SPM core component) and S-EL1 (see 4.1.2 S-EL1 SPM core component) to request the SPMD to resume Normal world execution once the exception has been handled.

# Chapter 15. CPU cycle management interfaces 15.4. FFA NORMAL WORLD RESUME

The SPMD must ensure that the Normal world execution is resumed with exactly the same PE state that was saved when it was preempted.

The SPMD must return *DENIED* if this function is invoked at the Secure physical FF-A instance and the Normal world execution was not preempted.

The partition manager must return NOT\_SUPPORTED if this function is invoked at any other FF-A instance.

An invocation of this function at the Secure physical FF-A instance could be completed through a valid invocation of any FF-A function through the ERET conduit.

Chapter 16 **Messaging interfaces** 

# 16.1 FFA MSG SEND2

#### Overview

- This ABI is invoked at a virtual FF-A instance with the SMC, HVC or SVC conduits to,
  - Transmit a partition message from the TX buffer of the caller endpoint to the RX buffer of the Receiver endpoint as described in 7.2.2.1.1 *Transmission of partition messages*.
  - Notify the Receiver's scheduler that the Receiver endpoint must be run to process the partition message as described in 10.8.1 RX buffer full notification.
- An invocation of this ABI at a physical FF-A instance with a valid conduit is used to request the SPMC to transmit the message to a SP.
- A partition message is encoded as described in Table 7.2.
- Valid FF-A instances and conduits are listed in Table 16.2.
- Syntax of this function is described in Table 16.3.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 16.4.

Table 16.2: FFA\_MSG\_SEND2 instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET
3	Non-secure virtual	SMC, HVC
4	Secure virtual	SMC, HVC, SVC

Table 16.3: FFA\_MSG\_SEND2 function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000086.
uint32 Sender VM ID	w1	<ul> <li>Sender VM ID from whose TX buffer the message must be copied into the RX buffer of the target SP.</li> <li>Bit[31:16]: Sender VM ID at the Non-secure physical instance. MBZ otherwise.</li> <li>Bit[15:0]: MBZ.</li> </ul>

Parameter	Register	Value
uint32 Flags	w2	<ul> <li>Message flags.</li> <li>Must be ignored by callee when SVC conduit is used.</li> <li>Bit[0]: Reserved. MBZ and ignored.</li> <li>Bit[1]: Delay Schedule Receiver interrupt flag. Guidance in. 18.5.1 Delay Schedule Receiver interrupt flag applies to the FFA_MSG_SEND2 ABI.</li> <li>Bit[31:2]: Reserved. MBZ and ignored.</li> </ul>
Other Parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

Table 16.4: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: A field in input parameters is incorrectly encoded.</li> <li>BUSY: Receiver RX buffer is not free.</li> <li>DENIED:         <ul> <li>Callee is not in a state to handle this request.</li> <li>Receiver endpoint does not support receipt of partition messages through Indirect messaging</li> </ul> </li> <li>NO_MEMORY: Insufficient memory to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 16.2 FFA\_MSG\_SEND\_DIRECT\_REQ

- Send a Partition or Framework message in parameter registers as a request to a Receiver endpoint, run the endpoint and block until a response is available. Also see 7.4 *Direct messaging usage*.
- Valid FF-A instances and conduits are listed in Table 16.6.
- Syntax of this function is described in Table 16.7.
- Successful completion of this function is indicated through an invocation of the following interfaces by the callee:
  - FFA\_MSG\_SEND\_DIRECT\_RESP to provide a response to the Direct request.
  - FFA\_INTERRUPT to indicate that the Direct request was interrupted and must be resumed through the FFA\_RUN interface.
  - FFA\_YIELD to indicate that the Receiver endpoint has transitioned to the blocked runtime state and must be resumed through the FFA\_RUN interface.
  - FFA\_SUCCESS to indicate completion of the Direct request without a corresponding Direct response. All other parameter registers MBZ.
- Encoding of error code in the FFA\_ERROR function is described in Table 16.8.

Table 16.6: FFA MSG SEND DIRECT REQ instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	SMC, ERET
3	Non-secure virtual	SMC, HVC, ERET
4	Secure virtual	SMC, HVC, SVC, ERET

Table 16.7: FFA\_MSG\_SEND\_DIRECT\_REQ function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li>0x8400006F.</li><li>0xC400006F.</li></ul>
uint32 Sender/Receiver IDs	w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: Sender endpoint ID.</li> <li>Bit[15:0]: Receiver endpoint ID.</li> </ul>

Parameter	Register	Value
uint32 Flags	w2	<ul> <li>Message flags.</li> <li>Bit[31]: Message type.</li> <li>* b'0: Message encoded in parameter registers is a partition message.</li> <li>* b'1: Message encoded in parameter registers is a framework message.</li> <li>Bit[30:8]: Reserved (MBZ).</li> <li>Bit[7:0]:</li> <li>* Reserved (MBZ) if bit[31] = b'0.</li> <li>* Framework message type if bit[31] = b'1.</li> <li>· See Table 20.22 &amp; Table 20.23 in 20.3.4 Power Management messages.</li> </ul>
Other Parameter registers when the SMC32, HVC32 or SVC32 convention is used	w3-w7	• IMPLEMENTATION DEFINED values.
Other Parameter registers when the SMC64, HVC64 or SVC64 convention is used	x3-x17	• IMPLEMENTATION DEFINED values.

Table 16.8: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Invalid endpoint ID or message flags.</li> <li>DENIED:         <ul> <li>Callee is not in a state to handle this request.</li> <li>Receiver endpoint does not support receipt of Direct request messages.</li> </ul> </li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>BUSY: Receiver endpoint is in a running, blocked or preempted state.</li> <li>ABORTED: Receiver endpoint ran into an unexpected error and has aborted.</li> <li>NOT_READY: Receiver endpoint is not ready to handle this request.</li> </ul>

# 16.3 FFA\_MSG\_SEND\_DIRECT\_RESP

- Send a Partition or Framework message in parameter registers as a response to a target endpoint, run the endpoint and wait until a new message is available. Also see 7.4 *Direct messaging usage*.
- Valid FF-A instances and conduits are listed in Table 16.10.
- Syntax of this function is described in Table 16.11.
- Successful completion of this function is indicated in the same manner as that of the FFA\_MSG\_WAIT function (also see 15.1 FFA\_MSG\_WAIT).
- Encoding of error code in the FFA\_ERROR function is described in Table 16.12.

Table 16.10: FFA\_MSG\_SEND\_DIRECT\_RESP instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	ERET
2	Secure physical	SMC, ERET
3	Non-secure virtual	SMC, HVC, ERET
3	Secure virtual	SMC, HVC, SVC, ERET

Table 16.11: FFA MSG SEND DIRECT RESP function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li> 0x84000070.</li><li> 0xC4000070.</li></ul>
uint32 Source/Destination IDs	w1	<ul> <li>Source and destination endpoint IDs.</li> <li>Bit[31:16]: Source endpoint ID.</li> <li>Bit[15:0]: Destination endpoint ID.</li> </ul>
uint32 Flags	w2	<ul> <li>Message flags.</li> <li>Bit[31]: Message type.</li> <li>* b'0: Message encoded in parameter registers is a partition message.</li> <li>* b'1: Message encoded in parameter registers is a framework message.</li> <li>Bit[30:1]: Reserved (MBZ).</li> <li>Bit[7:0]:</li> <li>* Reserved (MBZ) if bit[31] = b'0.</li> <li>* Framework message type if bit[31] = b'1.</li> <li>· See Table 20.24 in 20.3.4 Power Management messages.</li> </ul>

Parameter	Register	Value
Other Parameter registers when the SMC32, HVC32 or SVC32 convention is used	w3-w7	• IMPLEMENTATION DEFINED values.
Other Parameter registers when the SMC64, HVC64 or SVC64 convention is used	x3-x17	• IMPLEMENTATION DEFINED values.

# Table 16.12: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Invalid endpoint ID or message flags.</li> <li>DENIED:         <ul> <li>Callee is not in a state to handle this request.</li> <li>Receiver endpoint does not support receipt of Direct response messages.</li> </ul> </li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>ABORTED: Receiver endpoint ran into an unexpected error and has aborted.</li> </ul>

# 16.4 FFA\_MSG\_SEND\_DIRECT\_REQ2

- Send a Partition or Framework message in parameter registers as a request to a Receiver endpoint, run the endpoint and block until a response is available. The UUID parameter is used as described in 6.2.3 *Partition UUID usage*.
- Valid FF-A instances and conduits are listed in Table 16.14.
- Syntax of this function is described in Table 16.15.
- Successful completion of this function is indicated through an invocation of the following interfaces by the callee:
  - FFA MSG SEND DIRECT RESP to provide a response to the Direct request.
  - FFA\_INTERRUPT to indicate that the Direct request was interrupted and must be resumed through the FFA\_RUN interface.
  - FFA\_YIELD to indicate that the Receiver endpoint has transitioned to the blocked runtime state and must be resumed through the FFA\_RUN interface.
  - FFA\_SUCCESS to indicate completion of the Direct request without a corresponding Direct response. All other parameter registers MBZ.
- Encoding of error code in the FFA\_ERROR function is described in Table 16.16.

Table 16.14: FFA MSG SEND DIRECT REQ2 instances and conduits

Config No.	FF-A instance	Valid conduits	
1	Non-secure physical	SMC	
2	Secure physical	SMC, ERET	
3	Non-secure virtual	SMC, HVC, ERET	
4	Secure virtual	SMC, HVC, SVC, ERET	

Table 16.15: FFA MSG SEND DIRECT REQ2 function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0xC400008D.
uint32 Sender/Receiver IDs	w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bits[31:16]: Sender endpoint ID.</li> <li>Bits[15:0]: Receiver endpoint ID.</li> </ul>
uint64 UUID Lo	x2	• Bytes[07] of UUID with byte 0 in the low-order bits.
uint64 UUID Hi	x3	• Bytes[815] of UUID with byte 8 in the low-order bits.

Parameter	Register	Value
Other Parameter registers	x4-x17	• IMPLEMENTATION DEFINED values.

Table 16.16: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: <ul> <li>Invalid endpoint ID or message flags.</li> <li>Unrecognized UUID.</li> </ul> </li> <li>DENIED: <ul> <li>Callee is not in a state to handle this request.</li> <li>Receiver endpoint does not support receipt of Direct request messages.</li> </ul> </li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>BUSY: Receiver endpoint is in a running, blocked of preempted state.</li> <li>ABORTED: Receiver endpoint ran into an unexpected error and has aborted.</li> <li>NOT_READY: Receiver endpoint is not ready to handle this request.</li> </ul>

Chapter 17

**Memory management interfaces** 

# 17.1 FFA MEM DONATE

- Starts a transaction to transfer of ownership of a memory region from a Sender endpoint to a Receiver endpoint.
- Transaction details are described in a memory transaction descriptor (see Table 11.20).
- Descriptor is populated in the TX buffer of the Owner by default.
- Valid FF-A instances and conduits are listed in Table 17.2.
- Syntax of this function is described in Table 17.3.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 17.4.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.5.

Table 17.2: FFA\_MEM\_DONATE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC

Table 17.3: FFA\_MEM\_DONATE function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000071. • 0xC4000071.
uint32 Total length	w1	• Total length of the memory transaction descriptor in bytes.
uint32 Fragment length	w2	<ul> <li>Length in bytes of the memory transaction descriptor passed in this ABI invocation.</li> <li>Fragment length must be &lt;= Total length.</li> <li>If Fragment length &lt; Total length then see 20.2.2  Transmission of transaction descriptor in fragments about how the remainder of the descriptor will be transmitted.</li> </ul>
uint32/uint64 Address	w3/x3	<ul> <li>Base address of a buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1         <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>

Parameter	Register	Value
uint32 Page count w4		<ul> <li>Number of 4K pages in the buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1 <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 17.4: FFA SUCCESS encoding

Parameter	Register	Value
uint64 Handle	w2/w3	Globally unique Handle to identify the memory region on successful transmission of the transaction descriptor.
Other Result registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 17.5: FFA ERROR encoding

Parameter	Register	Value	
int32 Error code	w2	<ul><li>INVALID_PARAMETERS.</li><li>DENIED.</li><li>NO_MEMORY.</li><li>BUSY.</li><li>ABORTED.</li></ul>	

## 17.1.1 Component responsibilities for FFA\_MEM\_DONATE

This interface is used to initiate a transaction to donate a memory region to a single Receiver endpoint (also see 11.5.2 *Donate memory transaction lifecycle*). Only the Owner and Relayer participate in this stage of the transaction. Responsibilities of the:

- Owner are listed in 17.1.1.1 Owner responsibilities.
- Relayer are listed in 17.1.1.2 Relayer responsibilities.

The transaction descriptor could be populated in a buffer dynamically allocated by the Owner as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*.

Transmission of the transaction descriptor in fragments must be implemented by the Owner and Relayer as specified in 20.2.2 *Transmission of transaction descriptor in fragments*.

Time slicing of this ABI invocation must be implemented by the Owner and Relayer as specified in 20.2.3 *Time slicing of memory management operations*.

## 17.1.1.1 Owner responsibilities

- 1. Must ensure it is a *PE endpoint* and Owner of the memory region.
- 2. Must ensure the memory region is in an access state suitable for donation (see Table 11.9).
- 3. Must ensure the memory region fulfills the applicable rules stated in 11.3.1 Ownership and access rules.
- 4. Must describe memory region in the descriptor specified in Table 11.20 with a single endpoint memory access descriptor (also see 11.11.3.1 *Sender usage*).
- 5. Must implement support for handling all error status codes that can be returned on completion of this interface.
- 6. If the invocation of this interface completes successfully, then must send at least the following information to the Receiver in a Partition message:
  - 1. Globally unique Handle returned by the Relayer.
  - 2. Owner endpoint ID.

If the Receiver specified in the memory transaction descriptor is a SEPID, then the message must be sent to:

- Either the *proxy endpoint* for the SEPID (see 4.2.3 *Other DMA isolation models*) through a Partition message.
- Or the independent peripheral device associated with the SEPID through an IMPLEMENTATION DEFINED
  mechanism.

Provision of any other information from the transaction descriptor is IMPLEMENTATION DEFINED.

If the Receiver rejects the request to donate memory, the Sender should use the *FFA\_MEM\_RECLAIM* interface with the Handle returned by the Relayer to reclaim ownership of the memory region. It must treat the memory region as being inaccessible until the *FFA\_MEM\_RECLAIM* invocation completes.

#### 17.1.1.2 Relayer responsibilities

- 1. Must check that the RX/TX buffer pair is mapped, if the transaction descriptor is not passed in a dynamically allocated buffer as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, and return *INVALID PARAMATERS* if the RX/TX buffer pair is not mapped.
- 2. Must validate the *Total length* input parameter to ensure that the length of the transaction descriptor does not exceed the size of the buffer it has been populated in. Must return *INVALID\_PARAMETERS* in case of an error.
- 3. Must validate the *Sender endpoint ID* field in the transaction descriptor to ensure that the Sender is the Owner of the memory region and a *PE endpoint*. Must return *DENIED* in case of an error.
- 4. Must ensure that a request by an SP to donate Secure memory to a NS-Endpoint is rejected by returning the *DENIED* error code.
- 5. Must ensure that the memory region is in the *Owner-EA* state for the Owner (see Table 11.9). It must return *DENIED* in case of an error.
- 6. Must validate that the *Endpoint memory access descriptor count & Endpoint memory access descriptor array* fields in the transaction descriptor as specified in 11.11.3.3 *Relayer usage*.
- 7. Must validate the *Memory region attributes* field in the transaction descriptor as specified in 11.10.4 *Memory region attributes usage*.
- 8. Must validate the *Flags* field specified in the transaction descriptor as specified in 11.11.4 *Flags usage*.
- 9. Must validate the *Handle* field specified in the transaction descriptor as specified in 11.11.1 *Handle usage*.
- 10. Unmap the memory region from the translation regime of the Owner, if managed by the Relayer as specified in 11.2 *Address translation regimes*. This includes removing access to the memory region from any DMA capable devices assigned to the Owner.

- 11. If the Receiver is a *PE endpoint* or a *Stream endpoint* with a *proxy endpoint* managed by the Relayer, then the Relayer must:
  - 1. Save the transaction descriptor information so that it can be validated when retrieved through invocations of the FFA\_MEM\_RETRIEVE\_REQ & FFA\_MEM\_RETRIEVE\_RESP interfaces.
  - 2. Return NO\_MEMORY if there is not enough memory to complete this operation.
- 12. If the Receiver is a *Stream endpoint* associated with an *independent* device managed by the Relayer, then the Relayer must:
  - 1. Allocate an IPA range and map the memory region in the translation regime of the Receiver managed by the Relayer as specified in 11.2 *Address translation regimes*.
    - The mapping must be created with the memory region attributes and permissions specified in the transaction descriptor.
  - 2. Describe the memory region to the device using the SEPID through an IMPLEMENTATION DEFINED mechanism.
- 13. If the call executes successfully, the Relayer must:
  - 1. Ensure that the state of the memory region in the participating FF-A components is observed as follows:
    - 1. If the Receiver is a PE endpoint or a SEPID associated with a dependent peripheral device, then:
      - Owner-NA for the Owner.
      - !Owner-NA for the Receiver.
    - 2. If the Receiver is a SEPID associated with an independent peripheral device, then:
      - !Owner-NA for the Owner.
      - Owner-EA for the Receiver.
  - 2. Allocate and return a *Handle* as described in 11.9.2 *Memory region handle*.
- 14. If the Owner is a VM and the Receiver is an SP or SEPID associated with a Secure Stream ID, the Hypervisor must forward the memory transaction descriptor to the SPM. This must be done by invoking this interface at the Non-secure physical FF-A instance as follows.
  - 1. The fields of the transaction descriptor must be unchanged apart from the following exception.
    - 1. The memory region must be described as composed of physically addressed constituent 4K pages in one or more *Constituent memory region descriptors*.
      - This must be done by performing the VA or IPA to PA translation of the memory region described by the Owner at the non-secure virtual FF-A instance.
      - The order in which the address ranges are specified by the Owner must be preserved by the Hypervisor.
    - 2. The Constituent memory region descriptors must be described in a Composite memory region descriptor which must be referenced by the Endpoint memory access descriptor included in the transaction descriptor.
  - 2. The updated transaction descriptor must be copied into the TX buffer shared between the Hypervisor and SPM.

If the TX buffer is busy, the Hypervisor must return BUSY.

If the TX buffer is too small and it is not possible to use the optional features to transmit the descriptor listed in 20.2.2 *Transmission of transaction descriptor in fragments* and 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, the Hypervisor must return NO\_MEMORY

# 17.2 FFA MEM LEND

- Starts a transaction to transfer access to a memory region from its Owner to one or more Borrowers.
- Transaction details are described in a memory transaction descriptor (see Table 11.20).
- Descriptor is populated in the TX buffer of the Owner by default.
- Valid FF-A instances and conduits are listed in Table 17.7.
- Syntax of this function is described in Table 17.8.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 17.9.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.10.

Table 17.7: FFA\_MEM\_LEND instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC

Table 17.8: FFA\_MEM\_LEND function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000072. • 0xC4000072.
uint32 Total length	w1	• Total length of the memory transaction descriptor in bytes.
uint32 Fragment length	w2	<ul> <li>Length in bytes of the memory transaction descriptor passed in this ABI invocation.</li> <li>Fragment length must be &lt;= Total length.</li> <li>If Fragment length &lt; Total length then see 20.2.2  Transmission of transaction descriptor in fragments about how the remainder of the descriptor will be transmitted.</li> </ul>
uint32/uint64 Address	w3/x3	<ul> <li>Base address of a buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1 Transmission of transaction descriptor in dynamically allocated buffers.</li> <li>MBZ if the TX buffer is used.</li> </ul>

Parameter	Register	Value
uint32 Page count	w4	<ul> <li>Number of 4K pages in the buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1 <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 17.9: FFA SUCCESS encoding

Parameter	Register	Value
uint64 Handle	w2/w3	• Globally unique Handle to identify the memory region on successful transmission of the transaction descriptor. MBZ otherwise (see 11.9.2 <i>Memory region handle</i> ).
Other Result registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 17.10: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul><li>INVALID_PARAMETERS.</li><li>DENIED.</li><li>NO_MEMORY.</li><li>BUSY.</li><li>ABORTED.</li></ul>

# 17.2.1 Component responsibilities for FFA\_MEM\_LEND

This interface is used to initiate a transaction to lend a memory region to one or more Borrower endpoints (also see 11.6.2 *Lend memory transaction lifecycle*). Only the Lender and Relayer participate in this stage of the transaction. Responsibilities of the:

- Lender are listed in 17.2.1.1 Lender responsibilities.
- Relayer are listed in 17.2.1.2 Relayer responsibilities.

The transaction descriptor could be populated in a buffer dynamically allocated by the Lender as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*.

Transmission of the transaction descriptor in fragments must be implemented by the Lender and Relayer as specified in 20.2.2 *Transmission of transaction descriptor in fragments*.

Time slicing of this ABI invocation must be implemented by the Lender and Relayer as specified in 20.2.3 *Time slicing of memory management operations*.

## 17.2.1.1 Lender responsibilities

- 1. Must ensure it is a *PE endpoint* and Owner of the memory region.
- 2. Must ensure the memory region is in an access state suitable for lending (see Table 11.10).
- 3. Must ensure the memory region fulfills the applicable rules stated in 11.3.1 Ownership and access rules.
- 4. Must describe memory region in the descriptor specified in Table 11.20 with an endpoint memory access descriptor for each Borrower (also see 11.11.3.1 *Sender usage*).
- 5. Must implement support for handling all error status codes that can be returned on completion of this interface.
- 6. If the invocation of this interface completes successfully, then must send at least the following information to each Borrower in a Partition message:
  - 1. Globally unique Handle returned by the Relayer.
  - 2. Lender endpoint ID.

If the Borrower specified in the memory transaction descriptor is a SEPID, then the message must be sent to:

- Either the *proxy endpoint* for the SEPID (see 4.2.3 *Other DMA isolation models*) through a Partition message.
- Or the independent peripheral device associated with the SEPID through an IMPLEMENTATION DEFINED mechanism.

Provision of any other information from the transaction descriptor is IMPLEMENTATION DEFINED.

If the Borrower rejects the request to lend memory, the Lender should use the *FFA\_MEM\_RECLAIM* interface with the Handle returned by the Relayer to revert to the level of access (either exclusive or no access) it originally had on the memory region. It must treat the memory region as being inaccessible until the *FFA\_MEM\_RECLAIM* invocation completes.

#### 17.2.1.2 Relayer responsibilities

- 1. Must check that the RX/TX buffer pair is mapped, if the transaction descriptor is not passed in a dynamically allocated buffer as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, and return *INVALID\_PARAMATERS* if the RX/TX buffer pair is not mapped.
- 2. Must validate the *Total length* input parameter to ensure that the length of the transaction descriptor does not exceed the size of the buffer it has been populated in. Must return *INVALID\_PARAMETERS* in case of an error.
- 3. Must validate the *Sender endpoint ID* field in the transaction descriptor to ensure that the Lender is the Owner of the memory region and a *PE endpoint*. Must return *DENIED* in case of an error.
- 4. Must ensure that a request by an SP to lend Secure memory to a NS-Endpoint is rejected by returning the *DENIED* error code.
- 5. Must validate that the memory region is either in the *Owner-EA* or *Owner-NA* state for the Lender (see Table 11.10). It must return *DENIED* in case of an error.
- 6. Must validate that the *Endpoint memory access descriptor count & Endpoint memory access descriptor array* fields in the transaction descriptor as specified in 11.11.3.3 *Relayer usage*.
- 7. Must validate the *Memory region attributes* field in the transaction descriptor as specified in 11.10.4 *Memory region attributes usage*.
- 8. Must validate the *Flags* field specified in the transaction descriptor as specified in 11.11.4 *Flags usage*.
- 9. Must validate the *Handle* field specified in the transaction descriptor as specified in 11.11.1 *Handle usage*.
- 10. Unmap the memory region from the translation regime of the Lender, if managed by the Relayer as specified in 11.2 *Address translation regimes*. This must be done only if the memory region is in the *Owner-EA* state. This includes removing access to the memory region from any DMA capable devices assigned to the Lender.

- 11. If the Borrower is a *PE endpoint* or a *Stream endpoint* with a *proxy endpoint* managed by the Relayer, then the Relayer must:
  - 1. Save the transaction descriptor information so that it can be validated when retrieved through invocations of the FFA\_MEM\_RETRIEVE\_REQ & FFA\_MEM\_RETRIEVE\_RESP interfaces.
  - 2. Return NO\_MEMORY if there is not enough memory to complete this operation.
- 12. If the Borrower is a *Stream endpoint* associated with an *independent* device managed by the Relayer, then the Relayer must:
  - 1. Allocate an IPA range and map the memory region in the translation regime of the Borrower managed by the Relayer as specified in 11.2 *Address translation regimes*.
    - The mapping must be done with the memory region attributes and permissions specified in the transaction descriptor.
  - 2. Describe the memory region to the device using the SEPID through an IMPLEMENTATION DEFINED mechanism.
- 13. If the call executes successfully, the Relayer must:
  - 1. Ensure that the state of the memory region in the participating FF-A components is observed as follows:
    - 1. If a Borrower is a *PE endpoint* or a *SEPID* associated with a dependent peripheral device, then:
      - Owner-LA for the Lender.
      - !Owner-NA for the Borrower.
    - 2. If a Borrower is a SEPID associated with an independent peripheral device, then:
      - Owner-LA for the Lender.
      - !Owner-EA for the Borrower, if the count of Borrowers in the transaction is = 1.
      - Owner-SA for the Borrower, if the count of Borrowers in the transaction is > 1.
  - 2. Allocate and return a *Handle* as described in 11.9.2 *Memory region handle*.
- 14. If the Lender is a VM and the Borrower is an SP or SEPID associated with a Secure Stream ID, the Hypervisor must forward the memory transaction descriptor to the SPM. This must be done by invoking this interface at the Non-secure physical FF-A instance as follows.
  - 1. The fields of the transaction descriptor must be unchanged apart from the following exception.
    - 1. The memory region must be described as composed of physically addressed constituent 4K pages in one or more *Constituent memory region descriptors*.
      - This must be done by performing the VA or IPA to PA translation of the memory region described by the Owner at the non-secure virtual FF-A instance.
      - The order in which the address ranges are specified by the Lender must be preserved by the Hypervisor.
    - The Constituent memory region descriptors must be described in a Composite memory region descriptor which must be referenced by the Endpoint memory access descriptor included in the transaction descriptor.
  - 2. The updated transaction descriptor must be copied into the TX buffer shared between the Hypervisor and SPM.
    - If the TX buffer is busy, the Hypervisor must return BUSY.
    - If the TX buffer is too small and it is not possible to use the optional features to transmit the descriptor listed in 20.2.2 *Transmission of transaction descriptor in fragments* and 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, the Hypervisor must return *NO\_MEMORY*

# 17.3 FFA MEM SHARE

- Starts a transaction to grant access to a memory region to one or more Borrowers.
- Transaction details are described in a memory transaction descriptor (see Table 11.20).
- Descriptor is populated in the TX buffer of the Owner by default.
- Valid FF-A instances and conduits are listed in Table 17.12.
- Syntax of this function is described in Table 17.13.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 17.14.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.15.

Table 17.12: FFA\_MEM\_SHARE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC

Table 17.13: FFA\_MEM\_SHARE function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li> 0x84000073.</li><li> 0xC4000073.</li></ul>
uint32 Total length	w1	• Total length of the memory transaction descriptor in bytes.
uint32 Fragment length	w2	<ul> <li>Length in bytes of the memory transaction descriptor passed in this ABI invocation.</li> <li>Fragment length must be &lt;= Total length.</li> <li>If Fragment length &lt; Total length then see 20.2.2  Transmission of transaction descriptor in fragments about how the remainder of the descriptor will be transmitted.</li> </ul>
uint32/uint64 Address	w3/x3	<ul> <li>Base address of a buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1         <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>

Parameter	Register	Value
uint32 Page count	w4	<ul> <li>Number of 4K pages in the buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1 <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 17.14: FFA SUCCESS encoding

Parameter	Register	Value
uint64 Handle	w2/w3	• Globally unique Handle to identify the memory region on successful transmission of the transaction descriptor. MBZ otherwise (see 11.9.2 <i>Memory region handle</i> ).
Other Result registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 17.15: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul><li>INVALID_PARAMETERS.</li><li>DENIED.</li><li>NO_MEMORY.</li><li>BUSY.</li><li>ABORTED.</li></ul>

### 17.3.1 Component responsibilities for FFA MEM SHARE

This interface is used to initiate a transaction to share a memory region with one or more Receiver endpoints (also see 11.7.2 *Share memory transaction lifecycle*). Only the Owner and Relayer participate in this stage of the transaction. Responsibilities of the:

- Owner are listed in 17.3.1.1 Owner responsibilities.
- Relayer are listed in 17.3.1.2 Relayer responsibilities.

The transaction descriptor could be populated in a buffer dynamically allocated by the Lender as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*.

Transmission of the transaction descriptor in fragments must be implemented by the Lender and Relayer as specified in 20.2.2 *Transmission of transaction descriptor in fragments*.

Time slicing of this ABI invocation must be implemented by the Lender and Relayer as specified in 20.2.3 *Time slicing of memory management operations*.

## 17.3.1.1 Owner responsibilities

- 1. Must ensure it is a *PE endpoint* and Owner of the memory region.
- 2. Must ensure the memory region is in an access state suitable for sharing (see Table 11.11).
- 3. Must ensure the memory region fulfills the applicable rules stated in 11.3.1 Ownership and access rules.
- 4. Must describe memory region in the descriptor specified in Table 11.20 with an endpoint memory access descriptor for each Borrower (also see 11.11.3.1 *Sender usage*).
- 5. Must implement support for handling all error status codes that can be returned on completion of this interface.
- 6. If the invocation of this interface completes successfully, then must send at least the following information to each Borrower in a Partition message:
  - 1. Globally unique Handle returned by the Relayer.
  - 2. Owner endpoint ID.

If the Borrower specified in the memory transaction descriptor is a SEPID, then the request must be sent to:

- Either the *proxy endpoint* for the SEPID (see 4.2.3 *Other DMA isolation models*) through a Partition message.
- Or the independent peripheral device associated with the SEPID through an IMPLEMENTATION DEFINED mechanism.

Provision of any other information from the transaction descriptor is IMPLEMENTATION DEFINED.

If the Borrower rejects the request to share memory, the Sender should use the *FFA\_MEM\_RECLAIM* interface with the Handle returned by the Relayer to reclaim exclusive access to the memory region.

### 17.3.1.2 Relayer responsibilities

- 1. Must check that the RX/TX buffer pair is mapped, if the transaction descriptor is not passed in a dynamically allocated buffer as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, and return *INVALID\_PARAMATERS* if the RX/TX buffer pair is not mapped.
- 2. Must validate the *Total length* input parameter to ensure that the length of the transaction descriptor does not exceed the size of the buffer it has been populated in. Must return *INVALID\_PARAMETERS* in case of an error.
- 3. Must validate the *Sender endpoint ID* field in the transaction descriptor to ensure that the Lender is the Owner of the memory region and a *PE endpoint*. Must return *DENIED* in case of an error.
- 4. Must ensure that a request by an SP to share Secure memory to a NS-Endpoint is rejected by returning the *DENIED* error code.
- 5. Must validate that the memory region is in an access state suitable for sharing (see Table 11.11) and return *DENIED* in case of an error.
- 6. Must validate that the *Endpoint memory access descriptor count & Endpoint memory access descriptor array* fields in the transaction descriptor as specified in 11.11.3.3 *Relayer usage*.
- 7. Must validate the *Memory region attributes* field in the transaction descriptor as specified in 11.10.4 *Memory region attributes usage*.
- 8. Must validate the *Flags* field specified in the transaction descriptor as specified in 11.11.4 *Flags usage*.
- 9. Must validate the *Handle* field specified in the transaction descriptor as specified in 11.11.1 *Handle usage*.
- 10. If the Lender has specified a different data access permission to access the memory region in its translation regime, then the Relayer must validate the permission as specified in 11.10.2 *Data access permissions usage*, save the current permission and update the translation tables to reflect the new permission.

- 11. If the Borrower is a *PE endpoint* or a *Stream endpoint* with a *proxy endpoint* managed by the Relayer, then the Relayer must:
  - 1. Save the transaction descriptor information so that it can be validated when retrieved through invocations of the FFA\_MEM\_RETRIEVE\_REQ & FFA\_MEM\_RETRIEVE\_RESP interfaces.
  - 2. Return NO\_MEMORY if there is not enough memory to complete this operation.
- 12. If the Borrower is a *Stream endpoint* associated with an *independent* device managed by the Relayer, then the Relayer must:
  - 1. Allocate an IPA range and map the memory region in the translation regime of the Borrower managed by the Relayer as specified in 11.2 *Address translation regimes*.
    - The mapping must be done with the memory region attributes and permissions specified in the transaction descriptor.
  - 2. Describe the memory region to the device using the SEPID through an IMPLEMENTATION DEFINED mechanism.
- 13. If the call executes successfully, the Relayer must:
  - 1. Ensure that the state of the memory region in the participating FF-A components is observed as follows:
    - 1. If a Borrower is a *PE endpoint* or a *SEPID* associated with a dependent peripheral device, then:
      - Owner-SA for the Lender.
      - !Owner-NA for the Borrower.
    - 2. If a Borrower is a *SEPID* associated with an independent peripheral device, then:
      - Owner-SA for the Lender.
      - !Owner-SA for the Borrower.
  - 2. Allocate and return a Handle as described in 11.9.2 Memory region handle.
- 14. If the Lender is a VM and the Borrower is an SP or SEPID associated with a Secure Stream ID, the Hypervisor must forward the memory transaction descriptor to the SPM. This must be done by invoking this interface at the Non-secure physical FF-A instance as follows.
  - 1. The fields of the transaction descriptor must be unchanged apart from the following exception.
    - 1. The memory region must be described as composed of physically addressed constituent 4K pages in one or more *Constituent memory region descriptors*.
      - This must be done by performing the VA or IPA to PA translation of the memory region described by the Owner at the non-secure virtual FF-A instance.
      - The order in which the address ranges are specified by the Lender must be preserved by the Hypervisor.
    - 2. The *Constituent memory region descriptors* must be described in a *Composite memory region descriptor* which must be referenced by the *Endpoint memory access descriptor* included in the transaction descriptor.
  - 2. The updated transaction descriptor must be copied into the TX buffer shared between the Hypervisor and SPM.
    - If the TX buffer is busy, the Hypervisor must return BUSY.
    - If the TX buffer is too small and it is not possible to use the optional features to transmit the descriptor listed in 20.2.2 *Transmission of transaction descriptor in fragments* and 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, the Hypervisor must return *NO\_MEMORY*.

# 17.4 FFA\_MEM\_RETRIEVE\_REQ

- Requests completion of a donate, lend or share memory management transaction.
- Transaction details are described in a memory transaction descriptor (see Table 11.20).
- Descriptor is populated in the TX buffer of the Receiver by default.
- Valid FF-A instances and conduits are listed in Table 17.17.
- Syntax of this function is described in Table 17.18.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.19.
- Successful transmission of the transaction descriptor is indicated by an invocation of the *FFA\_MEM\_RETRIEVE\_RESP* function (see 17.5 *FFA\_MEM\_RETRIEVE\_RESP*).

Table 17.17: FFA\_MEM\_RETRIEVE\_REQ instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC

Table 17.18: FFA\_MEM\_RETRIEVE\_REQ function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li> 0x84000074.</li><li> 0xC4000074.</li></ul>
uint32 Total length	w1	• Total length of the memory transaction descriptor in bytes.
uint32 Fragment length	w2	<ul> <li>Length in bytes of the memory transaction descriptor passed in this ABI invocation.</li> <li>Fragment length must be &lt;= Total length.</li> <li>If Fragment length &lt; Total length then see 20.2.2  Transmission of transaction descriptor in fragments about how the remainder of the descriptor will be transmitted.</li> </ul>
uint32/uint64 Address	w3/x3	<ul> <li>Base address of a buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1         <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>

Parameter	Register	Value
uint32 Page count	w4	<ul> <li>Number of 4K pages in the buffer allocated by the Owner and distinct from the TX buffer. See 20.2.1 <i>Transmission of transaction descriptor in dynamically allocated buffers</i>.</li> <li>MBZ if the TX buffer is used.</li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 17.19: FFA ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul><li>INVALID_PARAMETERS.</li><li>DENIED.</li><li>NO_MEMORY.</li><li>BUSY.</li><li>ABORTED.</li></ul>

## 17.4.1 Component responsibilities for FFA\_MEM\_RETRIEVE\_REQ

This ABI is used by a Receiver to retrieve a memory region. Retrieval implies a request to the Relayer to map the memory region in the translation regime of the Receiver. The Receiver must use the transaction descriptor (see Table 11.20) to identify the memory region and specify its properties. The Receiver could:

- 1. Retrieve a memory region that was shared, lent or donated by an Owner. For this scenario, responsibilities of the:
  - Receiver are listed in 17.4.1.1 *Receiver responsibilities*.
  - Relayer are listed in 17.4.1.2 Relayer responsibilities.
- 2. Retrieve a memory region that it had relinquished but has not been reclaimed by the Owner yet (see 17.4.2 *Support for multiple retrievals by a Borrower*).

It is also possible for a Hypervisor to use this interface to retrieve a memory region description on its behalf. This scenario is described in 17.4.3 *Support for retrieval by the Hypervisor*.

In all cases, a successful retrieval is indicated by an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI by the Relayer.

The transaction descriptor could be populated in a buffer dynamically allocated by the Receiver as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*.

Transmission of the transaction descriptor in fragments must be implemented by the caller and Relayer as specified in 20.2.2 *Transmission of transaction descriptor in fragments*.

Time slicing of this ABI invocation must be implemented by the Receiver and Relayer as specified in 20.2.3 *Time slicing of memory management operations*.

#### 17.4.1.1 Receiver responsibilities

1. Must populate a transaction descriptor with the *Handle* (see 11.11.1 *Handle usage*) that identifies the memory region, the *Endpoint ID* that identifies the Owner and the *Tag* (see 11.11.2 *Tag usage*) associated with the

transaction.

Could populate other fields of the transaction descriptor as follows. This depends on how much information the Sender shares with the Receiver about the memory management transaction.

- See 11.11.3.2 Receiver usage for usage of the Endpoint memory access descriptor array field.
- See 11.11.4 Flags usage for usage of the Flags field.
- See 11.10.4 Memory region attributes usage for usage of the Memory region attributes field.

The Relayer must validate the information provided by the Sender. It must reject the transaction by sending a Partition message to the Sender if the validation fails.

The protocol between the Sender and Receiver to convey transaction information and to reject the transaction is IMPLEMENTATION DEFINED.

2. Must implement support for handling all error status codes that can be returned on completion of this interface.

## 17.4.1.2 Relayer responsibilities

- 1. Must check that the RX/TX buffer pair is mapped, if the transaction descriptor is not passed in a dynamically allocated buffer as specified in 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*, and return *INVALID\_PARAMATERS* if the RX/TX buffer pair is not mapped.
- 2. Must validate the *Total length* input parameter to ensure that the length of the transaction descriptor does not exceed the size of the buffer it has been populated in. Must return *INVALID\_PARAMETERS* in case of an error.
- 3. Must validate the Sender endpoint ID field in the transaction descriptor to ensure that the Sender is the Owner of the memory region or the proxy endpoint acting on behalf of a Stream endpoint. Must return *DENIED* in case of an error.
- 4. Must validate the *Memory region attributes* field in the transaction descriptor as specified in 11.10.4 *Memory region attributes usage*.
- 5. Must validate the *Flags* field specified in the transaction descriptor as specified in 11.11.4 *Flags usage*.
- 6. Must validate the *Handle* field specified in the transaction descriptor as specified in 11.11.1 *Handle usage*.
- 7. Must validate the *Tag* field specified in the transaction descriptor as specified in 11.11.2 *Tag usage*.
- 8. Must validate that the *Endpoint memory access descriptor count & Endpoint memory access descriptor array* fields in the transaction descriptor as specified in 11.11.3.3 *Relayer usage*.
- 9. Must map the memory region in the translation regime of the Receiver managed by the Relayer as specified in 11.2 *Address translation regimes*.

If the Receiver is a proxy endpoint for one or more Stream endpoints then the memory region must be mapped in the stage 2 translation tables corresponding to each SEPID. The memory region must not be mapped in the translation regime of the proxy endpoint.

The order in which the address ranges are specified by the Lender must be preserved by the Hypervisor.

The Relayer must return NO\_MEMORY if there is not enough memory to map the memory region.

- 10. Must return *BUSY*, if *FFA\_MEM\_RETRIEVE\_RESP* cannot be invoked because the Receiver RX buffer is busy.
- 11. Must return *NO\_MEMORY* if *FFA\_MEM\_RETRIEVE\_RESP* cannot be invoked because there is not enough memory to allocate a transaction descriptor to describe the memory region.
- 12. If the call executes successfully, the Relayer must ensure that the state of the memory region in the participating FF-A components is observed as follows:
  - If the transaction type is FFA\_MEM\_DONATE,

- !Owner-NA for the Owner.
- Owner-EA for the Receiver.
- If the transaction type is FFA\_MEM\_LEND, and the count of Borrowers in the transaction is = 1,
  - Owner-LA for the Lender.
  - !Owner-EA for the Borrower.
- If the transaction type is FFA\_MEM\_LEND, and the count of Borrowers in the transaction is > 1,
  - Owner-LA for the Lender.
  - !Owner-SA for the Borrower.
- If the transaction type is FFA\_MEM\_SHARE,
  - Owner-SA for the Lender.
  - !Owner-SA for the Borrower.

## 17.4.2 Support for multiple retrievals by a Borrower

After a Receiver relinquishes access to a memory region (see 17.6 FFA\_MEM\_RELINQUISH) that was lent or shared, a Relayer must allow the Receiver to retrieve the memory region again as long as it has not been reclaimed by its Owner. To support this mechanism, it must:

- 1. Allow the Owner to reclaim the memory region only if all Borrowers have relinquished it as many times as they have retrieved it.
- 2. Unmap the memory region from the translation regime of the Borrower only after it has been relinquished as many times as it was retrieved.
- 3. Ensure that the address ranges used to describe the memory region on each retrieval are the same if the memory region is already mapped in the translation regime of the Receiver.

The number of times a Receiver is allowed to retrieve a memory region without relinquishing it first is *1* by default. A Receiver must use the FFA\_FEATURES ABI (see 14.3 FFA\_FEATURES) to determine the number of outstanding retrievals supported by the Relayer. The Relayer must return *DENIED* if a Receiver exceeds the retrieval count.

### 17.4.3 Support for retrieval by the Hypervisor

In a transaction to donate, share or lend a memory region between an Owner VM and a Receiver SP, the SPM is responsible for allocating the *Handle* to identify the memory region (see 11.9.2 *Memory region handle*).

The Hypervisor implementation could maintain an association between the Handle and the memory region. For example, to map the memory region back into the translation regime of the Owner in response to an FFA\_MEM\_RECLAIM ABI.

A Hypervisor implementation could choose to rely on the SPM to manage the association between the Handle and the memory region. For example, to avoid memory costs associated with tracking this state over a period of time.

In this case, the Hypervisor could use the FFA\_MEM\_RETRIEVE\_REQ ABI to obtain the memory region description by specifying its Handle. It would use this description to map or unmap the memory region depending on the operation requested by a VM. For example, an operation to reclaim a memory region would follow these steps.

- 1. Lender VM calls FFA MEM RECLAIM.
- 2. Hypervisor uses the Handle to call FFA\_MEM\_RETRIEVE\_REQ and obtain the memory region description.
- 3. Hypervisor forwards FFA\_MEM\_RECLAIM to the SPM to ensure all Borrowers have stopped using the memory region.
- 4. On a successful return from the SPM, the Hypervisor uses the memory region description to map the region in the translation regime of the Lender VM.

5. Hypervisor completes the invocation of FFA\_MEM\_RECLAIM from the Lender VM successfully.

If it chooses to use this mechanism, the Hypervisor must populate the transaction descriptor as follows.

- 1. It must specify the Handle specified by the VM in the *Handle* field.
- 2. It must ensure that all other fields in the transaction descriptor are zeroed.

From the perspective of an SPM, an invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI at the Non-secure physical FF-A instance could,

- Either originate from the Hypervisor as described above.
- Or originate from a Borrower VM. It was forwarded by the Hypervisor.

In the former case, the SPM must not update the ownership and access state associated with the memory region as it would do in the latter case (see 17.4.1.2 *Relayer responsibilities*). To do this, the SPM must distinguish between the two types of invocation as follows.

- In the former case, the *Endpoint memory access descriptor count* in the transaction descriptor must be 0.
- In the latter case, the *Endpoint memory access descriptor count* in the transaction descriptor must be >= 1.

In the former case, the SPM must also validate the *Handle* field specified in the transaction descriptor as follows.

- Ensure that it identifies a memory region that was either shared or lent to at least a single VM or is owned by a VM
- Ensure that it was previously allocated and has not been reclaimed by the Owner.

The SPM must provide the memory region description to the Hypervisor through an invocation of the FFA MEM RETRIEVE RESP ABI as follows.

- The memory region must be described as composed of physically addressed constituent 4K pages in one or more *Constituent memory region descriptors*.
- The Constituent memory region descriptors must be described in a Composite memory region descriptor.
- The Composite memory region descriptor must be referenced by a single Endpoint memory access descriptor included in the transaction descriptor.
- The Sender endpoint ID field must be set to the Lender or Owner VM ID in the transaction descriptor.
- The *Handle* field must be set to the input *Handle*.

The SPM must return INVALID\_PARAMETERS if it does not support this feature. Also see Table 14.14.

#### **U Implementation Note**

This feature allows the Hypervisor to retrieve the physical address ranges of a memory region that must be either mapped or unmapped from the stage 2 translation descriptors of a VM.

It is possible that the Hypervisor implementation maintains mappings in the stage 2 translation descriptors for a VM such that a IPA != PA. In this case, it must track the original IPA ranges through an IMPLEMENTATION DEFINED mechanism to be able to correctly map or unmap the retrieved memory region.

Furthermore, in the case where the Hypervisor must map the memory region in the stage 2 translation descriptors for a VM, it must track the original memory access permissions and attributes of the memory region through an IMPLEMENTATION DEFINED mechanism.

# 17.5 FFA\_MEM\_RETRIEVE\_RESP

- A Relayer uses this interface to describe a memory region and its properties in response to the latest successful invocation of the FFA\_MEM\_RETRIEVE\_REQ interface by an endpoint or Hypervisor.
- Transaction details are described in a transaction descriptor specified in Table 11.20.
- Descriptor is populated in the RX buffer of the Receiver by default.
- Valid FF-A instances and conduits are listed in Table 17.21.
- Syntax of this function is described in Table 17.22.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.23.
- Successful transmission of the transaction descriptor is indicated by an invocation of any FF-A function by the Receiver.

Table 17.21: FFA\_MEM\_RETRIEVE\_RESP instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	ERET

Table 17.22: FFA MEM RETRIEVE RESP function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000075.
uint32 Total length	w1	• Total length of the memory transaction descriptor in bytes.
uint32 Fragment length	w2	<ul> <li>Length in bytes of the memory transaction descriptor passed in this ABI invocation.</li> <li>Fragment length must be &lt;= Total length.</li> <li>If Fragment length &lt; Total length then see 20.2.2  Transmission of transaction descriptor in fragments about how the remainder of the descriptor will be transmitted.</li> </ul>
uint32/uint64 Parameter	w3/x3	• Reserved (MBZ).
uint32/uint64 Parameter	w4/x4	• Reserved (MBZ).
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 17.23: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul><li> INVALID_PARAMETERS.</li><li> NO_MEMORY.</li></ul>

## 17.5.1 Component responsibilities for FFA\_MEM\_RETRIEVE\_RESP

A Relayer invokes this interface as the caller with an endpoint as the callee in the following scenarios. It must fulfill the responsibilities listed in 17.5.1.1 *Relayer responsibilities*.

- The endpoint calls FFA\_MEM\_RETRIEVE\_REQ to retrieve a memory region that was donated, lent or shared with it by the Owner. The Relayer completes the transaction by invoking the FFA\_MEM\_RETRIEVE\_RESP interface.
- The endpoint calls FFA\_MEM\_RETRIEVE\_REQ to retrieve a memory region it had relinquished earlier. The Relayer fulfills the request by invoking the FFA\_MEM\_RETRIEVE\_RESP interface (see 17.4.2 Support for multiple retrievals by a Borrower).

The SPM invokes this interface as the caller with the Hypervisor as the callee in the scenario described in 17.4.3 *Support for retrieval by the Hypervisor*.

In all scenarios, the Relayer must populate a transaction descriptor specified in Table 11.20 to describe the memory region and its properties. This must be done in one of the following buffers.

- The RX buffer of the callee must be used if the callee used its TX buffer in the counterpart invocation of the *FFA\_MEM\_RETRIEVE\_REQ* ABI earlier.
- If the callee used a dynamically allocated buffer in the counterpart invocation of the FFA\_MEM\_RETRIEVE\_REQ ABI earlier, then the same buffer must be used (see 20.2.1 Transmission of transaction descriptor in dynamically allocated buffers).

Transmission of the transaction descriptor in fragments in all scenarios must be implemented by the Relayer and callee as specified in 20.2.2 *Transmission of transaction descriptor in fragments*.

In all scenarios, the callee (endpoint or Hypervisor) must fulfill the responsibilities listed in 17.5.1.2 *Callee responsibilities*. It must use the error codes listed in Table 17.23 to report an error back to the Relayer.

#### 17.5.1.1 Relayer responsibilities

- 1. Must populate the Sender endpoint ID field in the transaction descriptor with the endpoint ID of the Owner.
- 2. Must populate the *Memory region attributes* field in the transaction descriptor as specified in 11.10.4 *Memory region attributes usage*.
- 3. Must populate the Flags field specified in the transaction descriptor as specified in 11.11.4 Flags usage.
- 4. Must populate the *Handle* field specified in the transaction descriptor as specified in 11.11.1 *Handle usage*.
- 5. Must populate the Tag field specified in the transaction descriptor as specified in 11.11.2 Tag usage.
- 6. Must populate the *Endpoint memory access descriptor count & Endpoint memory access descriptor array* fields in the transaction descriptor as specified in 11.11.3.3 *Relayer usage*.

## 17.5.1.2 Callee responsibilities

- 1. Must return INVALID\_PARAMETERS if any field in the transaction descriptor has been incorrectly encoded.
- 2. Must return *NO\_MEMORY* if there is not enough memory to use the memory region description provided by the Relayer.

3. Must transfer ownership of the RX buffer back to the producer if it was used to transmit the transaction descriptor by the Relayer. Also see 7.2.2.4.2 Transfer of buffer ownership.

# 17.6 FFA MEM RELINQUISH

#### **Description**

- Starts a transaction to transfer access to a shared or lent memory region from a Borrower back to its Owner.
- Valid FF-A instances and conduits are listed in Table 17.26.
- Syntax of this function is described in Table 17.27.
- Successful completion of this function is indicated through the invocation of the FFA\_SUCCESS function by the callee without any further parameters.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.28.

Table 17.25: Descriptor to relinquish a memory region

Field	Byte length	Byte offset	Description
Handle	8	0	Globally unique Handle to identify a memory region.
Flags	4	8	<ul> <li>Bit[0]: Zero memory after relinquish flag.</li> <li>This flag specifies if the Relayer must clear memory region contents after unmapping it from the translation regime of the Borrower.</li> <li>b'0: Relayer must not zero the memory region contents.</li> <li>b'1: Relayer must zero the memory region contents.</li> </ul>

Borrower including the caller sets this flag.
MBZ if the memory region was shared, else the Relayer must return *INVALID\_PARAMETERS*.

 If the memory region was lent to multiple Borrowers, the Relayer must clear memory region contents after unmapping it from the translation regime of each Borrower, if any

- MBZ if the Borrower has Read-only access to the memory region, else the Relayer must return *DENIED*.
- Relayer must fulfill memory zeroing requirements listed in 11.11.4 *Flags usage*.

Field	Byte length	Byte offset	Description
			<ul> <li>Bit[1]: Operation time slicing flag.         <ul> <li>This flag specifies if the Relayer can time slice this operation.</li> <li>* b'0: Relayer must not time slice this operation .</li> <li>* b'1: Relayer must time slice this operation.</li> </ul> </li> <li>MBZ if the Relayer does not support time slicing of memory management operations (see 20.2.3         <ul> <li>Time slicing of memory management operations).</li> </ul> </li> </ul>
			• Bit[31:2]: Reserved (MBZ).
Endpoint count	4	12	• Count of endpoint ID entries in the Endpoint array.
Endpoint array	-	16	• Array of endpoint IDs. Each entry contains a 16-bit ID.

## Table 17.26: FFA\_MEM\_RELINQUISH instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC

# Table 17.27: FFA\_MEM\_RELINQUISH function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000076.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

Table 17.28: FFA ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul><li>INVALID_PARAMETERS.</li><li>DENIED.</li><li>NO_MEMORY.</li><li>ABORTED.</li></ul>

### 17.6.1 Component responsibilities for FFA\_MEM\_RELINQUISH

This interface is used by a Borrower endpoint to inform the Relayer that it is relinquishing access to a memory region that was lent or shared with it earlier. The memory region is identified by its *Handle*.

Transaction details are populated in the descriptor specified in Table 17.25 as follows.

• The Handle and list of Borrower endpoints is populated in the descriptor described in Table 17.25 in the TX buffer of the caller.

If the caller is a proxy endpoint, then the identity and count of the Stream endpoints on whose behalf it is relinquishing the memory region must be specified in the Endpoint count and Endpoint array fields in the descriptor.

If the caller is a PE endpoint Borrower, then Endpoint count must equal 1 and it must specify its ID in the Endpoint array field in the descriptor.

• The caller could use the Flags field to request the Relayer to zero the memory region after it has been unmapped from its translation regime or time slice the unmapping operation.

#### Responsibilities of the:

- Borrower are listed in 17.6.1.1 Borrower responsibilities.
- Relayer are listed in 17.6.1.2 Relayer responsibilities.

Time slicing of this ABI invocation must be implemented by the Borrower and Relayer as specified in 20.2.3 *Time* slicing of memory management operations.

#### 17.6.1.1 Borrower responsibilities

- 1. Must ensure it has access to the memory region identified by the *Handle* parameter.
- 2. Must ensure it is either the Borrower of the memory region or the proxy endpoint acting on behalf of one or more Stream endpoints who are the Borrowers instead.
- 3. Must implement support for handling all error status codes that can be returned on completion of this interface.

### 17.6.1.2 Relayer responsibilities

- 1. Must ensure that the *Handle* provided by the Borrower is valid and associated with a memory region it can access. Must return INVALID\_PARAMETERS in case of an error.
- 2. Must ensure that the Flags parameter is correctly encoded in the descriptor and the identities of Borrower endpoints are valid. Must return INVALID\_PARAMETERS in case of an error.
- 3. Must ensure that the *Endpoint count* field has the value 1 for a *PE endpoint* and > 0 for a *proxy endpoint*. Must return INVALID PARAMETERS in case of an error.
- 4. Must ensure that the memory region is in the !Owner-SA or !Owner-EA state (see Table 11.5) for all Borrower endpoints specified by the caller. Must return DENIED in case of an error.

5. Must ensure that the memory region is unmapped from the translation regime of the Borrower (that is, it enters the *!Owner-NA* state (see Table 11.5)) only if it has been relinquished as many times as it has been retrieved by the Borrower.

The memory region must be unmapped from the translation regime of the Borrower managed by the Relayer as specified in 11.2 *Address translation regimes*.

If the caller is a proxy endpoint for a Stream endpoint then the memory region must be unmapped from the stage 2 translation tables corresponding to the SEPID.

The Relayer must update internal state of the Borrower associated with the memory region to !Owner-NA.

The Relayer must return NO\_MEMORY if there is not enough memory to unmap the memory region.

6. Must clear the contents of the memory region after unmapping it if bit[0] is set in the Flags parameter.

# 17.7 FFA\_MEM\_RECLAIM

- Restores exclusive access to a memory region back to its Owner.
- Valid FF-A instances and conduits are listed in Table 17.30.
- Syntax of this function is described in Table 17.31.
- Successful completion of this function is indicated through the invocation of the FFA\_SUCCESS function by the callee.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.32.

Table 17.30: FFA\_MEM\_RECLAIM instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC

Table 17.31: FFA\_MEM\_RECLAIM function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000077.
uint64 Handle	w1/w2	• Globally unique Handle to identify the memory region (see 11.9.2 <i>Memory region handle</i> ).
uint32 Flags	w3	<ul> <li>Bit[0]: Zero memory before reclaim flag.</li> <li>This flag specifies if the Relayer must clear memory region contents before mapping it in the Owner translation regime.</li> <li>* b'0: Relayer must not zero the memory region contents.</li> <li>* b'1: Relayer must zero the memory region contents.</li> <li>Relayer must fulfill memory zeroing requirements listed in in 11.11.4 Flags usage.</li> <li>MBZ if the Owner has Read-only access to the memory region, else the Relayer must return DENIED.</li> </ul>

Parameter	Register	Value
		<ul> <li>Bit[1]: Operation time slicing flag.         <ul> <li>This flag specifies if the Relayer can time slice this operation.</li> <li>b'0: Relayer must not time slice this operation.</li> <li>b'1: Relayer must time slice this operation.</li> </ul> </li> <li>MBZ if the Relayer does not support time slicing of memory management operations (see 20.2.3 Time slicing of memory management operations).</li> </ul>
		• Bit[31:2]: Reserved (MBZ).
Other Parameter registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 17.32: FFA ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul><li> INVALID_PARAMETERS.</li><li> DENIED.</li><li> NO_MEMORY.</li><li> ABORTED.</li></ul>

### 17.7.1 Component responsibilities for FFA\_MEM\_RECLAIM

This interface is used in the following ways.

- 1. To complete a transaction to relinquish a memory region owned by the caller endpoint. Borrowers use the *FFA\_MEM\_RELINQUISH* interface to relinquish access to the memory region. The Owner uses this interface to reclaim exclusive access to the memory region.
- 2. To abort an in-progress transaction to donate, lend or share a memory region owned by the caller endpoint. If any Receiver endpoint is unable to accept the transaction and the memory region is not mapped into the translation regime of any other Receiver endpoint, the Owner can use this transaction to reclaim exclusive access to the memory region.

Responsibilities of the:

- Owner are listed in 17.7.1.1 Owner responsibilities.
- Relayer are listed in 17.7.1.2 Relayer responsibilities.

Time slicing of this ABI invocation must be implemented by the Owner and Relayer as specified in 20.2.3 *Time slicing of memory management operations*.

#### 17.7.1.1 Owner responsibilities

- 1. Must ensure it is the Owner of the memory region identified by the *Handle* parameter.
- 2. Must ensure that access to the memory region has been relinquished by all Borrowers.

3. Must implement support for handling all error status codes that can be returned on completion of this interface.

#### 17.7.1.2 Relayer responsibilities

- 1. Must ensure that the *Handle* provided by the Owner is valid and associated with a memory region it owns. Must return *INVALID\_PARAMETERS* in case of an error.
- 2. Must ensure that the *Flags* parameter is correctly encoded. Must return *INVALID\_PARAMETERS* in case of an error.
- 3. Must ensure that the memory region is in the *!Owner-NA* state (see Table 11.5) for all the Receiver endpoints managed by the Relayer and associated with the memory region.

If one or more Borrowers are Stream endpoints associated with an *independent* peripheral device then in this case:

- Each Borrower must relinquish access to the memory region through an IMPLEMENTATION DEFINED mechanism.
- 2. The Relayer must unmap the memory region from the stage 2 translation tables identified by the SEPID.

Must return DENIED in case of an error.

- 4. Must clear the contents of the memory region if *bit*[0] is set in the *Flags* parameter.
- 5. If the state of the memory region for the Owner is Owner-LA, this implies that the region was lent.

If the state of the memory region when it was lent was *Owner-EA*, the Relayer must map the memory region in the translation regime of the Owner as specified in 11.2 *Address translation regimes*.

The mapping must be created at the same address range and with the same memory region properties as those when the FFA\_MEM\_LEND interface was invoked.

Must return NO\_MEMORY in case there is not enough memory to create the mapping in the Owner translation regime.

If the state of the memory region when it was lent was *Owner-NA*, the Relayer must not map the memory region in the translation regime of the Owner.

6. If the state of the memory region for the Owner is *Owner-SA* this implies that the region was shared. The Relayer must map the memory region in the translation regime of the Owner as specified in 11.2 *Address translation regimes*.

The mapping must be created at the same address range and with the same memory region properties as those when the FFA\_MEM\_SHARE interface was invoked.

Must return NO\_MEMORY in case there is not enough memory to change the mapping in the Owner translation regime.

7. If a VM is the Owner and the Borrower is an SP or SEPID associated with a Secure Stream ID, the Hypervisor must forward an invocation of this interface to the SPM.

This must be done by invoking this interface at the Non-secure physical FF-A instance with the same parameter values specified by the Owner at the Non-secure virtual FF-A instance.

8. If the call executes successfully, the state of the memory region for the Owner must transition to *Owner-EA* or *Owner-NA*.

# 17.8 FFA\_MEM\_PERM\_GET

### **Description**

- This ABI is invoked at the Secure virtual FF-A instance with the SVC conduit to determine the permission attributes for a memory region accessible by the caller. Also see 17.8.0.0.1 *Overview*.
- Valid FF-A instances and conduits are listed in Table 17.34.
- Syntax of this function is described in Table 17.35.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 17.36.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.37.

### Table 17.34: FFA\_MEM\_PERM\_GET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure virtual	SVC

## Table 17.35: FFA\_MEM\_PERM\_GET function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li>0x84000088.</li><li>0xC4000088.</li></ul>
uint32/uint64 Base Address	w1/x1	• Base VA of a translation granule whose permission attributes must be returned.
Other parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

## Table 17.36: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32 Memory permissions	w2	<ul> <li>Bit[1:0]: Data access permission.</li> <li>b'00: No access.</li> <li>b'01: Read-write access.</li> <li>b'10: Reserved.</li> <li>b'11: Read-only access.</li> <li>Bit[2]: Instruction access permission.</li> <li>b'0: Executable.</li> <li>b'1: Non-executable.</li> <li>Bit[31:3]: Reserved and MBZ.</li> </ul>

Parameter	Register	Value
Other Result registers	w3-w7 x3-x7	• Reserved (MBZ).

Table 17.37: FFA ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS:         <ul> <li>Caller is not allowed to access the memory region the address lies in.</li> <li>Base address is not correctly aligned.</li> </ul> </li> <li>DENIED: This function was invoked when the calle is not in the runtime model for SP initialization.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

#### 17.8.0.0.1 Overview

FFA\_MEM\_PERM\_GET is used to request the permission attributes of a memory region mapped in the following translation regimes of a S-EL0 SP.

- Stage 1 of the Secure EL1&0 translation regime.
- Single stage in the Secure EL2&0 translation regime.

The size of the memory region for which permission attributes are returned is equal to the translation granule size used in the applicable translation regime.

The VA specified in the *Base address* parameter is aligned to the size of the translation granule used in the translation regime. The permission attributes for this translation granule are returned by the callee. The caller determines the translation granule size through an IMPLEMENTATION DEFINED mechanism.

The returned permission attributes are those that will be observed by the caller and not the exact attributes programmed in the translation tables. For example, the instruction access permission could programmed as *executable* and data access permissions as *writable* in the stage 1 translation table of the Secure EL1&0 translation regime but SCTLR\_EL1.WXN could be set to 1. In this case, the returned instruction access permission is non-executable.

This ABI can be invoked by an SP only during the initialization of its execution context (see 5.5 Protocol for completing execution context initialization) on the primary PE (see 20.3 Power Management). An invocation of this ABI post-initialization on the primary PE or at any time on a secondary PE is completed by the callee by invoking the FFA\_ERROR function with the DENIED error code.

# 17.9 FFA\_MEM\_PERM\_SET

- This ABI is invoked at the Secure virtual FF-A instance with the SVC conduit to set the permission attributes for a memory region accessible by the caller. Also see 17.9.0.0.1 *Overview*.
- Valid FF-A instances and conduits are listed in Table 17.39.
- Syntax of this function is described in Table 17.40.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 17.41.

Table 17.39: FFA\_MEM\_PERM\_SET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure virtual	SVC

Table 17.40: FFA\_MEM\_PERM\_SET function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li> 0x84000089.</li><li> 0xC4000089.</li></ul>
uint32/uint64 Base Address	w1/x1	• Base VA of a memory region whose permission attributes must be set.
uint32 Page count	w2	• Number of translation granule size pages starting from the <i>Base address</i> whose permissions must be set.
uint32 Memory permissions	w3	<ul> <li>Bit[1:0]: Data access permission.</li> <li>b'00: No access.</li> <li>b'01: Read-write access.</li> <li>b'10: Reserved.</li> <li>b'11: Read-only access.</li> <li>Bit[2]: Instruction access permission.</li> <li>b'0: Executable.</li> <li>b'1: Non-executable.</li> <li>Bit[31:3]: Reserved and MBZ.</li> </ul>
Other parameter registers	w4-w7 x4-x7	• Reserved (MBZ).

Table 17.41: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS:         <ul> <li>Caller is not allowed to access the memory region the address lies in.</li> <li>Memory permissions are incorrectly encoded.</li> <li>Base address is not correctly aligned.</li> <li>Page count is 0.</li> </ul> </li> <li>DENIED: This function was invoked when the calle is not in the runtime model for SP initialization.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

#### 17.9.0.0.1 Overview

FFA\_MEM\_PERM\_SET is used to set the permission attributes of a memory region mapped in the following translation regimes of a S-EL0 SP.

- Stage 1 of the Secure EL1&0 translation regime.
- Single stage in the Secure EL2&0 translation regime.

The VA of the memory region specified in the *Base address* parameter is aligned to the size of the translation granule used in the translation regime.

The size of the memory region for which permission attributes are set is expressed as a count of pages. The size of each page is equal to the translation granule size in the applicable translation regime.

The *Memory permissions* parameter must be encoded as per the following rules.

- 1. A combination of attributes that mark the region with RW and Executable permissions is prohibited.
- 2. A request to mark a device memory region with Executable permissions is prohibited.

In case of an error, the callee preserves the original permissions of the memory regions.

This ABI can be invoked by an SP only during the initialization of its execution context (see 5.5 *Protocol for completing execution context initialization*) on the primary PE (see 20.3 *Power Management*). An invocation of this ABI post-initialization on the primary PE or at any time on a secondary PE is completed by the callee by invoking the FFA\_ERROR function with the *DENIED* error code.

Chapter 18 **Notification interfaces** 

# 18.1 FFA\_NOTIFICATION\_BITMAP\_CREATE

- This ABI is invoked by the Hypervisor at the Non-secure physical FF-A instance with the SMC conduit to request the SPMC to create the SP and SPM framework notifications bitmap for the VM specified in the VM ID input parameter. Also see 10.3 Notification bitmap setup.
- Valid FF-A instances and conduits are listed in Table 18.2.
- Syntax of this function is described in Table 18.3.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.4.

Table 18.2: FFA\_NOTIFICATION\_BITMAP\_CREATE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET

Table 18.3: FFA\_NOTIFICATION\_BITMAP\_CREATE function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400007D.
uint32 VM ID	w1	<ul> <li>ID of VM for which a bitmap must be created in the Secure world to enable SPs to send notifications to this VM.</li> <li>Bit[31:16]: Reserved and MBZ.</li> <li>Bit[15:0]: VM ID.</li> </ul>
uint32 vCPU count	w2	• Number of vCPUs implemented by the VM.
Other Parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

Table 18.4: Encoding of return codes

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized VM ID.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: Notification bitmap is already created.</li> <li>NO_MEMORY: There is not enough memory to allocate notification bitmap.</li> </ul>

# 18.2 FFA\_NOTIFICATION\_BITMAP\_DESTROY

- This ABI is invoked by the Hypervisor at the Non-secure physical FF-A instance with the SMC conduit to request the SPMC to destroy the SP and SPM framework notifications bitmap for the VM specified in the VM ID input parameter. Also see 10.3 Notification bitmap setup.
- Valid FF-A instances and conduits are listed in Table 18.6.
- Syntax of this function is described in Table 18.7.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.8.

Table 18.6: FFA\_NOTIFICATION\_BITMAP\_DESTROY instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET

Table 18.7: FFA\_NOTIFICATION\_BITMAP\_DESTROY function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400007E.
uint32 VM ID	w1	<ul> <li>ID of VM whose notification bitmap in the Secure world must be destroyed to prevent SPs to send notifications to this VM.</li> <li>Bit[31:16]: Reserved and MBZ.</li> <li>Bit[15:0]: VM ID.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

Table 18.8: Encoding of return codes

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized partition ID.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: Notification bitmap is not registered or is registered but not in a masked and non-pending state.</li> </ul>

# 18.3 FFA\_NOTIFICATION\_BIND

- This ABI is invoked by an endpoint at a virtual FF-A instance with the SMC, HVC or SVC conduits to request the partition manager to bind notifications specified in the *Notification bitmap* parameter to the Sender endpoint. Also see 10.4.2 *Notification binding*.
- This ABI is invoked by the Hypervisor at the Non-secure physical FF-A instance with the SMC conduit to request the SPMC to bind SP notifications specified in the *Notification bitmap* parameter to the SP specified in the *Sender endpoint ID* parameter.
- Valid FF-A instances and conduits are listed in Table 18.10.
- Syntax of this function is described in Table 18.11.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.12.

Table 18.10: FFA NOTIFICATION BIND instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure virtual	SMC, HVC
2	Secure virtual	SMC, HVC, SVC
3	Non-secure physical	SMC
4	Secure physical	ERET

Table 18.11: FFA NOTIFICATION BIND function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400007F.
uint32 Sender/Receiver IDs	w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: Sender endpoint ID.</li> <li>Bit[15:0]: Receiver endpoint ID.</li> </ul>
uint32 Flags	w2	<ul> <li>Notification flags.</li> <li>Bit[0]: Per-vCPU notification flag (see 10.4.2 Notification binding).</li> <li>* b'1: All notifications in the bitmap are per-vCPU notifications</li> <li>* b'0: All notifications in the bitmap are global notifications</li> <li>Bit[31:1]: Reserved (MBZ).</li> </ul>

Parameter	Register	Value
uint32 Notification bitmap Lo	w3	<ul> <li>Bits[31:0] of a bitmap with one or more set bits to identify the notifications which the Sender endpoint is allowed to signal.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The Sender endpoint can signal this notification.</li> <li>b'0: Has no effect.</li> </ul> </li> </ul>
uint32 Notification bitmap Hi	w4	<ul> <li>Bits[63:32] of a bitmap with one or more set bits to identify the notifications which the Sender endpoint is allowed to signal.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The Sender endpoint can signal this notification.</li> <li>b'0: Has no effect.</li> </ul> </li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 18.12: Encoding of return codes

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized partition ID or invalid bitmap.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: At least one notification is bound to another Sender or is currently pending.</li> <li>ABORTED: Sender partition ran into an unexpected error and has aborted.</li> </ul>

# 18.4 FFA NOTIFICATION UNBIND

- This ABI is invoked by an endpoint at a virtual FF-A instance with the SMC, HVC or SVC conduits to request the partition manager to unbind notifications specified in the *Notification bitmap* parameter to the Sender endpoint. Also see 10.4.2 *Notification binding*.
- This ABI is invoked by the Hypervisor at the Non-secure physical FF-A instance with the SMC conduit to request the SPMC to unbind SP notifications specified in the *Notification bitmap* parameter to the SP specified in the *Sender endpoint ID* parameter.
- Valid FF-A instances and conduits are listed in Table 18.14.
- Syntax of this function is described in Table 18.15.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.16.

Table 18.14: FFA NOTIFICATION UNBIND instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure virtual	SMC, HVC
2	Secure virtual	SMC, HVC, SVC
3	Non-secure physical	SMC
4	Secure physical	ERET

Table 18.15: FFA\_NOTIFICATION\_UNBIND function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000080.
uint32 Sender/Receiver IDs	w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: Sender endpoint ID.</li> <li>Bit[15:0]: Receiver endpoint ID.</li> </ul>
uint32/uint64 Reserved	w2/x2	• Reserved for future use (MBZ).
uint32 Notification bitmap Lo	w3	<ul> <li>Bits[31:0] of a bitmap with one or more set bits to identify the notifications which the Sender endpoint is not allowed to signal.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The Sender endpoint cannot signal this notification.</li> <li>b'0: Has no effect.</li> </ul> </li> </ul>

Parameter	Register	Value
uint32 Notification bitmap Hi	w4	<ul> <li>Bits[63:32] of a bitmap with one or more set bits to identify the notifications which the Sender endpoint is not allowed to signal.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The Sender endpoint cannot signal this notification.</li> <li>b'0: Has no effect.</li> </ul> </li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 18.16: Encoding of return codes

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized partition ID or invalid bitmap.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: At least one notification is bound to another Sender or is currently pending.</li> <li>ABORTED: Sender partition ran into an unexpected error and has aborted.</li> </ul>

# 18.5 FFA NOTIFICATION SET

- This ABI is invoked by an endpoint at a virtual FF-A instance with the SMC, HVC or SVC conduits to request the partition manager to signal notifications specified in the *Notification bitmap* parameter to the Sender endpoint. Also see 10.5 *Notification signaling*.
- This ABI is invoked by the Hypervisor at the Non-secure physical FF-A instance with the SMC conduit to request the SPMC to signal VM notifications specified in the *Notification bitmap* parameter to the SP specified in the *Receiver endpoint ID* parameter on behalf of the VM specified in the *Sender endpoint ID* parameter.
- Valid FF-A instances and conduits are listed in Table 18.18.
- Syntax of this function is described in Table 18.19.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.20.

Table 18.18: FFA\_NOTIFICATION\_SET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure virtual	SMC, HVC
2	Secure virtual	SMC, HVC, SVC
3	Non-secure physical	SMC
4	Secure physical	ERET

Table 18.19: FFA\_NOTIFICATION\_SET function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000081.
uint32 Sender/Receiver IDs	w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: Sender endpoint ID.</li> <li>Bit[15:0]: Receiver endpoint ID.</li> </ul>

Parameter	Register	Value
uint32 Flags	w2	<ul> <li>Flags. <ul> <li>Bit[0]: Per-vCPU notification flag (see 10.4.2 Notification binding).</li> <li>* b'1: All notifications in the bitmap are per-vCPU notifications.</li> <li>· Each notification must be signaled to the vCPU specified in the Receiver vCPU ID field.</li> <li>* b'0: All notifications in the bitmap are global notifications</li> <li>· The Receiver vCPU ID field MBZ.</li> </ul> </li> <li>Bit[1]: Delay Schedule Receiver interrupt flag. See 18.5.1 Delay Schedule Receiver interrupt flag.</li> <li>Bit[15:2]: Reserved MBZ.</li> <li>Bit[31:16]: Receiver vCPU ID.</li> </ul>
uint32 Notification bitmap Lo	w3	<ul> <li>Bits[31:0] of a bitmap with one or more set bits to identify the notifications which must be signaled to the Receiver endpoint.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The notification corresponding to this bit position must be signaled to the Receiver.</li> <li>b'0: The notification corresponding to this bit position must not be signaled to the Receiver.</li> </ul> </li> </ul>
uint32 Notification bitmap Hi	w4	<ul> <li>Bits[63:32] of a bitmap with one or more set bits to identify the notifications which must be signaled to the Receiver endpoint.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The notification corresponding to this bit position must be signaled to the Receiver.</li> <li>b'0: The notification corresponding to this bit position must not be signaled to the Receiver.</li> </ul> </li> </ul>
Other Parameter registers	w5-w7 x5-x7	• Reserved (MBZ).

Table 18.20: Encoding of return codes

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: <ul> <li>Unrecognized partition ID or invalid flags.</li> <li>Per-vCPU notification flag = b'0 and Received vCPU ID! = 0.</li> <li>Per-vCPU notification flag = b'0 and a per-vCPU notification is specified in the Notification bitmap.</li> <li>Per-vCPU notification flag = b'1 and a global notification is specified in the Notification bitmap.</li> </ul> </li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>DENIED: <ul> <li>Sender is not permitted to signal at least one notification to the Receiver.</li> <li>Receiver does not support receipt of notifications.</li> </ul> </li> <li>ABORTED: Receiver partition ran into an unexpected error and has aborted.</li> </ul>

## 18.5.1 Delay Schedule Receiver interrupt flag

The partition manager uses an IMPLEMENTATION DEFINED policy to determine when the *Schedule Receiver* interrupt must be asserted in response an invocation of the FFA\_NOTIFICATION\_SET interface. The interrupt could be asserted before or after an invocation of this interface completes.

The SPMC could choose to assert this interrupt before completion of an FFA\_NOTIFICATION\_SET interface invocation by an SP. The interrupt would either preempt or trigger a managed exit of the caller SP execution context immediately upon the completion of the interface invocation. This might be undesirable for the SP in some scenarios. The non-secure *Schedule Receiver* interrupt could trigger a switch to the Normal world when the SP is about to request the same switch itself. For example, an SP sends notifications while handling a Direct request from the Normal world. It could switch back to the Normal world through a Direct response immediately after sending the notifications thereby avoiding the need to pend the *Schedule Receiver* interrupt until switch takes place.

The *Delay Schedule Receiver interrupt* flag is a hint from the SP execution context to the SPMC it does not have to assert this interrupt upon completion of the FFA\_NOTIFICATION\_SET interface invocation. The use of this flag by the SP could help the SPMC optimize the policy it uses for asserting this interrupt. This flag is only used at the Secure virtual FF-A instance. It MBZ at all other FF-A instances.

The above guidance for this flag applies to the FFA\_MSG\_SEND2 ABI described in 16.1 FFA\_MSG\_SEND2 as well.

# 18.6 FFA\_NOTIFICATION\_GET

#### **Description**

- This ABI is invoked by an endpoint at a virtual FF-A instance with the SMC, HVC or SVC conduits to request the partition manager to retrieve notifications pending in notification bitmaps specified in the *Flags* parameter. Also see 10.5 *Notification signaling*.
- This ABI is invoked by the Hypervisor at the Non-secure physical FF-A instance with the SMC conduit to request the SPMC to return pending SP or SPM Framework notifications as specified in the *Flags* parameter for the VM specified in the *Receiver endpoint ID* parameter. The *Receiver vCPU ID* parameter is used to return any pending per-vCPU notifications.
- Valid FF-A instances and conduits are listed in Table 18.22.
- Syntax of this function is described in Table 18.23.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 18.24.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.25.

## Table 18.22: FFA\_NOTIFICATION\_GET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure virtual	SMC, HVC
2	Secure virtual	SMC, HVC, SVC
3	Non-secure physical	SMC
4	Secure physical	ERET

## Table 18.23: FFA\_NOTIFICATION\_GET function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000082.
uint32 Receiver ID	w1	<ul> <li>Receiver endpoint and vCPU ID.</li> <li>Bit[31:16]: Receiver vCPU ID.</li> <li>Bit[15:0]: Receiver endpoint ID.</li> </ul>

Parameter	Register	Value
uint32 Flags	w2	<ul> <li>Bit[0]: Receiver's SP notifications bitmap identifier. <ul> <li>b'1: Return bitmap for notifications pended by SPs.</li> <li>b'0: Do not return bitmap for notifications pended by SPs.</li> </ul> </li> <li>Bit[1]: Receiver's VM notifications bitmap identifier. This bit MBZ at the Non-secure physical FF-A instance. <ul> <li>b'1: Return bitmap for notifications pended by VMs.</li> <li>b'0: Do not return bitmap for notifications pended by VMs.</li> </ul> </li> <li>Bit[2]: Receiver's SPM Framework notification bitmap identifier. <ul> <li>b'1: Return bitmap for notifications pended by the SPM.</li> <li>b'0: Do not return bitmap for notifications pended by the SPM.</li> </ul> </li> <li>Bit[3]: Receiver's Hypervisor Framework notifications bitmap identifier. This bit MBZ at the Non-secure physical FF-A instance. <ul> <li>b'1: Return bitmap for notifications pended by the Hypervisor.</li> <li>b'0: Do not return bitmap for notifications pended by the Hypervisor.</li> </ul> </li> <li>Bit[31:4]: Reserved (MBZ).</li> </ul>
Other Parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

Table 18.24: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32 SP Notifications bitmap Lo	w2	<ul> <li>Bits[31:0] of the SP notifications bitmap with one or more set bits to identify the notifications which are pending for the Receiver endpoint.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The notification corresponding to this bit position is pending for the Receiver</li> <li>b'0: The notification corresponding to this bit position is not pending for the Receiver.</li> </ul> </li> <li>Caller must ignore this field if Bit[0] in the Flags field was not set.</li> </ul>

Parameter	Register	Value
uint32 SP Notifications bitmap Hi	w3	<ul> <li>Bits[63:32] of the SP notifications bitmap with one or more set bits to identify the notifications which are pending for the Receiver endpoint.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The notification corresponding to this bit position is pending for the Receiver</li> <li>b'0: The notification corresponding to this bit position is not pending for the Receiver.</li> </ul> </li> <li>Caller must ignore this field if Bit[0] in the Flags field was not set.</li> </ul>
uint32 VM Notifications bitmap Lo	w4	<ul> <li>Bits[31:0] of the VM notifications bitmap with one or more set bits to identify the notifications which are pending for the Receiver endpoint.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The notification corresponding to this bit position is pending for the Receiver</li> <li>b'0: The notification corresponding to this bit position is not pending for the Receiver.</li> </ul> </li> <li>Caller must ignore this field if Bit[1] in the Flags field was not set.</li> </ul>
uint32 VM Notifications bitmap Hi	w5	<ul> <li>Bits[63:32] of the VM notifications bitmap with one or more set bits to identify the notifications which are pending for the Receiver endpoint.</li> <li>For each bit in the bitmap, if the value is: <ul> <li>b'1: The notification corresponding to this bit position is pending for the Receiver</li> <li>b'0: The notification corresponding to this bit position is not pending for the Receiver.</li> </ul> </li> <li>Caller must ignore this field if Bit[1] in the Flags field was not set.</li> </ul>
uint32 Framework Notifications bitmap Lo	w6	<ul> <li>Bits[31:0] of the Framework notifications bitmap with one or more set bits to identify the notifications which are pending for the Receiver endpoint as sent by the SPM.</li> <li>These 32 bits will be set by the SPM and reflect notifications regarding events in the secure world.</li> <li>Caller must ignore this field if <i>Bit[2]</i> in the <i>Flags</i> field was not set.</li> </ul>

Parameter	Register	Value
uint32 Framework Notifications bitmap Hi	w7	<ul> <li>Bits[63:32] of the Framework notifications bitmap with one or more set bits to identify the notifications which are pending for the Receiver endpoint as sent by the Hypervisor.</li> <li>These 32 bits will be set by the Hypervisor and reflect notifications regarding events in the normal world.</li> <li>Caller must ignore this field if <i>Bit[3]</i> in the <i>Flags</i> field was not set.</li> </ul>

# Table 18.25: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Unrecognized partition ID or incorrectly encoded Flags parameter.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 18.7 FFA\_NOTIFICATION\_INFO\_GET

## Description

- This ABI returns lists of endpoints that have pending notifications and must be run to handle their notifications. This is described in 18.7.1 *Usage*.
- Valid FF-A instances and conduits are listed in Table 18.27.
- Syntax of this function is described in Table 18.28.
- Encoding of result parameters in the FFA\_SUCCESS function is described in Table 18.29.
- Encoding of error codes in the FFA\_ERROR function is described in Table 18.30.

## Table 18.27: FFA\_NOTIFICATION\_INFO\_GET instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET
3	Non-secure virtual	SMC, HVC

## Table 18.28: FFA\_NOTIFICATION\_INFO\_GET function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li>0x84000083.</li><li>0xC4000083.</li></ul>
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

## Table 18.29: FFA\_SUCCESS encoding

Parameter	Register	Value
uint32/uint64 Pending notification flags	w2/x2	• See 18.7.1 <i>Usage</i> .
uint32/uint64 ID lists	w3-w7 x3-x7	• See 18.7.1 <i>Usage</i> .

Table 18.30: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>NO_DATA: There is no pending notification information available.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

## 18.7.1 Usage

This ABI is used by an NS-Endpoint or the Hypervisor to retrieve a list of endpoints that have pending notifications as described below. Also see 10.5 *Notification signaling*.

- This ABI is invoked by a VM at the Non-secure virtual FF-A instance with the SMC or HVC conduits to
  request the Hypervisor to return the list of SPs and VMs that have pending notifications. The Hypervisor
  returns the list of those endpoints whose schedulers are implemented in the calling VM.
- This ABI is invoked by the Hypervisor or the OS Kernel at a Non-secure physical FF-A instance with the SMC conduit to request the SPMC to return the list of SPs and VMs that have pending notifications. The ABI invocation is forwarded by the SPMD to the SPMC as described below,
  - Through the ERET conduit if they do not reside in the same exception level. Also see 4.1.1 Secure EL2 SPM core component and 4.1.2 S-EL1 SPM core component.
  - Through an IMPLEMENTATION DEFINED mechanism if they reside in the same exception level. Also see
     4.1.3 EL3 SPM core component.

The Hypervisor is responsible for signaling the *Notification pending interrupt* to any VM that has a pending notification. It uses the list of VMs returned by the SPMC to discover the VMs that have pending notifications signaled by SPs.

The lists of endpoints with pending notifications is returned in w2/x2-w7/x7 registers as described below.

- 1. One or more lists of 16-bit IDs are returned in the *ID lists registers w3/x3-w7/x7*. This is subject to the following rules.
  - 1. An ID is of one of the following types.
    - 1. An endpoint ID.
    - 2. A vCPU ID.
  - 2. If an endpoint has only one or more pending global notifications, its ID is returned in a list of size 1.
  - 3. If an endpoint has one or more pending per-vCPU notifications, its ID is the first element in the list followed by the IDs of vCPUs that have pending notifications. The size of the list is > 1 in this case.
  - 4. Each list has a minimum size of 1 and a maximum size of 4. If an endpoint has pending per-vCPU notifications for more than 3 vCPUs, it creates more than 1 list to encode all the vCPU IDs.
  - 5. The *ID lists* are tightly packed in the registers as follows.
    - 1. The first ID of the first list is encoded as follows,
      - 1. In Bit[15:0] in w3 if the SMC32 convention is used.
      - 2. In Bit[15:0] in x3 if the SMC64 convention is used.
    - 2. The bit position of the first ID of the next list is calculated by using the number of IDs in the previous list. Subsequent lists follow in the same or a higher numbered register.
  - 6. With the SMC32 calling convention, the ID lists registers can accommodate 10 IDs.

- 7. With the SMC64 calling convention, the ID lists registers can accommodate 20 IDs.
- 2. The number of lists and the number of IDs (endpoint and vCPU) in each list is specified in the *Pending notification flags* parameter in w2/x2 as described in Table 18.31.
- 3. All information about endpoints with pending notifications may not fit in one invocation of this ABI. The partition manager sets the *More pending notifications flag* in *w2/x2* in this case. This ABI is invoked until the flag is unset by the partition manager to retrieve all the information.
  - Information about pending notifications is returned by the partition manager only once i.e. an *ID list* retrieved in one invocation of this interface cannot be retrieved again in a subsequent invocation.
- 4. 18.7.1.1 *Example usage* describes an example encoding of pending notification information as described above.

Table 18.31: Pending notifications flags encoding

Field	Description
Bit[0]	<ul> <li>More pending notifications flag.</li> <li>b'0: Caller has retrieved all ID lists of Receiver endpoints with pending notifications</li> <li>b'1: Caller has not retrieved all ID lists of Receiver endpoints with pending notifications. It must invoke this interface again to retrieve the remaining lists.</li> </ul>
Bit[6:1]	• Reserved MBZ.
Bit[11:7]	<ul> <li>Count of lists returned in ID lists registers.</li> <li>Bit[11] MBZ if the SMC32 convention is used.</li> </ul>
Bit[M:N]	<ul> <li>Count of IDs in list i where,         <ul> <li>Count = Bit[M:N] + 1.</li> <li>M = ((2 x i) - 1) + off.</li> <li>N = (2 x (i - 1)) + off.</li> <li>off is the starting bit offset = 12.</li> <li>1 &lt;= i &lt;= 10 if the SMC32 convention is used.</li> <li>1 &lt;= i &lt;= 20 if the SMC64 convention is used.</li> </ul> </li> <li>Value of Bit[M:N] in unused lists is ignored.</li> </ul>
Bit[63:52]	• Reserved MBZ if the SMC64 convention is used.

# 18.7.1.1 Example usage


Table 18.32 considers an example scenario where partitions listed in the first column have pending notifications of the type specified in the second column. If a per-vCPU notification is pending, the IDs of the vCPUs are listed in the third column.

Table 18.32: Example encoding of notification information

Partition ID	Notification type	vCPU IDs
0	• Per vCPU	0, 2, 3, 4, 6

Partition ID	Notification type	vCPU IDs
2	• Global Notification	NA
3	• Per vCPU	1

This information is encoded by the partition manager of the partition that invokes the SMC32 variant of the FFA\_NOTIFICATION\_INFO\_GET ABI as illustrated in Figure 18.1. The encoding in response to an invocation of the SMC64 variant of the FFA\_NOTIFICATION\_INFO\_GET ABI is illustrated in Figure 18.2.







Figure 18.1: Encoding of NOTIFICATION\_INFO\_GET using 32bit ABI






Figure 18.2: Encoding of NOTIFICATION\_INFO\_GET using 64bit ABI

Chapter 19

Interrupt management interfaces

# 19.1 FFA EL3 INTR HANDLE

#### **Description**

- Request EL3 firmware to handle a pending interrupt.
- Valid FF-A instances and conduits are listed in Table 19.2.
- Syntax of this function is described in Table 19.3.
- Returns FFA SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA ERROR function is described in Table 19.4.

Table 19.2: FFA\_EL3\_INTR\_HANDLE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure physical FF-A	SMC

Table 19.3: FFA\_INTR\_HANDLE function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400008C.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

Table 19.4: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	• NOT_SUPPORTED: This function is not implemented at this FF-A instance.

## 19.1.1 Overview

This ABI is used by a S-EL2 or S-EL1 SPMC to delegate handling of an EL3 interrupt to EL3 firmware. On a GICv3 system, when SCR\_EL3.FIQ=0, the SPMC at S-EL2 or S-EL1 uses this ABI to request EL3 firmware to handle a pending Group 0 interrupt that cannot be handled at the same or lower Exception level than the SPMC.

The following rules govern the behaviour of this ABI.

- An invocation of this ABI returns the NOT\_SUPPORTED error code in the following scenarios:
  - The ABI is invoked at an unsupported FF-A instance.
  - The ABI is invoked at S-EL1 or S-EL2 and SCR\_EL3.FIQ=1.
- EL3 firmware does not perform a switch to another security state as a part of handling an invocation of this

### ABI.

This rule ensures that an invocation of this ABI is handled entirely in EL3 firmware before returning to the calling Exception level in the Secure state. This helps preserve the FF-A programming model where an exit to another Security state is always explicitly requested by software in the Secure state in S-EL1 or S-EL2.

Figure 19.1 illustrates how a Group 0 interrupt can be handled by TF-A at EL3 in coordination with an SPMC at S-EL1 or S-EL2 via the use of this ABI when SCR\_EL3.FIQ=0 in the Secure state.




Figure 19.1: Example usage of FFA\_EL3\_INTR\_HANDLE

Chapter 20 **Appendix** 

# 20.1 S-EL0 partitions

S-EL0 partitions in either execution state are used to achieve isolation among Secure services on Arm A-profile systems where it is either not possible or not desirable to deploy a S-EL1 physical partition. They could host one or more device drivers to control hardware or security services that are accessed by the Normal world through the message passing interfaces described in this specification. An example use case of S-EL0 partitions is described in 20.1.1 *UEFI PI Standalone Management Mode partitions*.

## 20.1.1 UEFI PI Standalone Management Mode partitions

Standalone management mode (STMM) is described in [7] as a processor architecture agnostic, sandboxed secure execution environment. It is meant to be used for device drivers that cannot be implemented in the OS kernel but are required during run-time.

On Arm A-profile systems, STMM is implemented in a S-EL0 partition to constraint its visibility of the system address map and physical interrupts. This isolation enables a more robust Secure firmware implementation. This design is better from a security perspective than a design where STMM drivers are implemented in EL3.

Furthermore, execution in EL3 always runs to completion. Isolation of STMM drivers in an SP enables Secure firmware to transparently preempt them in response to OS Kernel interrupts and resume them once the interrupt has been handled. For some use cases, this prevents an adverse impact on OS responsiveness that could happen with a run to completion model.

## 20.1.1.1 FF-A usage to access STMM services

This section provides guidance around how services that would be typically implemented in EL3, can be implemented in multiple STMM S-EL0 partitions and accessed through FF-A interfaces. This guidance is based on certain assumptions about the Standalone management mode as follows.

- A STMM driver is neither re-entrant nor thread safe but its single execution context can run on any PE in the system. Hence, a STMM S-EL0 partition is considered to be a *UP migrate capable* partition.
- STMM services are accessed from the UEFI runtime environment in the Normal world through Direct Partition messages (see 7.4 *Direct messaging usage*). A component called the MM communication driver is used for this purpose.
- STMM services can be accessed in response to an interrupt targeted to EL3 apart from the UEFI runtime environment.
- There are no dependencies between STMM partitions. One partition does not access services of another partition.
- A STMM partition processes one request at a time and is incapable of having multiple outstanding requests at any point of time.

The MM interface specification [8] specifies the MM\_COMMUNICATE interface that enables the Normal world to access driver services implemented in a single STMM S-EL0 partition.

The Framework enables deployment of multiple STMM S-EL0 SPs through the use of,

- 1. An appropriate run-time model and scheduling mode are described in Chapter 8 *Partition runtime models* and 9.4 *Support for legacy run-time models* respectively.
- 2. Interfaces to manage the instruction and data access permissions of memory regions accessible by a STMM S-EL0 SP. This management is typically required during partition initialization (also see [9]). These interfaces are described in the following sections.
  - 17.8 FFA\_MEM\_PERM\_GET.
  - 17.9 *FFA\_MEM\_PERM\_SET*.
- 3. A canonical UUID to discover the presence of STMM SPs.

**STMM SP UUID:** 378daedc-f06b-4446-8314-40ab933c87a3

Some example flows to illustrate common aspects of interaction with a STMM SP based on the preceding concepts are as follows.

- Figure 20.1 describes how the MM communication driver can discover the presence of STMM SPs and their properties. It is assumed that:
  - All STMM SPs share a MM service UUID. The Framework allows a 1:N mapping between the UUID and partitions (also see 6.2.3 Partition UUID usage). Each STMM SP specifies this UUID, its run-time model, memory regions, devices etc. in its partition manifest.
  - The MM service UUID is used by MM communication driver to discover the partition IDs and properties
    of all the STMM SPs through an FF-A partition discovery mechanism.
  - The MM communication buffer for each STMM SP is allocated by the EFI MM communication driver.
- Figure 20.2 describes how the MM communication driver and a STMM SP can communicate using Direct Partition messages and the communication buffer shared between them.
- Figure 20.3 describes how the STMM SP can be invoked in response to an interrupt.




Figure 20.1: MM communication driver initialization




Figure 20.2: Message exchange between a STMM SP and MM communication driver




Figure 20.3: Invocation of a STMM SP in response to an interrupt

# 20.2 Additional memory management features

## 20.2.1 Transmission of transaction descriptor in dynamically allocated buffers

### 20.2.1.1 Rationale

The transaction descriptor (see Table 11.20) is transmitted from the caller to the callee in an invocation of the following ABIs.

- FFA MEM DONATE. See 17.1 FFA MEM DONATE.
- FFA\_MEM\_LEND. See 17.2 FFA\_MEM\_LEND.
- FFA MEM SHARE. See 17.3 FFA MEM SHARE.
- FFA MEM RETRIEVE REQ. See 17.4 FFA MEM RETRIEVE REQ.
- FFA\_MEM\_RETRIEVE\_RESP. See 17.5 FFA\_MEM\_RETRIEVE\_RESP.

This version of the Framework assumes that by default, the transaction descriptor is populated in the RX/TX buffers of an endpoint, Hypervisor or SPM as follows.

- The TX buffer is used to transmit the descriptor from an endpoint to the Hypervisor or SPM.
- The TX buffer is used to transmit the descriptor from the Hypervisor to the SPM.
- The RX buffer is used to transmit the descriptor from the Hypervisor or SPM to an endpoint.
- The RX buffer is used to transmit the descriptor from the SPM to the Hypervisor.

It is possible that the size of the descriptor is larger than the RX or TX buffer. For example, an endpoint memory access descriptor entry (see Table 11.16) in the transaction descriptor could reference one or more composite memory region descriptors (see Table 11.13). The total size of the composite memory region descriptors could be larger than the RX or TX buffer.

Each FF-A component is allowed to share only a single RX/TX pair with another FF-A component (see 7.2.2 RX/TX buffers). It is possible that an endpoint or a partition manager cannot tolerate the latency in acquiring access to these buffers for a memory management operation on a busy system. It is also possible that other users cannot tolerate the latency to acquire access to these buffers due to an ongoing memory management operation.

#### 20.2.1.2 Overview

This version of the Framework supports an optional feature that allows an endpoint to:

- 1. Dynamically allocate a separate buffer, instead of using the TX buffer, to transmit the transaction descriptor in an invocation of the following ABIs.
  - FFA\_MEM\_DONATE.
  - FFA\_MEM\_LEND.
  - FFA\_MEM\_SHARE.
  - FFA\_MEM\_RETRIEVE\_REQ.
- 2. Use this buffer instead of the RX buffer to transmit the transaction descriptor in an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI.

## 20.2.1.3 Description

The ability of an endpoint to use this feature depends on whether its partition manager implements support to map the dynamically allocated buffer into its translation regime. An endpoint can discover the availability of this support through the *FFA\_FEATURES* interface (see 14.3 *FFA\_FEATURES*).

An endpoint must follow these rules while allocating a buffer dynamically.

- The dynamically allocated buffer must use the same attributes as RX/TX buffers that are specified in 7.2.2.3 *Buffer attributes*.
- The dynamically allocated buffer must be contiguous in the address space where it is allocated.

• The dynamically allocated buffer must fulfill the size and alignment requirements listed in 4.6 *Memory granularity and alignment* to allow the partition manager to map it. The endpoint must discover these requirements by invoking the *FFA\_FEATURES* interface with the function ID of the *FFA\_RXTX\_MAP* interface (see 14.3 *FFA\_FEATURES*).

The address and size of a dynamically allocated buffer must be specified in an invocation of the following ABIs.

- FFA MEM DONATE.
- FFA\_MEM\_LEND.
- FFA MEM SHARE.
- FFA\_MEM\_RETRIEVE\_REQ.

The syntax for specifying the address and size is as follows.

- The w3/x3 register must be used to specify the VA, IPA or PA of the dynamically allocated buffer.
  - A value of 0 must be specified to indicate that the TX buffer is being used.
- The w4 register must be used to specify the size of the dynamically allocated buffer as a count of the contiguous 4K pages that constitute it.

A value of 0 must be specified if the TX buffer is being used.

In an invocation of the FFA\_MEM\_RETRIEVE\_RESP ABI:

- The partition manager must use the same buffer that was used in the counterpart FFA\_MEM\_RETRIEVE\_REQ ABI invocation.
- A value of 0 must be specified in the w3/x3 register since there is no need to specify which buffer is being used.
- A value of 0 must be specified in the w4 register since there is no need to specify the size of the buffer is being used.

If dynamically allocated buffers are supported, a partition manager must map the dynamically allocated buffer in its translation regime on invocation, and unmap it on completion of the following ABIs.

- FFA\_MEM\_DONATE.
- FFA MEM LEND.
- FFA\_MEM\_SHARE.

The buffer must be mapped by the partition manager on invocation of the *FFA\_MEM\_RETRIEVE\_REQ* ABI. It must be unmapped after the complete transaction descriptor has been transmitted through the invocation of the counterpart *FFA\_MEM\_RETRIEVE\_RESP* ABI.

A partition manager must return:

- INVALID PARAMETERS in the following scenarios:
  - It does not support this feature and an endpoint attempts to use it as described above.
  - The address or size of the dynamically allocated buffer is invalid.
- *NO\_MEMORY* if it does not have enough memory to map the dynamically allocated buffer in its translation regime.

## 20.2.2 Transmission of transaction descriptor in fragments

#### **20.2.2.1** Rationale

The size of a memory transaction descriptor (see Table 11.20) could exceed the size of the buffer used by an endpoint to transmit it. This is possible in the following scenarios.

- 1. An endpoint or partition manager does not implement support for dynamically allocated buffers (see 20.2.1 *Transmission of transaction descriptor in dynamically allocated buffers*). The RX/TX buffers must be used instead and cannot always accommodate the memory transaction descriptor.
- 2. An endpoint or partition manager do implement support for dynamically allocated buffers. In some memory management operations, the size of the memory transaction descriptor exceeds the size of the dynamically allocated buffer.

#### 20.2.2.2 Overview

This version of the Framework supports an optional feature that:

- Allows the Sender of the transaction descriptor, to break the descriptor into equal or variable sized *fragments*, such that each fragment fits into the RX, TX or a dynamically allocated buffer.
- Adds support to transmit the first fragment of a transaction descriptor instead of the entire descriptor to the following ABIs.
  - FFA\_MEM\_DONATE. See 17.1 FFA\_MEM\_DONATE.
  - FFA\_MEM\_LEND. See 17.2 FFA\_MEM\_LEND.
  - FFA MEM SHARE. See 17.3 FFA MEM SHARE.
  - FFA\_MEM\_RETRIEVE\_REQ. See 17.4 FFA\_MEM\_RETRIEVE\_REQ.
  - FFA MEM RETRIEVE RESP. See 17.5 FFA MEM RETRIEVE RESP.
- Defines the following ABIs to transmit the remaining fragments from the Sender to the Receiver.
  - FFA\_MEM\_FRAG\_RX. See 20.2.2.4 FFA\_MEM\_FRAG\_RX.
  - FFA\_MEM\_FRAG\_TX. See 20.2.2.5 FFA\_MEM\_FRAG\_TX.

A Sender can invoke these interfaces as many times as there are fragments to transmit the complete descriptor to the Receiver.

### 20.2.2.3 Description

The ability of an endpoint to use this feature depends on whether its partition manager implements support for receipt and transmission of fragments of the memory transaction descriptor. An endpoint can discover the availability of this support by invoking the *FFA\_FEATURES* interface (see 14.3 *FFA\_FEATURES*) with the FID of the FFA\_MEM\_FRAG\_TX and FFA\_MEM\_FRAG\_RX ABIs described below. An endpoint must support this feature if its partition manager supports it.

It is strongly recommended that endpoint and partition manager implementations include support for this feature.

An endpoint and partition manager must implement the following protocol to use this feature.

- 1. An endpoint is the *Sender* and the partition manager is the *Receiver* of fragments in an invocation of the following ABIs.
  - FFA\_MEM\_DONATE.
  - FFA\_MEM\_LEND.
  - FFA\_MEM\_SHARE.
  - FFA\_MEM\_RETRIEVE\_REQ.
- 2. The partition manager is the *Sender* and endpoint is the *Receiver* of fragments in an invocation of the *FFA\_MEM\_RETRIEVE\_RESP* ABI.
- 3. A Sender must use these ABIs to transmit the first fragment of the memory transaction descriptor as follows.
  - The w2 register must be used to specify the length the first fragment.

- The buffer used to transmit the first fragment depends on the ABI being invoked as follows.
  - The *Sender* must either use its TX buffer or a dynamically allocated buffer (if supported by the *Receiver*) in an invocation of the following ABIs.
    - \* FFA MEM DONATE.
    - \* FFA MEM LEND.
    - \* FFA\_MEM\_SHARE.
    - \* FFA\_MEM\_RETRIEVE\_REQ.
  - The buffer used by the *Sender* in an invocation of the *FFA\_MEM\_RETRIEVE\_RESP* ABI must be one of the following.
    - \* The RX buffer of the *Receiver* if it used its TX buffer in the earlier counterpart invocation of the *FFA\_MEM\_RETRIEVE\_REQ* ABI.
    - \* The dynamically allocated buffer that was used by the *Receiver* in the earlier counterpart invocation of the *FFA\_MEM\_RETRIEVE\_REQ* ABI.
- A partition manager as the *Receiver* must return *INVALID\_PARAMETERS* if it does not support this feature or the length of the fragment is invalid.
- 4. After receiving the first fragment, a *Receiver* must allocate a *Handle* (see 11.9.2 *Memory region handle*) and use it to associate the remaining fragments with the current instance of the ABI invocation.

The same *Handle* must be used to identify the memory region description once all the fragments have been received.

5. A *Receiver* must request the *Sender* to transmit the next fragment through an invocation of the *FFA\_MEM\_FRAG\_RX* ABI. See 20.2.2.4 *FFA\_MEM\_FRAG\_RX* for a description of this ABI and its parameters.

The *Receiver* must use this interface to request re-transmission of a fragment as well. This could happen if it was unable to receive the previous fragment due to an IMPLEMENTATION DEFINED reason.

The *Receiver* must populate the w4 parameter register at a physical FF-A instance as follows.

- 1. With the endpoint ID of the *Owner* of the memory region, if the fragment is being transmitted in response to the following ABI invocations.
  - FFA\_MEM\_DONATE.
  - FFA\_MEM\_LEND.
  - FFA\_MEM\_SHARE.
  - FFA\_MEM\_RETRIEVE\_REQ on behalf of the Hypervisor see 17.4.3 Support for retrieval by the Hypervisor.
  - FFA\_MEM\_RETRIEVE\_RESP on behalf of the Hypervisor see 17.4.3 Support for retrieval by the Hypervisor.
- 2. With the endpoint ID of the *Borrower* of the memory region, if the fragment is being transmitted in response to the following ABI invocations.
  - FFA\_MEM\_RETRIEVE\_REQ by the Hypervisor on behalf of a Borrower VM.
  - FFA\_MEM\_RETRIEVE\_RESP by the Hypervisor on behalf of a Borrower VM.
- 6. A *Sender* must transmit the next fragment to the *Receiver* through an invocation of the *FFA\_MEM\_FRAG\_TX* ABI. See 20.2.2.5 *FFA\_MEM\_FRAG\_TX* for a description of this ABI and its parameters.

The buffer used to transmit the fragment must be the same as the one used to transmit the first fragment.

The *Sender* must populate the *w4* parameter register at a physical FF-A instance with the endpoint ID that was populated in the same register in the counterpart invocation of *FFA\_MEM\_FRAG\_RX* by the *Receiver*.

- 7. A Receiver must acknowledge receipt of the final fragment. It must do this by completing the invocation of the ABI that was invoked to transmit the first fragment. For example, FFA\_MEM\_SHARE must be completed with the FFA\_SUCCESS function as described in 17.3 FFA\_MEM\_SHARE.
- 8. A *Receiver* could abort the memory management operation while transmission of fragments is in-progress due to IMPLEMENTATION DEFINED reasons. The operation is identified by the ABI used to transmit the first fragment. The invocation of this ABI must be completed to signal to the *Sender* that the operation has been aborted.

The mechanism to do this depends on the type of *Receiver* and the FF-A instance it resides at as follows.

- The *Receiver* is a partition manager at a virtual FF-A instance. It must invoke the *FFA\_ERROR* function with the *ABORTED* error code.
- The Receiver is a partition manager at a physical FF-A instance. It must invoke the FFA\_ERROR function with the ABORTED error code.
- The *Receiver* is an endpoint at a virtual FF-A instance. In this version of the Framework, this scenario is possible only during the invocation of the *FFA\_MEM\_RETRIEVE\_RESP* ABI. The *Receiver* must invoke the *FFA\_MEM\_RELINQUISH* ABI (see 17.6 *FFA\_MEM\_RELINQUISH*) to abort the operation.

In all cases, the *Receiver* must restore any globally observable state associated with the memory region described by the transaction descriptor to what it was prior to receipt of the first fragment.


In all cases, the *Sender* must restore any globally observable state associated with the memory region described by the transaction descriptor to what it was prior to transmission of the first fragment.

9. A *Sender* at a virtual FF-A instance must not abort the memory management operation while transmission of fragments is in-progress.

The Hypervisor could abort an operation as the *Sender* at the Non-secure physical FF-A instance. It must invoke the *FFA\_ERROR* function with the *ABORTED* error code to do this.

Figure 20.4 illustrates an example where the FFA\_MEM\_RETRIEVE\_REQ and FFA\_MEM\_RETRIEVE\_RESP interfaces are used to retrieve a transaction descriptor in fragments at a virtual FF-A instance. The following assumptions have been made.

- The memory region is shared with only a single Borrower.
- The RX/TX buffers of the Borrower are used by these interfaces.
- In invocations of both FFA\_MEM\_RETRIEVE\_REQ and FFA\_MEM\_RETRIEVE\_RESP, the descriptor in Table 11.20 is split into two fragments to be delivered to the Relayer and Borrower respectively.
- In invocations of both FFA\_MEM\_RETRIEVE\_REQ and FFA\_MEM\_RETRIEVE\_RESP, only parameters relevant to fragment transmission have been illustrated.



# 20.2.2.4 FFA\_MEM\_FRAG\_RX

#### Description

- A caller uses this interface to request the callee to transmit the next fragment of the memory transaction descriptor.
- Valid FF-A instances and conduits are listed in Table 20.3.
- Syntax of this function is described in Table 20.4.
- Successful completion of this function is indicated by an invocation of the FFA\_MEM\_FRAG\_TX function (see 20.2.2.5 FFA\_MEM\_FRAG\_TX).
- Encoding of error code in the FFA\_ERROR function is described in Table 20.5.

Table 20.3: FFA\_MEM\_FRAG\_RX instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC, ERET

Table 20.4: FFA\_MEM\_FRAG\_RX function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400007A.
uint64 Handle	w1/w2	• <i>Handle</i> value to associate the fragment with the transaction descriptor of the ongoing memory management transaction with the callee.
uint32 Fragment offset	w3	<ul> <li>Byte offset from where the next fragment to be transmitted must start.</li> <li>Offset must be calculated from the base of the transaction descriptor being transmitted.</li> <li>Offset must be equal to one of the following: <ul> <li>The number of bytes of the transaction descriptor transmitted prior to the invocation of this interface.</li> <li>The offset used in the previous invocation of this interface. This allows the Sender to re-transmit the previous fragment if the Receiver could not receive it due to an IMPLEMENTATION DEFINED reason.</li> </ul> </li> </ul>
uint32 Endpoint ID	w4	<ul> <li>ID of the Owner or Borrower endpoint.</li> <li>Bit[31:16]: Endpoint ID.</li> <li>Bit[15:0]: Reserved (MBZ).</li> <li>Reserved (MBZ) at any virtual FF-A instance.</li> </ul>

Parameter	Register	Value
Other parameter registers	w5-w7 w5-x7	• Reserved (MBZ).

# Table 20.5: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Invalid Handle, fragment offset or endpoint ID value.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>ABORTED. Sender aborted transmission of fragments.</li> </ul>

# 20.2.2.5 FFA\_MEM\_FRAG\_TX

#### Description

- A caller uses this interface to transmit the next fragment of the transaction descriptor to the callee.
- Valid FF-A instances and conduits are listed in Table 20.7.
- Syntax of this function is described in Table 20.8.
- Successful completion of this function is indicated by an invocation of the FFA\_MEM\_FRAG\_RX function (see 20.2.2.4 FFA\_MEM\_FRAG\_RX).
- Encoding of error code in the FFA\_ERROR function is described in Table 20.9.

# Table 20.7: FFA\_MEM\_FRAG\_TX instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure and Non-secure physical	SMC, ERET
2	Secure and Non-secure virtual	SMC, HVC, SVC, ERET

# Table 20.8: FFA\_MEM\_FRAG\_TX function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400007B.
uint64 Handle	w1/w2	• <i>Handle</i> value to associate the fragment with the transaction descriptor of the ongoing memory management transaction with the callee.
uint32 Fragment length	w3	• Length of the fragment being transmitted.
uint32 Endpoint ID	w4	<ul> <li>ID of the Owner or Borrower endpoint.</li> <li>Bit[31:16]: Endpoint ID.</li> <li>Bit[15:0]: Reserved (MBZ).</li> <li>Reserved (MBZ) at any virtual FF-A instance.</li> </ul>
Other parameter registers	w5-w7 w5-x7	• Reserved (MBZ).

Table 20.9: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Invalid Handle, fragment length or endpoint ID value.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>ABORTED. Receiver aborted transmission of fragments.</li> </ul>

# 20.2.3 Time slicing of memory management operations

#### 20.2.3.1 Rationale

In each FF-A memory management ABI as follows, the partition manager is responsible for mapping or unmapping a memory region from the translation regime of an endpoint that invokes the ABI.

- FFA MEM DONATE. This interface is described in 17.1 FFA MEM DONATE.
- FFA MEM LEND. This interface is described in 17.2 FFA MEM LEND.
- FFA\_MEM\_SHARE. This interface is described in 17.3 FFA\_MEM\_SHARE.
- FFA\_MEM\_RETRIEVE\_REQ. This interface is described in 17.4 FFA\_MEM\_RETRIEVE\_REQ.
- FFA\_MEM\_RELINQUISH. This interface is described in 17.6 FFA\_MEM\_RELINQUISH.
- FFA\_MEM\_RECLAIM. This interface is described in 17.7 FFA\_MEM\_RECLAIM.

The duration of a mapping or unmapping operation on a set of translation tables depends on factors such as the size of the memory region, number of translation table entries it requires, number of cache and TLB maintenance operations etc. The operation runs to completion in the partition manager. This could prevent progress of the endpoint that requested the operation. In some scenarios, an endpoint might not be able to tolerate this delay for example, if it is prevented from processing its pending interrupts.

#### 20.2.3.2 Overview

This version of the Framework supports an optional feature that allows the partition manager to divide the translation table operations into *time slices*.

An operation runs for the duration of a time slice. Once the time slice is over, the partition manager relinquishes control back to the endpoint. The endpoint resumes the operation later. On resumption the partition manager runs the operation for another time slice. The process repeats itself until the operation completes. The duration of a time slice and its discovery by a partition manager is IMPLEMENTATION DEFINED.

This optional feature enables both the endpoint and the partition manager to make progress during a long running memory management ABI invocation.

#### 20.2.3.3 Description

The ability of an endpoint to use this feature depends on whether its partition manager implements support for time-slicing memory management ABI invocations. An endpoint can discover the availability of this support by invoking the *FFA\_FEATURES* interface (see 14.3 *FFA\_FEATURES*) with the FID of the FFA\_MEM\_OP\_PAUSE and FFA\_MEM\_OP\_RESUME ABIs described below. This feature is only available to EL1 and S-EL1 endpoints.

An endpoint and its partition manager must implement the following protocol to use this feature.

- 1. An endpoint must request its partition manager to use time-slicing by setting the *Operation time slicing* flag in the *Flags* field as follows:
  - In the transaction descriptor (see 11.11.4 Flags usage) in an invocation of the following ABIs.
    - FFA\_MEM\_DONATE.
    - FFA MEM LEND.
    - FFA\_MEM\_SHARE.
    - FFA\_MEM\_RETRIEVE\_REQ.
  - In Table 17.25 in an invocation of the FFA\_MEM\_RELINQUISH ABI.
  - In w3 in an invocation of the FFA\_MEM\_RECLAIM ABI.
  - A partition manager must return *INVALID\_PARAMETERS* if an endpoint sets the *Operation time slicing* flag and it does not support this feature.
- 2. A partition manager must divide the translation table operations required by the invoked ABI, if their duration is expected to exceed the time slice duration.

This must be done only after the partition manager has received the entire transaction descriptor in an invocation of the following ABIs.

- FFA MEM DONATE.
- FFA MEM LEND.
- FFA MEM SHARE.
- FFA\_MEM\_RETRIEVE\_REQ.

Once the time slice duration expires, the partition manager must:


- Save enough state to resume the ABI invocation at a later point of time and not prevent progress of other FF-A functions before the paused ABI invocation is resumed.
- Cater for the scenario where the ABI invocation is paused on one PE and resumed by the endpoint on another PE.
- Use the *Handle* (see 11.9.2 *Memory region handle*) to identify the current instance of the ABI invocation when it is resumed later. A new *Handle* must be allocated if this was not done previously.
- Invoke the FFA\_MEM\_OP\_PAUSE interface (see 20.2.3.4 FFA\_MEM\_OP\_PAUSE) to inform the endpoint that the current ABI invocation has been paused and must be resumed later.
- 3. An endpoint must use the *FFA\_MEM\_OP\_RESUME* interface (see 20.2.3.5 *FFA\_MEM\_OP\_RESUME*) to resume the paused ABI invocation identified by the *Handle*.

The endpoint could invoke other FF-A functions before resuming the paused ABI invocation.

4. A partition manager could abort the ABI invocation when it is resumed later due to IMPLEMENTATION DEFINED reasons. It must signal to the endpoint that the ABI invocation has been aborted by invoking the *FFA\_ERROR* function with the *ABORTED* error code.

Figure 20.5 illustrates an example where the *FFA\_MEM\_RETRIEVE\_REQ* and *FFA\_MEM\_RETRIEVE\_RESP* interfaces are used by an endpoint to retrieve a transaction descriptor at a virtual FF-A instance. The following assumptions have been made.

- The operation to map the memory region in the translation regime of the endpoint is expected to take longer than the time slice value known to the partition manager.
- The endpoint has requested time slicing by setting the *Operation time slicing* flag.
- The partition manager divides the FFA\_MEM\_RETRIEVE\_REQ function invocation into 3 time slices through the FFA\_MEM\_OP\_PAUSE and FFA\_MEM\_OP\_RESUME interfaces.



# 20.2.3.4 FFA\_MEM\_OP\_PAUSE

#### Description

- A partition manager uses this interface to pause the execution of a memory management ABI invoked by an endpoint. Execution is returned to the endpoint.
- Valid FF-A instances and conduits are listed in Table 20.11.
- Syntax of this function is described in Table 20.12.
- Encoding of error code in the FFA\_ERROR function is described in Table 20.13.

# Table 20.11: FFA\_MEM\_OP\_PAUSE instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	ERET
2	Secure physical	SMC
3	Secure and Non-secure virtual	ERET

# Table 20.12: FFA\_MEM\_OP\_PAUSE function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000078.
uint64 Handle	w1/w2	• <i>Handle</i> value to identify the paused memory management operation.
Other parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

# Table 20.13: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Invalid handle value.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 20.2.3.5 FFA\_MEM\_OP\_RESUME

#### Description

- An endpoint uses this interface to request the partition manager to resume execution of a paused memory management ABI. The paused operation is identified by the supplied *Handle*.
- Valid FF-A instances and conduits are listed in Table 20.15.
- Syntax of this function is described in Table 20.16.
- Encoding of error code in the FFA\_ERROR function is described in Table 20.17.

# Table 20.15: FFA\_MEM\_OP\_RESUME instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure physical	SMC
2	Secure physical	ERET
3	Secure and Non-secure virtual	SMC, HVC, SVC

# Table 20.16: FFA\_MEM\_OP\_RESUME function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x84000079.
uint64 Handle	w1/w2	• <i>Handle</i> value to identify the paused memory management operation.
Other parameter registers	w3-w7 x3-x7	• Reserved (MBZ).

# Table 20.17: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: Invalid Handle value.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 20.3 Power Management

#### 20.3.1 Overview

A PE could be released from reset from different low power or power down states. The states range from the system being fully switched off to only the PE being power-gated. Entry into and exit from these states is governed by OSPM policy implemented in NS-Endpoints and the Hypervisor. The policy is exercised through OSPM operations such as,

- Core idle management.
- Dynamic addition and removal of cores, and secondary core boot.
- System shutdown and reset.

The PSCI specification [10] describes these states and OSPM operations. It also defines a standard interface that these FF-A components can use to initiate OSPM operations at the Non-secure physical and virtual FF-A instances.

The impact of OSPM operations on the Secure world are twofold.

- 1. When a PE is released from reset, execution contexts of the SPMC and SPs are initialized on the PE. The protocol to do this depends upon whether the PE is responsible for,
  - 1. Initializing the system (see Section 4.4 in [10]) after a system reset/shutdown through PSCI SYSTEM\_OFF, SYSTEM\_RESET, SYSTEM\_RESET2 functions or a hardware power-cycle sequence. The PE is called the *primary PE* and performs a *cold boot* (see [10]). The protocol for initializing an execution context of both UP and MP SPs, and the SPMC during a cold boot on the primary PE is described in Chapter 5 *Setup*.
  - 2. Initializing the PE after exiting a power down state in response to an invocation of the PSCI CPU\_ON function. The PE is called the *secondary PE* and performs a *cold boot*. The protocol for initializing an execution context of an MP SP and the SPMC during a cold boot on a secondary PE is described in 20.3.2 *Secondary boot protocol*.
  - 3. Restoring the system state after exiting the Suspend to RAM state in response to a wakeup event. The PE entered this state through an invocation of the PSCI SYSTEM\_SUSPEND function.
    - Restoring the PE state after exiting another low power state in response to a wakeup event. The PE entered this state through an invocation of the PSCI CPU\_SUSPEND function.
    - The PE performs a *warm boot*. The protocol for restoring an execution context of any SP and the SPMC and informing them about an exit from a low power state during a warm boot, is described in 20.3.3 *Warm boot protocol*.
- 2. FF-A components in the Secure world do not perform power management independently from the Normal world. Instead, the SPMD, SPMC and SPs are informed about OSPM operations initiated by the Normal world through PSCI functions. This allows them to take some action in response to a PSCI function invocation at EL3. For example, if CPU0 is being dynamically removed, the SPMC would re-target any physical interrupts targeted to CPU0 to another CPU.

The Framework describes a mechanism to inform FF-A components in the Secure world about OSPM operations in 20.3.4 *Power Management messages*.

# 20.3.2 Secondary boot protocol

In order to initialize an execution context of a MP SP or SPMC during a cold boot on a secondary PE, the SPMD and SPMC must know the entry point address of the execution context. The Framework describes two mechanisms to determine the entry point.

1. The entry point specified in the manifest and used for initializing the execution context during a primary cold boot is reused (see Chapter 5 Setup). The distinction between a primary and secondary cold boot is made by encoding a value in a general-purpose register when the entry point is invoked in each boot phase. Also see,

- Table 5.1.
- Table 5.4.
- 2. The FFA\_SECONDARY\_EP\_REGISTER function (see 20.3.2.1 FFA\_SECONDARY\_EP\_REGISTER) enables a SP or SPMC to register this entry point with the SPMC and the SPMD respectively.

If both mechanisms are implemented and FFA\_SECONDARY\_EP\_REGISTER is used by the SP or SPMC, then the registered entry point takes precedence over the one specified in the manifest.

The SPMC must use the runtime model described in 8.5 *Runtime model for SP initialization* to initialize the SP execution context.

# 20.3.2.1 FFA\_SECONDARY\_EP\_REGISTER

#### Description

- Enables an MP SP or SPMC to register the entry point of their execution contexts for initialization during a secondary cold boot. Also see 20.3.2.1.1 *Usage*.
- Valid FF-A instances and conduits are listed in Table 20.19.
- Syntax of this function is described in Table 20.20.
- Returns FFA\_SUCCESS without any further parameters on successful completion.
- Encoding of error code in the FFA\_ERROR function is described in Table 20.21.

#### Table 20.19: FFA\_SECONDARY\_EP\_REGISTER instances and conduits

Config No.	FF-A instance	Valid conduits
1	Secure physical	SMC
2	Secure virtual	SMC, HVC

# Table 20.20: FFA\_SECONDARY\_EP\_REGISTER function syntax

Parameter	Register	Value
uint32 Function ID	w0	<ul><li> 0x84000087.</li><li> 0xC4000087.</li></ul>
uint32/uint64 Entry point address	w1/x1	<ul> <li>Entry point address of a secondary execution context.</li> <li>Address is a IPA at the Secure virtual FF-A instance with a S-EL2 SPMC.</li> <li>Address is a PA at the Secure physical FF-A instance with a EL3 SPMC and a S-EL1 SP.</li> <li>Address is a PA at the Secure physical FF-A instance with a EL3 SPMD and S-EL1 SPMC.</li> <li>Address is a PA at the Secure physical FF-A instance with a EL3 SPMD and S-EL2 SPMC.</li> </ul>
Other Parameter registers	w2-w7 x2-x7	• Reserved (MBZ).

Table 20.21: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> <li>INVALID_PARAMETERS: An invalid entry point address was specified by the caller.</li> <li>DENIED: <ul> <li>This function was invoked by a S-EL0 SP which only has a single execution context.</li> <li>This function was invoked when the caller is not in the runtime model for SP initialization.</li> </ul> </li> </ul>

#### 20.3.2.1.1 Usage

This function is invoked by a SP or the SPMC during the initialization of their execution context during a primary cold boot (see 20.3 *Power Management*). The callee returns DENIED if this function is invoked post-initialization on the primary PE or at any time on a secondary PE.

The callee must return NOT\_SUPPORTED if this function is invoked by a caller that implements version v1.0 of the Framework.

The entry point address must be in secure memory and accessible from the caller. The callee must return INVALID PARAMETERS otherwise.

If this function is invoked multiple times, then the entry point address specified in the last valid invocation must be used by the callee.

The Framework does not provide an interface to unregister the entry point address. Once registered, the entry point is used by,

- The SPMD until the system is reset or shutdown
- The SPMC until,
  - The system is reset or shutdown or
  - The execution of the SP is terminated e.g., due to a fatal error.

For each SP and the SPMC, the Framework assumes that the same entry point address is used for initializing any execution context during a secondary cold boot.

At the time of invoking the entry point address, the general-purpose and system registers should be programmed as specified in 5.3 *Register state*.

#### 20.3.3 Warm boot protocol

The key difference between a warm and cold boot is that in the former case, main memory contents are preserved. Hence, it is possible to resume software from the state it was in, prior to entry into the low power state. In the Secure world, this is contingent upon the following, before the PE enters, and after it exits the low power state.

- The SPMD saves and restores the execution context of the SPMC.
- The SPMC saves and restores the execution context of each SP.

The Framework assumes that both the SPMD and SPMC fulfill these responsibilities. Additionally, the Framework defines a power management message that can be used by,

- The SPMD to inform the SPMC about the warm boot.
- The SPMC to inform an SP about the warm boot.

The message is described in 20.3.4 Power Management messages.

# 20.3.4 Power Management messages

The Framework defines a set of framework messages that describe power management operations invoked at EL3. Two types of operations are considered in this specification.

- 1. Operations that result in a PE entering a low power or a power down state. These operations are requested through an invocation of the following PSCI functions.
  - · CPU OFF.
  - CPU SUSPEND.
  - · SYSTEM OFF.
  - SYSTEM\_RESET.
  - SYSTEM\_RESET2.
  - SYSTEM SUSPEND.
- 2. Warm boot of any PE as described in 20.3 Power Management and 20.3.3 Warm boot protocol.

These messages are used in the Secure world as follows.

- If the SPMD and SPMC are implemented in separate exception levels, the SPMD at EL3 uses these messages
  at the Secure physical FF-A instance, to inform the SPMC at S-EL1 or S-EL2 about the power management
  operation that was invoked.
- The SPMC at EL3 uses these messages at the Secure virtual FF-A instance, to inform one or more physical SPs at S-EL0 about the power management operation that was invoked.
- The SPMC at EL3 uses these messages at the Secure physical FF-A instance, to inform one or more logical SPs at S-EL1 about the power management operation that was invoked.
- The SPMC at S-EL2 uses these messages at the Secure virtual FF-A instance, to inform one or more SPs at S-EL1 or S-EL0 about the power management operation that was invoked.
- The SPMC at S-EL1 uses these messages at the Secure virtual FF-A instance, to inform one or more SPs at S-EL0 about the power management operation that was invoked.

The Framework mandates that the SPMD must inform the SPMC about the invocation of every operation listed above.

The Framework enables an SP to specify to the SPMC, the power management operations it must be informed about. This interest is registered through the SP manifest. See Table 5.1 and Table 5.4.

- Operations that are requested by a PSCI function invocation are specified through their PSCI function IDs.
- The warm boot operation is specified in an IMPLEMENTATION DEFINED manner.

An SP could choose to not register for a message in response to a power management operation that powers down the PE it is invoked on. It is possible that an execution context of this SP is running on a PE on which the operation is invoked. Since the SPMC cannot notify the SP's execution context about the operation, this scenario must be handled in one of the following ways.

- If the execution context is not pinned to the PE, the SPMC must migrate it to another PE.
- It is possible that the execution context is pinned to the PE or the PE is the last one in the system to be powered off. In this case, the SP must be robust enough to cope with the power down of the PE.

Direct messaging is used to exchange these framework messages as described below (also see 7.4 *Direct messaging usage*).

- The Sender uses the FFA\_MSG\_SEND\_DIRECT\_REQ interface to send a request message to the Receiver.
- The Receiver uses the FFA\_MSG\_SEND\_DIRECT\_RESP interface to send the response message to the Sender.

The IDs of the SPMC and SPMD are used in the Sender and Receiver fields of these ABIs (also see 14.11 FFA\_SPM\_ID\_GET).

Messages sent by the SPMD to the SPMC and the SPMC to an SP through the FFA\_MSG\_SEND\_DIRECT\_REQ interface are encoded as described in Table 20.22 and Table 20.23.

Table 20.22: Power management request message encoding for PSCI functions

Register	Parameter
w0	FFA_MSG_SEND_DIRECT_REQ Function ID (0x8400006F or 0xC400006F).
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: <ul> <li>SPMD ID in a message to the SPMC.</li> <li>SPMC ID in a message to a SP.</li> </ul> </li> <li>Bit[15:0]: <ul> <li>SPMC ID in a message from the SPMD.</li> <li>SP ID in a message from the SPMC.</li> </ul> </li> </ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000000: Message for a power management operation initiated by a PSCI function.</li> </ul>
w3	PSCI Function ID
w4/x4	Input parameter in w1/x1 in PSCI function invocation at EL3.
w5/x5	Input parameter in w2/x2 in PSCI function invocation at EL3.
w6/x6	Input parameter in w3/x3 in PSCI function invocation at EL3.
w7/x7	Reserved (MBZ).

Table 20.23: Power management request message encoding for a warm boot

Register	Parameter
w0	0x8400006F: FFA_MSG_SEND_DIRECT_REQ Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: <ul> <li>* SPMD ID in a message to the SPMC.</li> <li>* SPMC ID in a message to a SP.</li> </ul> </li> <li>Bit[15:0]: <ul> <li>* SPMC ID in a message from the SPMD.</li> <li>* SP ID in a message from the SPMC.</li> </ul> </li> </ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000001: Message for a warm boot.</li> </ul>

Register	Parameter
w3	• Bit[30:1]: Reserved (MBZ).
	• Bit[0]: Warm boot type.
	- b'0: Exit from a suspend to RAM state.
	- b'1: Exit from a low power state shallower than the suspend to RAM state.
w4-w7	Reserved (MBZ).
x4-x7	

Messages sent by the SPMC to the SPMD and an SP to the SPMC through the FFA\_MSG\_SEND\_DIRECT\_RESP interface are encoded in *w3-w7* registers as described in Table 20.24.

Table 20.24: Power management response message encoding

Register	Parameter
w0	0x84000070: FFA_MSG_SEND_DIRECT_RESP Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: <ul> <li>SPMC ID in a message to the SPMD.</li> <li>SP ID in a message to the SPMC.</li> </ul> </li> <li>Bit[15:0]: <ul> <li>SPMD ID in a message from the SPMC.</li> <li>SPMC ID in a message from a SP.</li> </ul> </li> </ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000010: Response message to indicate return status of the last power management request message.</li> </ul>
w3	Return error code SUCCESS or DENIED as defined in [10].
w4-w7	Reserved (MBZ).

An SP or the SPMC must use the SUCCESS return error code to indicate successful processing of the request message.

An SP or the SPMC must use the DENIED return error code to indicate unsuccessful processing of the request message.

The SPMC must return DENIED to the SPMD even if a single SP returns this error code to the SPMC.

If the SPMC returns SUCCESS, the SPMD must facilitate completion of the power management operation.

If the SPMC returns DENIED, the action taken by the SPMD is IMPLEMENTATION DEFINED.

A power management message must be delivered to an SP or the SPMC execution context only if the message target is in the *waiting* state.

The following requirements must be fulfilled while processing a power management message.

• It must be processed on the same PE where it is delivered.

- A request from a SP to switch to the Normal world during message processing must be denied by the SPMC.
- An SP is run in the SPMC scheduled mode during message processing (see 9.2.3 CPU cycle allocation modes).
- A request from the SPMC to switch to the Normal world during message processing must be denied by the SPMD.

Figure 20.6 illustrates an example power management message exchange between the SPMD in EL3, SPMC in S-EL2 and a single SP in S-EL1, in response to a PSCI function invocation at EL3.




Figure 20.6: Example power management message usage

# 20.4 VM availability signaling

#### 20.4.1 Overview

An SP could provide services to VMs in the Normal world. A VM could be created by the Hypervisor at runtime, access an SP's services and be destroyed by the Hypervisor when its work is complete. Alternatively, a VM could crash and its resources reclaimed by the Hypervisor. An SP could allocate resources when a VM is created and de-allocate them when the VM is destroyed. Alternatively, it could perform some IMPLEMENTATION DEFINED actions in response to one or both events. In either case, the SP needs to know when a VM is created or destroyed. To cater for this use case, the Framework specifies a mechanism that enables the Hypervisor to inform an SP when it creates or destroys a VM. This mechanism consists of,

- 1. Framework messages to signal and acknowledge VM creation and destruction. These messages are defined in 20.4.2 VM availability messages.
- 2. A discovery mechanism that enables an SP to subscribe to receipt of VM creation and destruction messages. This mechanism is described in 20.4.3 *Discovery and setup*

# 20.4.2 VM availability messages

The Framework defines the following messages to enable the Hypervisor inform an SP about VM availability.

- 1. A pair of Framework messages to signal and acknowledge VM creation. These messages are defined in 20.4.2.4 VM creation message.
- 2. A pair of Framework messages to signal and acknowledge VM destruction. These messages are defined in 20.4.2.5 *VM destruction message*.

#### 20.4.2.1 SPMC responsibilities

The SPMC is responsible for ensuring that these messages are,

- 1. Validated as per the responsibilities associated with all Direct messages listed in 7.4 Direct messaging usage.
- 2. Exchanged only between valid senders and recipients i.e. these messages are not exchanged,
  - 1. Between SPs.
  - 2. Between an SP and a VM.
  - 3. Between the Hypervisor and SPMC.
  - 4. Between the Hypervisor and an SP if the SP has not subscribed for receipt of VM creation and destruction messages (also see 20.4.3 *Discovery and setup*).

The SPMC returns INVALID\_PARAMETERS if an invalid message exchange is attempted.

# 20.4.2.2 Hypervisor responsibilities

The Hypervisor is responsible for ensuring that these messages are,

- 1. Sent to each SP that has subscribed to them.
- 2. Validated as per the responsibilities associated with all Direct messages listed in 7.4 Direct messaging usage.
- 3. Exchanged only between valid senders and recipients i.e. these messages are not exchanged,
  - 1. Between VMs.
  - 2. Between a VM and an SP.

The Hypervisor returns INVALID\_PARAMETERS if an invalid message exchange is attempted.

#### 20.4.2.3 VM availability state machine

An SP maintains a state machine to track availability of each VM. State transitions are effected through the receipt of VM creation and destruction messages. The states are described below. The state machine is described in Table 20.25.

#### 1. VM available.

- 1. The SP is aware of the presence of the VM and ready to communicate with it. The SP has discarded any state associated with a previous instance of this VM.
- 2. VM unavailable.
  - 1. The SP is aware that the VM has been either destroyed or has not yet been created. In the former case, it might not have freed all resources associated with the VM.
- 3. Error.
  - 1. The Hypervisor has requested an invalid state transition or sent an invalid message to the SP. The SP has returned an error response to the Hypervisor.

Table 20.25: VM availability state transition diagram

State/Transition	VM creation message	VM destruction message
VM available	Error	VM unavailable
VM unavailable	VM available	Error
Error	Error	Error

# 20.4.2.4 VM creation message

Table 20.26: Message to signal VM creation

Register	Parameter
w0	0x8400006F: FFA_MSG_SEND_DIRECT_REQ Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]:     <ul> <li>Hypervisor ID.</li> </ul> </li> <li>Bit[15:0]:     <ul> <li>SP ID.</li> </ul> </li> </ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000100: Message to signal creation of a VM .</li> </ul>
w3/w4	<ul> <li>Globally unique Handle to identify a memory region that contains IMPLEMENTATION DEFINED information associated with the created VM.</li> <li>The invalid memory region handle must be specified by the Hypervisor if this field is not used.</li> </ul>
w5	<ul><li>Bit[31:16]: Reserved (MBZ).</li><li>Bit[15:0]: ID of VM that has been created.</li></ul>
w6	• Reserved (MBZ).
w7	• Reserved (MBZ).

Table 20.27: Message to acknowledge VM creation

Register	Parameter
w0	0x84000070: FFA_MSG_SEND_DIRECT_RESP Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]:</li></ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000101: Message to acknowledge creation of a VM.</li> </ul>
w3	<ul> <li>SP return status code.</li> <li>0: SUCCESS.</li> <li>* The SP acknowledges successful receipt of VM creation message by transitioning to the VM available state.</li> <li>-2: INVALID_PARAMETERS.</li> <li>* One or more parameters were incorrectly encoded.</li> <li>* One or more parameters contain invalid values.</li> <li>* The SP transitions to the Error state.</li> <li>-5: INTERRUPTED.</li> <li>* The SP was interrupted by a Non-secure interrupt. It performed a managed exit before handling the message. The Hypervisor should resend the message to resume SP execution. This enables the SP to finish handling the VM creation message.</li> <li>* The SP remains in the VM unavailable state.</li> <li>-6: DENIED.</li> <li>* The SP cannot acknowledge successful receipt of VM creation message due to an IMPLEMENTATION DEFINED reason.</li> <li>* The SP remains in its current state.</li> <li>-7: RETRY.</li> <li>* The SP is in an IMPLEMENTATION DEFINED state that prevents it from acknowledging the VM creation message. The Hypervisor should resend the VM creation message.</li> <li>* The SP remains in the VM unavailable state.</li> </ul>
w4	• Reserved (MBZ).
w5	• Reserved (MBZ).
w6	• Reserved (MBZ).
w7	• Reserved (MBZ).

# 20.4.2.5 VM destruction message

Table 20.28: Message to signal VM destruction

Register	Parameter
w0	0x8400006F: FFA_MSG_SEND_DIRECT_REQ Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]:     <ul> <li>Hypervisor ID.</li> </ul> </li> <li>Bit[15:0]:     <ul> <li>SP ID.</li> </ul> </li> </ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000110: Message to signal destruction of a VM.</li> </ul>
w3/w4	<ul> <li>Globally unique Handle to identify a memory region that contains IMPLEMENTATION DEFINED information associated with the destroyed VM.</li> <li>The invalid memory region handle must be specified by the Hypervisor if this field is not used.</li> </ul>
w5	<ul> <li>Bit[31:16]: Reserved (MBZ).</li> <li>Bit[15:0]: ID of VM that has been destroyed.</li> </ul>
w6	• Reserved (MBZ).
w7	• Reserved (MBZ).

Table 20.29: Message to acknowledge VM destruction

Register	Parameter
w0	0x84000070: FFA_MSG_SEND_DIRECT_RESP Function ID
w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]:</li></ul>
w2	<ul> <li>Message flags.</li> <li>Bit[31] = b'1: Framework message.</li> <li>Bit[30:8] = 0: Reserved (MBZ).</li> <li>Bit[7:0] = b'00000111: Message to acknowledge destruction of a VM.</li> </ul>

Register	Parameter
w3	<ul> <li>SP return status code. <ul> <li>0: SUCCESS.</li> <li>* The SP acknowledges successful receipt of VM destruction message by transitioning to the "VM unavailable" state.</li> <li>-2: INVALID_PARAMETERS.</li> <li>* One or more parameters were incorrectly encoded.</li> <li>* One or more parameters contain invalid values.</li> <li>* The SP transitions to the <i>Error</i> state.</li> <li>-5: INTERRUPTED.</li> <li>* The SP was interrupted by a Non-secure interrupt. It performed a managed exit before handling the message. The Hypervisor should resend the message to resume SP execution. This enables the SP to finish handling the VM destruction message.</li> <li>* The SP remains in the <i>VM available</i> state.</li> <li>-6: DENIED.</li> <li>* The SP cannot acknowledge successful receipt of VM destruction message due to an IMPLEMENTATION DEFINED reason.</li> <li>* The SP remains in its current state.</li> <li>-7: RETRY.</li> <li>* The SP is in an IMPLEMENTATION DEFINED state that prevents it from acknowledging the VM destruction message.</li> <li>* The SP remains in the <i>VM available</i> state.</li> </ul> </li> </ul>
w4	• Reserved (MBZ).
w5	• Reserved (MBZ).
w6	• Reserved (MBZ).
w7	• Reserved (MBZ).

# 20.4.3 Discovery and setup

An SP informs the SPMC that it wants to receive VM creation and/or destruction messages through its manifest (see Table 5.1).

The Hypervisor discovers that an SP wants to receive VM creation and/or destruction messages by retrieving the SP properties through the FFA\_PARTITION\_INFO\_GET ABI (see <u>Table 6.1</u>).

# 20.5 Legacy Indirect messaging usage

In version 1.0 of the Framework, guidance on Indirect messaging differs from the guidance in the current version of the Framework in the following ways.

- 1. Only VMs can exchange partition messages using Indirect messaging. It is now possible to exchange partition messages between any pair of endpoints.
- 2. The identities of the Sender and Receiver endpoints and the length of a partition message are encoded in input parameter registers in an FFA\_MSG\_SEND ABI invocation. As a result, the Receiver endpoint could have to invoke the FFA MSG POLL ABI to determine this information. It is now available in the RX buffer.
  - In this version of the framework, this information is encoded along with the partition message payload in the RX and TX buffers as described in Table 7.2. As a result, there is no need for the Receiver endpoint to call FFA\_MSG\_POLL.
- 3. Only the primary scheduler runs the Receiver VM. In this version of the framework, a Receiver endpoint can be run by a primary or a secondary scheduler. Also, the notification mechanism is used to inform the scheduler.

The guidance on Indirect messaging in v1.0 of the Framework is deprecated. The FFA\_MSG\_SEND and FFA\_MSG\_POLL interfaces are described to maintain compatibility between v1.0 and the current version of the Framework. These interfaces could be removed in a future version of the framework.

# 20.5.1 FFA\_MSG\_SEND

#### Overview

- Send a Partition message to a VM through the RX/TX buffers by using Indirect messaging.
  - Message is copied by Hypervisor from the TX buffer of Sender NS-Endpoint to the RX buffer of Receiver NS-endpoint.
  - The scheduler is informed about the pending message in the RX buffer of the Receiver.
  - Message will be read when the Receiver endpoint is scheduled to run.
  - See 20.5.1.2 Component responsibilities for FFA\_MSG\_SEND for caller and callee roles and responsibilities.
  - Must not be invoked when the caller is processing a Direct request.
- Valid FF-A instances and conduits are listed in Table 20.31.
  - Is used with the ERET conduit in the following scenarios.
    - \* Inform an endpoint that a message is available in its RX buffer.
    - \* Inform the primary scheduler that the Receiver has a pending message in its RX buffer.
- Syntax of this function is described in Table 20.32.
- Successful completion of this function call is indicated as follows.
  - w0 contains FFA\_SUCCESS function ID.
  - w1/x1-w7/x7 are reserved and MBZ.
  - Successful completion of this function does not imply that the message has been read by the Receiver endpoint.
- Encoding of error code in the FFA\_ERROR function is described in Table 20.33.
  - See 20.5.1.1 Target availability notification for behavior when BUSY is returned and caller must be notified about availability of TX buffer.

#### Table 20.31: FFA\_MSG\_SEND instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure virtual	SMC, HVC, ERET

### Table 20.32: FFA\_MSG\_SEND function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400006E.
uint32 Sender/Receiver IDs	w1	<ul> <li>Sender and Receiver endpoint IDs.</li> <li>Bit[31:16]: Sender endpoint ID.</li> <li>Bit[15:0]: Receiver endpoint ID.</li> </ul>
uint32/uint64 Reserved	w2/x2	• Reserved for future use (MBZ).

Parameter	Register	Value
uint32 Message size	w3	<ul> <li>Length of message payload in the RX buffer.</li> <li>This is an optional field when used with the <i>ERET</i> conduit at the Non-secure virtual FF-A instance and the callee is not the Receiver of the message. It MBZ in this case.</li> </ul>
uint32 Flags	w4	<ul> <li>Message flags.</li> <li>Must be ignored by callee when SVC conduit is used.</li> <li>Bit[0]: Blocking behavior.</li> <li>* b'0: Return BUSY if message cannot be delivered to Receiver.</li> <li>* b'1: Return BUSY if message cannot be delivered to Receiver and notify when delivery is possible.</li> <li>Bit[31:1]: Reserved (MBZ).</li> </ul>
uint32 Sender vCPU ID	w5	<ul> <li>Information to identify execution context or vCPU of Sender endpoint.</li> <li>Only valid when ERET conduit is used. MBZ and ignored by callee otherwise.</li> <li>Bits[31:16]: Reserved (MBZ).</li> <li>Bits[15:0]: vCPU ID of Sender endpoint.</li> </ul>
Other Parameter registers	w6-w7 x6-x7	• Reserved (MBZ).

Table 20.33: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>INVALID_PARAMETERS: A field in input parameters is incorrectly encoded.</li> <li>BUSY: Receiver RX buffer is not free.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>NO_MEMORY: Insufficient memory to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 20.5.1.1 Target availability notification

When this interface is invoked, it is possible that the callee determines that the RX buffer of the Receiver VM cannot be written to. This can happen if either another instance of a Producer is writing to the RX buffer or the Receiver VM is reading from it as a Consumer (see 7.2.2.4 Buffer synchronization). The callee must complete the interface invocation with a BUSY error code in this case.

A VM running in EL1 can request to be notified when the RX buffer becomes available again by setting bit[0] = 1 in the Flags parameter. In this case, the Hypervisor must:

- 1. Determine when the RX buffer is available as per the ownership rules described in 7.2.2.4 *Buffer synchronization*.
- 2. Notify each caller about the RX buffer availability.

The Hypervisor must describe the interrupt to indicate availability of the Receiver VM RX buffer to each VM respectively through an IMPLEMENTATION DEFINED mechanism. This could be done through a platform discovery mechanism like ACPI or Device tree.

A Consumer that is, OS kernel or VM must indicate the availability of its RX buffer by using a mechanism listed in 7.2.2.4 *Buffer synchronization* for example, through the **FFA\_RX\_RELEASE** interface.

### 20.5.1.2 Component responsibilities for FFA MSG SEND

This section describes the common responsibilities that the participating FF-A components must fulfill during transmission of Partition messages between VMs through the *FFA\_MSG\_SEND* interface. This interface is used in the scenarios listed in 7.1.1 *Indirect messaging*.

#### 20.5.1.2.1 Sender VM responsibilities

- 1. Must acquire ownership of empty TX buffer (see 7.2.2.4 Buffer synchronization).
- 2. Must write Partition message payload to TX buffer.
- 3. Must specify length of Partition message payload.
- 4. Must specify blocking behavior in *Flags* parameter.
- 5. Must specify Sender and Receiver VM IDs.
- 6. Must implement support for handling all error status codes that can be returned on completion of these interfaces.
- 7. See 20.5.1.2.2 Hypervisor responsibilities for Hypervisor responsibilities in this message transmission.

#### 20.5.1.2.2 Hypervisor responsibilities

- 1. Must validate Sender and Receiver VM IDs and return INVALID PARAMETER if either is invalid.
- 2. Must check that reserved bits are 0 in Flags parameter. Return INVALID PARAMETER if this check fails.
- 3. Must check that reserved and unused parameter registers are 0. Return *INVALID PARAMETER* if this check fails.
- 4. Must check that the size of the *Receiver RX* buffer is large enough to accommodate the message. Must return *NO MEMORY* if this is not true.
- 5. Must lock TX buffer of *Sender* from concurrent accesses before copying the message.
- 6. Must determine availability of RX buffer of Receiver.
  - 1. Return *BUSY* if RX buffer is not available.
    - 1. Save Sender ID if it wants the target availability interrupt when the RX buffer becomes free.
    - 2. Arrange for target availability interrupt to be delivered to Sender.
  - 2. Mark RX buffer as unavailable if it is available.
- 7. Must protect RX buffer of *Receiver* from concurrent accesses.
- 8. Must copy message from Sender TX buffer to Receiver RX buffer.
- 9. Must unlock TX buffer of Sender after copying the message.
- 10. Must unlock RX buffer of *Receiver* after copying the message.
- 11. Must inform primary scheduler that *Receiver* has a pending message as described in 20.5.1.3 *Legacy mechanism for scheduler notification*.
- 12. Must return *SUCCESS* to *Sender* if message is successfully transmitted.
- 13. Must mark the RX buffer as available when the Receiver releases it.

#### 20.5.1.2.3 Receiver VM responsibilities

- 1. Copy message from RX buffer.
- 2. Transfer ownership of the RX buffer by invoking the FFA\_RX\_RELEASE interface.

# 20.5.1.3 Legacy mechanism for scheduler notification

This section describes how the primary scheduler must be notified depending on its location relative to the message Sender.

- 1. A VM is the Sender. The primary scheduler and Hypervisor are co-resident. The Hypervisor must use an IMPLEMENTATION DEFINED mechanism to notify the primary scheduler in response to the *FFA\_MSG\_SEND* call.
- 2. A VM is the Sender.
  - 1. The primary scheduler is resident in another VM.
    - 1. The Hypervisor must forward the *FFA\_MSG\_SEND* call to the primary scheduler using the *ERET* conduit on the PE where the call is made.
    - 2. Primary scheduler must respond to the forwarded *FFA\_MSG\_SEND* call with either a *FFA\_SUCCESS* or *FFA\_ERROR* invocation through the SMC conduit.
- 3. The primary scheduler and Sender VM are co-resident. The Sender VM must use an IMPLEMENTATION DEFINED mechanism to notify the scheduler.

# 20.5.2 FFA\_MSG\_POLL

# Description

- Poll if a message is available in the RX buffer of the caller. Execution is returned to the caller if no message is available.
  - Must not be invoked when the caller is processing a Direct request.
- Valid FF-A instances and conduits are listed in Table 20.35.
- Syntax of this function is described in Table 20.36.
- Successful completion of this function is indicated through the invocation of the FFA\_MSG\_SEND interface (see 20.5.1 FFA\_MSG\_SEND).
- Encoding of error code in the FFA\_ERROR function is described in Table 20.37.

#### Table 20.35: FFA\_MSG\_POLL instances and conduits

Config No.	FF-A instance	Valid conduits
1	Non-secure virtual	SMC, HVC

#### Table 20.36: FFA MSG POLL function syntax

Parameter	Register	Value
uint32 Function ID	w0	• 0x8400006A.
Other Parameter registers	w1-w7 x1-x7	• Reserved (MBZ).

# Table 20.37: FFA\_ERROR encoding

Parameter	Register	Value
int32 Error code	w2	<ul> <li>RETRY: Message is not available in the caller's RX buffer.</li> <li>DENIED: Callee is not in a state to handle this request.</li> <li>NOT_SUPPORTED: This function is not implemented at this FF-A instance.</li> </ul>

# 20.6 Changes to FF-A v1.0 data structures for forward compatibility

Version 1.1 of the Framework specifies changes to make the following data structures defined in version 1.0 of the Framework forwards compatible.

1. Memory transaction descriptor in Table 11.20.

- 2. Endpoint memory access descriptor in Table 11.16.
- 3. Endpoint RX/TX descriptor in Table 14.27.
- 4. Partition information descriptor in Table 6.1.

These changes enable forward compatibility as described below.

- 1. A new field is always added at the end these data structures.
- 2. A producer of this data structure specifies its size corresponding to the FF-A version it implements to a consumer.
- 3. A consumer of this data structure uses this size to correctly read the version of the data structure implemented by the producer.
- 4. A consumer of this data structure uses the size corresponding to the Framework version it implements to consume only fields defined in its version. Additional fields in the producer's version of this data structure are safely ignored enabling forward compatibility.

# 20.6.1 Changes to Memory transaction descriptor

The changes to this data structures (see Table 11.20 are listed below.

- 1. The *Endpoint memory access descriptor size* field has been added at the 32-byte offset in Table 11.20. This enables a consumer of this data structure to determine the size of this data structure used by the producer as described above.
- 2. The *Endpoint memory access descriptor array* at the 32-byte offset in the FF-A v1.0 descriptor (see Table 20.38) has been replaced by an offset to the array at the same offset in Table 11.20. This enables fields to be appended to this data structure independently from the location and size of the *Endpoint memory access descriptor array*.
- 3. A *Reserved* field of 12-bytes has been added at the 36-bytes offset to preserve the 16-byte alignment of the size of the FF-A v1.0 descriptor (see Table 20.38).
- 4. The *Memory region attributes* field size has been been expanded into the following Reserved field to increase its size from 1 byte to 2 bytes. These are reserved for future use.

Table 20.38: FF-A v1.0 memory transaction descriptor

Field	Byte length	Byte offset	Description
Sender endpoint ID	2	0	• ID of the Owner endpoint.
Memory region attributes	1	2	<ul> <li>Attributes must be encoded as specified in 11.10.4 <i>Memory region attributes usage</i>.</li> <li>Attribute usage is subject to validation at the virtual and physical FF-A instances as specified in 11.10.4 <i>Memory region attributes usage</i>.</li> </ul>
Reserved	1	3	• Reserved (MBZ).
Flags	4	4	• Flags must be encoded as specified in in 11.11.4 Flags usage.
Handle	8	8	<ul> <li>Memory region handle in ABI invocations specified in 11.11.1 Handle usage.</li> </ul>

Field	Byte length	Byte offset	Description
Tag	8	16	• This field must be encoded as specified in 11.11.2 Tag usage.
Reserved	4	24	• Reserved (MBZ).
Endpoint memory access descriptor count	4	28	• Count of endpoint memory access descriptors.
Endpoint memory access descriptor array	-	32	• Each entry in the array must be encoded as specified in 11.11.3 <i>Endpoint memory access descriptor array usage</i> . See Table 11.16 for the encoding of the endpoint memory access descriptor.

# 20.6.2 Changes to Partition information descriptor

The Partition information descriptor (see Table 6.1) has undergone the following changes based upon partner feedback.

- 1. The *Partition UUID* field has been added at the 8-byte offset. This enables the caller of FFA\_PARTITION\_INFO\_GET with the Nil UUID to determine the UUIDs of all the endpoints deployed in the system.
- 2. New flags corresponding to properties of a partition have been added in Bits[8:4] of the *Partition properties* field of the FF-A v1.0 descriptor (see Table 20.39).

To ensure that changes to this data structure in future versions of the Framework can be introduced in a forward compatible manner, the *Size* parameter has been added to the return parameters of FFA\_PARTITION\_INFO\_GET as described in Table 14.35. This enables a consumer of Table 6.1 to determine the size of the version of this data structure used by the producer as described above.

Table 20.39: FF-A v1.0 Partition information descriptor

Field	Byte length	Byte offset	Description
Partition ID	2	0	• 16-bit ID of the partition.
Execution context count	2	2	• Number of execution contexts implemented by this partition (also see 4.7 <i>Execution context</i> ).

Field	Byte length	Byte offset	Description
Partition properties	4	4	<ul> <li>Flags to determine partition properties.</li> <li>Bit[0] has the following encoding:  * b'0: Does not support receipt of Direct requests  * b'1: Supports receipt of Direct requests. Count of execution contexts must be either 1 or equal to the number of PEs in the system (also see 7.4 Direct messaging usage).</li> <li>bit[1] has the following encoding:  * b'0: Cannot send Direct requests.  * b'1: Can send Direct requests.</li> <li>bit[2] has the following encoding:  * b'0: Cannot send and receive Indirect messages.  MBZ for an SP.  * b'1: Can send and receive Indirect messages.</li> <li>bit[31:3]: Reserved (MBZ).</li> </ul>

# 20.6.3 Changes to Endpoint RX/TX descriptor

The changes for the Endpoint RX/TX descriptor (see Table 14.27) are listed below.

- 1. All fields in FF-A v1.0 descriptor (see Table 20.40) except for the *Endpoint ID* field at the 0-byte offset and the *Reserved* field at the 2-byte offset have been replaced by the following fields.
  - 1. RX buffer memory region description offset at the 4-byte offset.
  - 2. TX buffer memory region description offset at the 8-byte offset.

These changes enable new fields to be added to this data structure in future in a forward compatible manner. They also enable reuse of 11.9.1 *Composite memory region descriptor* instead of duplicating the same functionality.

Table 20.40: FF-A v1.0 Endpoint RX/TX descriptor

Field	Byte length	Byte offset	Description
Endpoint ID	2	0	• ID of endpoint that allocated the RX/TX buffer.
Reserved	2	2	• MBZ.
RX address range count	4	4	• Count of address ranges specified using constituent memory descriptors for the RX buffer.
TX address range count	4	8	• Count of address ranges specified using constituent memory descriptors for the TX buffer.
RX address range array	-	12	<ul> <li>Array of address ranges allocated for the RX buffer that the callee must map in its translation regime. See Table 11.14 for how the address ranges are encoded.</li> </ul>

Field	Byte length	Byte offset	Description
TX address range array	-	_	<ul> <li>Array of address ranges allocated for the TX buffer that the callee must map in its translation regime. See Table 11.14 for how the address ranges are encoded.</li> </ul>

# 20.6.4 Compatibility requirements for FF-A v1.0 data structures

A partition manager that implements major version 1 and a higher minor version (>= 1) of the Framework implements the v1.0 version of the data structures described in 20.6 *Changes to FF-A v1.0 data structures for forward compatibility* to maintain backward compatibility with a client that implements version 1.0 of the Framework. Each client specifies its version of the Framework in an invocation of FFA\_VERSION (see 14.2 *FFA\_VERSION*). For each client, the partition manager ensures it only uses that version of the data structure that is implemented by the client.

A partition manager that implements major version 1 and a higher minor version (>=1) of the Framework and cannot maintain backwards compatibility returns the NOT\_SUPPORTED error code in response to an FFA\_VERSION invocation with v1.0 as the input version. Such a partition manager implementation is not compliant with the specification as it violates the requirement to maintain backward compatibility with a client that implements the same major version.

# Terms and abbreviations

ABI **Application Binary Interface DMA** Direct Memory Access **DSP** Digital Signal Processor FF-A Firmware Framework for A-profile **GIC** Generic Interrupt Controller HVC Hypervisor Call **MBP** Must be preserved MBZ Must be zero ΜE Managed exit MM Management Mode **MMIO** Memory Mapped Input Output MP Multi-processing os Operating System **OSPM** Operating System Power Management PΕ **Processing Element** PPI

Private Peripheral Interrupt

**PSA** 

Chapter 20. Appendix Terms and abbreviations

Platform Security Architecture SGI Software Generated Interrupt **SMC** Secure Monitor Call SMCCC **SMC Calling Convention SMMU** System Memory Management Unit SP Secure Partition **SPCI** Secure Partition Client Interface SPI **Shared Peripheral Interrupt SPM** Secure Partition Manager **SPRT** Secure Partition Run Time STMM Standalone Management Mode SVC Supervisor Call **TCB** Trusted Computing Base TEE Trusted Execution Environment **UUID** Unique Universal Identifier **VCPU** Virtual CPU **VHE** Virtualization Host Extensions VΜ Virtual Machine **VMSA** Virtual Memory System Architecture