



# Arm<sup>®</sup> Architecture Reference Manual Supplement Morello for A-profile Architecture

Document number            DDI0606  
Document version            A.f  
Document confidentiality    Non-confidential

*Copyright © 2020 Arm Limited or its affiliates. All rights reserved.*

## **Important message**

Morello is a prototype architecture, which has a particular meaning to Arm of which the recipient must be aware as follows:

Subject to change without consent of all parties, and it is not committed for product development.

Includes the majority of expected features.

Includes detail on the majority of expected features.

Includes some necessary information from documentation relating to earlier architectures, but some cross-referencing might be necessary.

See the architecture release notes for more detail.

No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

## Release information

---

Date	Version	Changes
2020/Sep/30	A.f	<ul style="list-style-type: none"><li>• PROTO_REL 00</li><li>• PROTO_REL 00 external release</li></ul>
2020/Aug/13	A.e	<ul style="list-style-type: none"><li>• PROTO_EAC 01</li><li>• PROTO_EAC 01 release, limited circulation</li></ul>
2020/Jul/02	A.d	<ul style="list-style-type: none"><li>• PROTO_EAC 00</li><li>• PROTO_EAC release, limited circulation</li></ul>
2020/May/29	A.c	<ul style="list-style-type: none"><li>• Beta 02</li><li>• Beta release, limited circulation</li></ul>
2020/Apr/09	A.b	<ul style="list-style-type: none"><li>• Beta 01</li><li>• Beta release, limited circulation</li></ul>
2020/Mar/25	A.b	<ul style="list-style-type: none"><li>• Beta 01 RC</li><li>• Beta release candidate, limited circulation</li></ul>
2020/Jan/20	Beta 00	<ul style="list-style-type: none"><li>• Beta draft, limited circulation</li></ul>
2019/Dec/09	Alpha 01	<ul style="list-style-type: none"><li>• First draft for review</li></ul>

---

## Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <http://www.arm.com/company/policies/trademarks>

Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349 version 21.0

## Product Status

The information in this document is for a prototype extension to the Armv8-A architecture.

## Known issues

[1269]

The assembler syntax for some "Base instructions" and "SIMD&FP instructions" has incorrectly lost spacing in the presentation of the assembler syntax.

For example:

```
ADD <XdISP>, <XnlSP>, <R><m>{, <extend>{#<amount>}}
```

rather than:

ADD <Xd|SP>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}

And:

B.<cond><label>

rather than:

B.<cond> <label>

For the definitive reference for the base architecture assembler syntax, please refer to the Arm Architecture Reference Manual for Armv8-A.

[1186]

It is possible for the BUILD instruction to produce capabilities which could not be derived from the reset value of PCC or DDC via repeated application of instructions.

However the proofs of monotonicity from Cambridge do not rely on derivability to hold. Therefore it is believed that the BUILD instruction as currently specified in Morello does not violate any security properties.

[1096]

The ELR\_EL1 description includes a description of accessing using ELR\_EL2, and the SPSR\_EL1 description includes a description of accessing using SPSR\_EL2.

In both of these cases, the register is not accessible using the \_EL2 name, and the accessor needs to be removed.

[1086]

There is a change to the priority of capability memory protection faults on instruction fetch.

The priority of these faults is reduced so that PCC alignment faults have higher priority. In addition the priority of these faults becomes IMPLEMENTATION DEFINED based on the address accessed, and on whether the Stage 1 of translation is enabled.

If the top 15 bits of the address are not equal to bit 49 of the address it is IMPLEMENTATION DEFINED whether:

- \* When the Stage 1 MMU is disabled, an Address Size fault will be generated
  - \* When the Stage 1 MMU is enabled, a Level 0 Translation Fault will be generated.
- or whether the fault prioritization is as described in section 2.3.15 Exception priorities

[1074]

Instructions which extend a register incorrectly describe the option field as though the value of option<1> is not important. The value of this bit is actually '1', as described in the pseudocode. If the value of this bit is '0' the instruction is UNDEFINED.

This applies to the instructions in the following groups:

- \* Morello load/store register via alternate base
- \* Morello load/store register
- \* Morello load/store capability via alternate base

This will be fixed in a future release by splitting the option field into three named fields, which will allow the UNDEFINED case to be precisely called out.

[884]

The order of operations on SPE buffer writes is not clearly called out. The order is as follows:

- \* The address derived from PMBPTR\_EL1 is checked against the limit in PMBLIMITR\_EL1
- \* The address derived from PMBPTR\_EL1 is added to the base from DDC\_ELx
- \* The standard alignment, capability and other MMU checks are applied as for other data accesses to memory.

[635]

The pseudo-instruction "MOV Cn,CZR", which maps to "MOV Xn, XZR", is not described in the instruction set.

[626]

The <extend> specifier on the following instructions is shown as a mandatory part of the syntax.

- \* ADD (extended register),
- \* Load/Store with a offset register.

This does not match the syntax for the equivalent instructions in the base architecture





## Contents

# Arm<sup>®</sup> Architecture Reference Manual Supplement Morello for A-profile Architecture

Release information . . . . .	ii
Non-Confidential Proprietary Notice . . . . .	iii
Product Status . . . . .	iii
Known issues . . . . .	iii

## Preface

About this book . . . . .	xxxix
Conventions . . . . .	xl
Numbers . . . . .	xli
Pseudocode descriptions . . . . .	xli
Assembler syntax descriptions . . . . .	xli
Rules-based writing . . . . .	xlii
Identifiers . . . . .	xlii
Examples . . . . .	xlii
Additional reading . . . . .	xliii
Arm publications . . . . .	xliii
Other publications . . . . .	xliii
Feedback . . . . .	xliv
Feedback on this book . . . . .	xliv

## Chapter 1

### Introduction

1.1	About the Morello architecture . . . . .	45
1.2	The CHERI protection model . . . . .	47
1.3	The Morello architecture in the Armv8-A profile . . . . .	48
1.3.1	Capability registers and memory . . . . .	48
1.3.2	Capability tagged memory . . . . .	48
1.3.3	ISA . . . . .	48
1.3.4	Controlled non-monotonicity . . . . .	48
1.3.5	Capability memory protection . . . . .	49
1.3.6	Capability protection for System registers and instructions . . . . .	49
1.3.7	Capability memory relocation . . . . .	49
1.3.8	Recursive immutability . . . . .	49
1.3.9	The Virtual Memory System Architecture . . . . .	50
1.3.10	Debug and trace . . . . .	50
1.4	The Morello architecture features . . . . .	51

## Chapter 2

### Capability architecture rules

2.1	Capabilities . . . . .	52
2.2	Capability registers . . . . .	54
2.3	Changes to Armv8 terminology . . . . .	56
2.4	Capabilities in memory . . . . .	57
2.5	Capability encoding . . . . .	58
2.5.1	Morello Bounds format . . . . .	59
2.5.2	Representability checks . . . . .	63
2.6	Manipulating capabilities . . . . .	66
2.6.1	Monotonic manipulation: sealing operations . . . . .	66
2.6.2	Controlled non-monotonic manipulation . . . . .	67

2.7	Using capabilities . . . . .	70
2.7.1	System permission . . . . .	70
2.7.2	Capability memory protection . . . . .	71
2.7.3	Capability memory protection exceptions . . . . .	71
2.7.4	Recursive immutability . . . . .	73
2.8	Capability memory relocation . . . . .	74
2.9	Compartment ID . . . . .	75
2.10	Instruction set selection . . . . .	76
2.11	Reset . . . . .	77
2.12	Access to the Morello architecture . . . . .	78
2.13	Exception Model . . . . .	79
2.13.1	Non-capability exception entry or return . . . . .	79
2.13.2	Capability exception entry and return . . . . .	79
2.13.3	Exception types . . . . .	80
2.13.4	Exception routing . . . . .	81
2.13.5	Exception priorities . . . . .	81
2.14	The Virtual Memory System Architecture . . . . .	84
2.14.1	Translation table descriptors . . . . .	86
2.15	Self-hosted debug . . . . .	88
2.15.1	Watchpoints . . . . .	88
2.16	The Embedded Trace Macrocell architecture . . . . .	89
2.16.1	Exception instruction trace element . . . . .	89
2.16.2	Address and Context tracing packets . . . . .	89
2.17	Performance Monitor Unit . . . . .	91
2.18	Statistical profiling extension . . . . .	95
2.18.1	The Statistical Profiling Buffer . . . . .	95
2.18.2	Statistical profiling extension packets . . . . .	95
2.19	External debug . . . . .	96
2.19.1	Entering Debug state . . . . .	96
2.19.2	Exiting Debug state . . . . .	96
2.19.3	Executing instructions in Debug state . . . . .	96
2.19.4	Instructions in Debug state . . . . .	96
2.19.5	Debug Communications Channel (DCC) access . . . . .	97

## Chapter 3

### Register definitions

3.1	Register index . . . . .	99
3.1.1	AArch64 registers . . . . .	100
3.1.2	Changes to existing AArch64 registers . . . . .	101
3.1.3	New registers added by Morello . . . . .	102
3.1.4	External registers . . . . .	103
3.2	Alphabetical list of registers . . . . .	103
3.2.1	CCTLR_EL0, Capability Control Register (EL0) . . . . .	104
3.2.2	CCTLR_EL1, Capability Control Register (EL1) . . . . .	109
3.2.3	CCTLR_EL2, Capability Control Register (EL2) . . . . .	115
3.2.4	CCTLR_EL3, Capability Control Register (EL3) . . . . .	121
3.2.5	CDBGDTR_EL0, Capability Debug Data Transfer Register, half-duplex . . . . .	125
3.2.6	CDLR_EL0, Capability Debug Link Register . . . . .	128
3.2.7	CHCR_EL2, Capability Hypervisor Configuration Register . . . . .	130
3.2.8	CID_EL0, Compartment ID Register . . . . .	133
3.2.9	CNTVCT_EL0, Counter-timer Virtual Count register . . . . .	136
3.2.10	CPACR_EL1, Architectural Feature Access Control Register . . . . .	138
3.2.11	CPTR_EL2, Architectural Feature Trap Register (EL2) . . . . .	144
3.2.12	CPTR_EL3, Architectural Feature Trap Register (EL3) . . . . .	154
3.2.13	CSCR_EL3, Capability Secure Configuration Register . . . . .	158
3.2.14	DBGDTR2A, Debug Data Transfer Register 2A . . . . .	160

3.2.15	DBGDTR2B, Debug Data Transfer Register 2B . . . . .	161
3.2.16	DDC_EL0, Default Data Capability (EL0) . . . . .	162
3.2.17	DDC_EL1, Default Data Capability (EL1) . . . . .	166
3.2.18	DDC_EL2, Default Data Capability (EL2) . . . . .	170
3.2.19	DDC_EL3, Default Data Capability (EL3) . . . . .	173
3.2.20	DSPSR_EL0, Debug Saved Program Status Register . . . . .	176
3.2.21	EDSCR2, External Debug Status and Control Register 2 . . . . .	184
3.2.22	ELR_EL1, Exception Link Register (EL1) . . . . .	186
3.2.23	ELR_EL2, Exception Link Register (EL2) . . . . .	194
3.2.24	ELR_EL3, Exception Link Register (EL3) . . . . .	200
3.2.25	ESR_EL1, Exception Syndrome Register (EL1) . . . . .	204
3.2.26	ESR_EL2, Exception Syndrome Register (EL2) . . . . .	249
3.2.27	ESR_EL3, Exception Syndrome Register (EL3) . . . . .	293
3.2.28	FAR_EL1, Fault Address Register (EL1) . . . . .	334
3.2.29	FAR_EL2, Fault Address Register (EL2) . . . . .	339
3.2.30	FAR_EL3, Fault Address Register (EL3) . . . . .	343
3.2.31	ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1 . . . . .	346
3.2.32	PMBSR_EL1, Profiling Buffer Status/syndrome Register . . . . .	350
3.2.33	RDDC_EL0, Restricted Default Data Capability . . . . .	356
3.2.34	RSP_EL0, Restricted Stack Pointer . . . . .	360
3.2.35	RTPIDR_EL0, Restricted Read/Write Software Thread ID Register . . . . .	365
3.2.36	SP_EL0, Stack Pointer (EL0) . . . . .	378
3.2.37	SP_EL1, Stack Pointer (EL1) . . . . .	382
3.2.38	SP_EL2, Stack Pointer (EL2) . . . . .	386
3.2.39	SP_EL3, Stack Pointer (EL3) . . . . .	390
3.2.40	SPSR_EL1, Saved Program Status Register (EL1) . . . . .	392
3.2.41	SPSR_EL2, Saved Program Status Register (EL2) . . . . .	402
3.2.42	SPSR_EL3, Saved Program Status Register (EL3) . . . . .	411
3.2.43	TPIDR_EL0, EL0 Read/Write Software Thread ID Register . . . . .	419
3.2.44	TPIDR_EL1, EL1 Software Thread ID Register . . . . .	423
3.2.45	TPIDR_EL2, EL2 Software Thread ID Register . . . . .	427
3.2.46	TPIDR_EL3, EL3 Software Thread ID Register . . . . .	431
3.2.47	TPIDRRO_EL0, EL0 Read-Only Software Thread ID Register . . . . .	434
3.2.48	VBAR_EL1, Vector Base Address Register (EL1) . . . . .	438
3.2.49	VBAR_EL2, Vector Base Address Register (EL2) . . . . .	446
3.2.50	VBAR_EL3, Vector Base Address Register (EL3) . . . . .	454

**Chapter 4**

**Instruction definitions**

4.1	The instruction sets . . . . .	459
4.2	Base instructions . . . . .	461
4.2.1	ADC . . . . .	461
4.2.2	ADCS . . . . .	462
4.2.3	ADD (extended register) . . . . .	463
4.2.4	ADD (immediate) . . . . .	465
4.2.5	ADD (shifted register) . . . . .	467
4.2.6	ADDS (extended register) . . . . .	469
4.2.7	ADDS (immediate) . . . . .	471
4.2.8	ADDS (shifted register) . . . . .	473
4.2.9	ADR . . . . .	475
4.2.10	ADRP . . . . .	476
4.2.11	AND (immediate) . . . . .	477
4.2.12	AND (shifted register) . . . . .	478
4.2.13	ANDS (immediate) . . . . .	480
4.2.14	ANDS (shifted register) . . . . .	482
4.2.15	ASR (immediate) . . . . .	484

Contents

4.2.16	ASR (register)	485
4.2.17	ASRV	486
4.2.18	AT	487
4.2.19	B	488
4.2.20	B.cond	489
4.2.21	BFC	490
4.2.22	BFI	491
4.2.23	BFM	492
4.2.24	BFXIL	494
4.2.25	BIC (shifted register)	495
4.2.26	BICS (shifted register)	497
4.2.27	BL	499
4.2.28	BLR	500
4.2.29	BR	501
4.2.30	BRK	502
4.2.31	CAS, CASA, CASAL, CASL	503
4.2.32	CASB, CASAB, CASALB, CASLB	505
4.2.33	CASH, CASAH, CASALH, CASLH	507
4.2.34	CASP, CASPA, CASPAL, CASPL	509
4.2.35	CBNZ	511
4.2.36	CBZ	512
4.2.37	CCMN (immediate)	513
4.2.38	CCMN (register)	514
4.2.39	CCMP (immediate)	515
4.2.40	CCMP (register)	516
4.2.41	CINC	517
4.2.42	CINV	518
4.2.43	CLREX	519
4.2.44	CLS	520
4.2.45	CLZ	521
4.2.46	CMN (extended register)	522
4.2.47	CMN (immediate)	524
4.2.48	CMN (shifted register)	525
4.2.49	CMP (extended register)	526
4.2.50	CMP (immediate)	528
4.2.51	CMP (shifted register)	529
4.2.52	CNEG	530
4.2.53	CRC32B, CRC32H, CRC32W, CRC32X	531
4.2.54	CRC32CB, CRC32CH, CRC32CW, CRC32CX	532
4.2.55	CSDB	533
4.2.56	CSEL	535
4.2.57	CSET	536
4.2.58	CSETM	537
4.2.59	CSINC	538
4.2.60	CSINV	539
4.2.61	CSNEG	540
4.2.62	DC	541
4.2.63	DCPS1	542
4.2.64	DCPS2	543
4.2.65	DCPS3	544
4.2.66	DMB	545
4.2.67	DRPS	547
4.2.68	DSB	548
4.2.69	EON (shifted register)	550
4.2.70	EOR (immediate)	552

4.2.71	EOR (shifted register)	553
4.2.72	ERET	555
4.2.73	ESB	556
4.2.74	EXTR	558
4.2.75	HINT	559
4.2.76	HLT	561
4.2.77	HVC	562
4.2.78	IC	563
4.2.79	ISB	564
4.2.80	LDADD, LDADDA, LDADDAL, LDADDL	565
4.2.81	LDADDB, LDADDAB, LDADDALB, LDADDLB	567
4.2.82	LDADDH, LDADDAH, LDADDALH, LDADDLH	569
4.2.83	LDAPR	571
4.2.84	LDAPRB	572
4.2.85	LDAPRH	573
4.2.86	LDAR	574
4.2.87	LDARB	575
4.2.88	LDARH	576
4.2.89	LDAXP	577
4.2.90	LDAXR	580
4.2.91	LDAXRB	582
4.2.92	LDAXRH	584
4.2.93	LDCLR, LDCLRA, LDCLRAL, LDCLRL	586
4.2.94	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB	588
4.2.95	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH	590
4.2.96	LDEOR, LDEORA, LDEORAL, LDEORL	592
4.2.97	LDEORB, LDEORAB, LDEORALB, LDEORLB	594
4.2.98	LDEORH, LDEORAH, LDEORALH, LDEORLH	596
4.2.99	LDLAR	598
4.2.100	LDLARB	599
4.2.101	LDLARH	600
4.2.102	LDNP	601
4.2.103	LDP	603
4.2.104	LDPSW	606
4.2.105	LDR (immediate)	609
4.2.106	LDR (literal)	612
4.2.107	LDR (register)	613
4.2.108	LDRB (immediate)	616
4.2.109	LDRB (register)	619
4.2.110	LDRH (immediate)	621
4.2.111	LDRH (register)	624
4.2.112	LDRSB (immediate)	627
4.2.113	LDRSB (register)	630
4.2.114	LDRSH (immediate)	633
4.2.115	LDRSH (register)	636
4.2.116	LDRSW (immediate)	639
4.2.117	LDRSW (literal)	642
4.2.118	LDRSW (register)	643
4.2.119	LDSET, LDSETA, LDSETAL, LDSETL	645
4.2.120	LDSETB, LDSETAB, LDSETALB, LDSETLB	647
4.2.121	LDSETH, LDSETAH, LDSETALH, LDSETLH	649
4.2.122	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL	651
4.2.123	LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB	653
4.2.124	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH	655
4.2.125	LDSMIN, LDSMINA, LDSMINAL, LDSMINL	657

4.2.126	LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB	659
4.2.127	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH	661
4.2.128	LDTR	663
4.2.129	LDTRB	665
4.2.130	LDTRH	667
4.2.131	LDTRSB	669
4.2.132	LDTRSH	671
4.2.133	LDTRSW	673
4.2.134	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL	675
4.2.135	LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB	677
4.2.136	LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH	679
4.2.137	LDUMIN, LDUMINA, LDUMINAL, LDUMINL	681
4.2.138	LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB	683
4.2.139	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH	685
4.2.140	LDUR	687
4.2.141	LDURB	689
4.2.142	LDURH	691
4.2.143	LDURSB	693
4.2.144	LDURSH	695
4.2.145	LDURSW	697
4.2.146	LDXP	699
4.2.147	LDXR	702
4.2.148	LDXRB	704
4.2.149	LDXRH	706
4.2.150	LSL (immediate)	708
4.2.151	LSL (register)	709
4.2.152	LSLV	710
4.2.153	LSR (immediate)	711
4.2.154	LSR (register)	712
4.2.155	LSRV	713
4.2.156	MADD	714
4.2.157	MNEG	716
4.2.158	MOV (bitmask immediate)	717
4.2.159	MOV (inverted wide immediate)	718
4.2.160	MOV (register)	719
4.2.161	MOV (to/from SP)	720
4.2.162	MOV (wide immediate)	721
4.2.163	MOVK	722
4.2.164	MOVN	723
4.2.165	MOVZ	724
4.2.166	MRS	725
4.2.167	MSR (immediate)	726
4.2.168	MSR (register)	728
4.2.169	MSUB	729
4.2.170	MUL	731
4.2.171	MVN	732
4.2.172	NEG (shifted register)	733
4.2.173	NEGS	734
4.2.174	NGC	735
4.2.175	NGCS	736
4.2.176	NOP	737
4.2.177	ORN (shifted register)	739
4.2.178	ORR (immediate)	741
4.2.179	ORR (shifted register)	743
4.2.180	PRFM (immediate)	745

Contents

4.2.181	PRFM (literal)	748
4.2.182	PRFM (register)	750
4.2.183	PRFUM	753
4.2.184	PSB CSYNC	756
4.2.185	PSSBB	758
4.2.186	RBIT	759
4.2.187	RET	760
4.2.188	REV	761
4.2.189	REV16	762
4.2.190	REV32	763
4.2.191	REV64	764
4.2.192	ROR (immediate)	765
4.2.193	ROR (register)	766
4.2.194	RORV	767
4.2.195	SB	768
4.2.196	SBC	769
4.2.197	SBCS	770
4.2.198	SBFIZ	771
4.2.199	SBFM	772
4.2.200	SBFX	774
4.2.201	SDIV	775
4.2.202	SEV	776
4.2.203	SEVL	778
4.2.204	SMADDL	780
4.2.205	SMC	781
4.2.206	SMNEGL	782
4.2.207	SMSUBL	783
4.2.208	SMULH	784
4.2.209	SMULL	785
4.2.210	SSBB	786
4.2.211	STADD, STADDL	787
4.2.212	STADDB, STADDLB	789
4.2.213	STADDH, STADDLH	790
4.2.214	STCLR, STCLRL	791
4.2.215	STCLRB, STCLRLB	793
4.2.216	STCLRH, STCLRLH	794
4.2.217	STEOR, STEORL	795
4.2.218	STEORB, STEORLB	797
4.2.219	STEORH, STEORLH	798
4.2.220	STLLR	799
4.2.221	STLLRB	800
4.2.222	STLLRH	801
4.2.223	STLR	802
4.2.224	STLRB	803
4.2.225	STLRH	804
4.2.226	STLXP	805
4.2.227	STLXR	808
4.2.228	STLXRB	811
4.2.229	STLXRH	814
4.2.230	STNP	817
4.2.231	STP	819
4.2.232	STR (immediate)	822
4.2.233	STR (register)	825
4.2.234	STRB (immediate)	828
4.2.235	STRB (register)	831



4.2.236	STRH (immediate)	833
4.2.237	STRH (register)	836
4.2.238	STSET, STSETL	839
4.2.239	STSETB, STSETLB	841
4.2.240	STSETH, STSETLH	842
4.2.241	STSMAX, STSMAXL	843
4.2.242	STSMAXB, STSMAXLB	845
4.2.243	STSMAXH, STSMAXLH	846
4.2.244	STSMIN, STSMINL	847
4.2.245	STSMINB, STSMINLB	849
4.2.246	STSMINH, STSMINLH	850
4.2.247	STTR	851
4.2.248	STTRB	853
4.2.249	STTRH	855
4.2.250	STUMAX, STUMAXL	857
4.2.251	STUMAXB, STUMAXLB	859
4.2.252	STUMAXH, STUMAXLH	860
4.2.253	STUMIN, STUMINL	861
4.2.254	STUMINB, STUMINLB	863
4.2.255	STUMINH, STUMINLH	864
4.2.256	STUR	865
4.2.257	STURB	867
4.2.258	STURH	869
4.2.259	STXP	871
4.2.260	STXR	874
4.2.261	STXRB	877
4.2.262	STXRH	880
4.2.263	SUB (extended register)	883
4.2.264	SUB (immediate)	885
4.2.265	SUB (shifted register)	886
4.2.266	SUBS (extended register)	888
4.2.267	SUBS (immediate)	890
4.2.268	SUBS (shifted register)	892
4.2.269	SVC	894
4.2.270	SWP, SWPA, SWPAL, SWPL	895
4.2.271	SWPB, SWPAB, SWPALB, SWPLB	897
4.2.272	SWPH, SWPAH, SWPALH, SWPLH	899
4.2.273	SXTB	901
4.2.274	SXTH	902
4.2.275	SXTW	903
4.2.276	SYS	904
4.2.277	SYSL	905
4.2.278	TBNZ	906
4.2.279	TBZ	907
4.2.280	TLBI	908
4.2.281	TST (immediate)	910
4.2.282	TST (shifted register)	911
4.2.283	UBFIZ	912
4.2.284	UBFM	913
4.2.285	UBFX	915
4.2.286	UDF	916
4.2.287	UDIV	917
4.2.288	UMADDL	918
4.2.289	UMNEGL	919
4.2.290	UMSUBL	920

4.2.291	UMULH	921
4.2.292	UMULL	922
4.2.293	UXTB	923
4.2.294	UXTH	924
4.2.295	WFE	925
4.2.296	WFI	927
4.2.297	YIELD	929
4.3	SIMD&FP instructions	931
4.3.1	ABS	931
4.3.2	ADD (vector)	933
4.3.3	ADDHN, ADDHN2	935
4.3.4	ADDP (scalar)	937
4.3.5	ADDP (vector)	938
4.3.6	ADDV	939
4.3.7	AESD	940
4.3.8	AESE	941
4.3.9	AESIMC	942
4.3.10	AESMC	943
4.3.11	AND (vector)	944
4.3.12	BCAX	945
4.3.13	BIC (vector, immediate)	946
4.3.14	BIC (vector, register)	948
4.3.15	BIF	949
4.3.16	BIT	950
4.3.17	BSL	951
4.3.18	CLS (vector)	952
4.3.19	CLZ (vector)	953
4.3.20	CMEQ (register)	954
4.3.21	CMEQ (zero)	956
4.3.22	CMGE (register)	958
4.3.23	CMGE (zero)	960
4.3.24	CMGT (register)	962
4.3.25	CMGT (zero)	964
4.3.26	CMHI (register)	966
4.3.27	CMHS (register)	968
4.3.28	CMLE (zero)	970
4.3.29	CMLT (zero)	972
4.3.30	CMTST	974
4.3.31	CNT	976
4.3.32	DUP (element)	977
4.3.33	DUP (general)	979
4.3.34	EOR (vector)	980
4.3.35	EOR3	981
4.3.36	EXT	982
4.3.37	FABD	984
4.3.38	FABS (scalar)	987
4.3.39	FABS (vector)	988
4.3.40	FACGE	990
4.3.41	FACGT	993
4.3.42	FADD (scalar)	996
4.3.43	FADD (vector)	998
4.3.44	FADDP (scalar)	1000
4.3.45	FADDP (vector)	1002
4.3.46	FCCMP	1004
4.3.47	FCCMPE	1006

Contents

4.3.48	FCMEQ (register)	1008
4.3.49	FCMEQ (zero)	1011
4.3.50	FCMGE (register)	1014
4.3.51	FCMGE (zero)	1017
4.3.52	FCMGT (register)	1020
4.3.53	FCMGT (zero)	1023
4.3.54	FCMLE (zero)	1026
4.3.55	FCMLT (zero)	1029
4.3.56	FCMP	1032
4.3.57	FCMPE	1034
4.3.58	FCSEL	1036
4.3.59	FCVT	1037
4.3.60	FCVTAS (scalar)	1039
4.3.61	FCVTAS (vector)	1041
4.3.62	FCVTAU (scalar)	1044
4.3.63	FCVTAU (vector)	1046
4.3.64	FCVTL, FCVTL2	1049
4.3.65	FCVTMS (scalar)	1050
4.3.66	FCVTMS (vector)	1052
4.3.67	FCVTMU (scalar)	1055
4.3.68	FCVTMU (vector)	1057
4.3.69	FCVTN, FCVTN2	1060
4.3.70	FCVTNS (scalar)	1062
4.3.71	FCVTNS (vector)	1064
4.3.72	FCVTNU (scalar)	1067
4.3.73	FCVTNU (vector)	1069
4.3.74	FCVTPS (scalar)	1072
4.3.75	FCVTPS (vector)	1074
4.3.76	FCVTPU (scalar)	1077
4.3.77	FCVTPU (vector)	1079
4.3.78	FCVTXN, FCVTXN2	1082
4.3.79	FCVTZS (scalar, fixed-point)	1084
4.3.80	FCVTZS (scalar, integer)	1086
4.3.81	FCVTZS (vector, fixed-point)	1088
4.3.82	FCVTZS (vector, integer)	1090
4.3.83	FCVTZU (scalar, fixed-point)	1093
4.3.84	FCVTZU (scalar, integer)	1095
4.3.85	FCVTZU (vector, fixed-point)	1097
4.3.86	FCVTZU (vector, integer)	1099
4.3.87	FDIV (scalar)	1102
4.3.88	FDIV (vector)	1104
4.3.89	FMADD	1106
4.3.90	FMAX (scalar)	1108
4.3.91	FMAX (vector)	1110
4.3.92	FMAXNM (scalar)	1112
4.3.93	FMAXNM (vector)	1114
4.3.94	FMAXNMP (scalar)	1116
4.3.95	FMAXNMP (vector)	1118
4.3.96	FMAXNMV	1120
4.3.97	FMAXP (scalar)	1122
4.3.98	FMAXP (vector)	1124
4.3.99	FMAXV	1126
4.3.100	FMIN (scalar)	1128
4.3.101	FMIN (vector)	1130
4.3.102	FMINNM (scalar)	1132

4.3.103	FMINNM (vector)	1134
4.3.104	FMINNMP (scalar)	1136
4.3.105	FMINNMP (vector)	1138
4.3.106	FMINNMV	1140
4.3.107	FMINP (scalar)	1142
4.3.108	FMINP (vector)	1144
4.3.109	FMINV	1146
4.3.110	FMLA (by element)	1148
4.3.111	FMLA (vector)	1151
4.3.112	FMLAL, FMLAL2 (by element)	1153
4.3.113	FMLAL, FMLAL2 (vector)	1155
4.3.114	FMLS (by element)	1157
4.3.115	FMLS (vector)	1160
4.3.116	FMLSL, FMLSL2 (by element)	1162
4.3.117	FMLSL, FMLSL2 (vector)	1164
4.3.118	FMOV (general)	1166
4.3.119	FMOV (register)	1169
4.3.120	FMOV (scalar, immediate)	1170
4.3.121	FMOV (vector, immediate)	1171
4.3.122	FMSUB	1173
4.3.123	FMUL (by element)	1175
4.3.124	FMUL (scalar)	1178
4.3.125	FMUL (vector)	1180
4.3.126	FMULX	1182
4.3.127	FMULX (by element)	1185
4.3.128	FNEG (scalar)	1188
4.3.129	FNEG (vector)	1189
4.3.130	FNMADD	1191
4.3.131	FNMSUB	1193
4.3.132	FNMUL (scalar)	1195
4.3.133	FRECPE	1197
4.3.134	FRECPS	1199
4.3.135	FRECPX	1201
4.3.136	FRINTA (scalar)	1203
4.3.137	FRINTA (vector)	1205
4.3.138	FRINTI (scalar)	1207
4.3.139	FRINTI (vector)	1209
4.3.140	FRINTM (scalar)	1211
4.3.141	FRINTM (vector)	1213
4.3.142	FRINTN (scalar)	1215
4.3.143	FRINTN (vector)	1217
4.3.144	FRINTP (scalar)	1219
4.3.145	FRINTP (vector)	1221
4.3.146	FRINTX (scalar)	1223
4.3.147	FRINTX (vector)	1225
4.3.148	FRINTZ (scalar)	1227
4.3.149	FRINTZ (vector)	1229
4.3.150	FRSQRT	1231
4.3.151	FRSQRTS	1233
4.3.152	FSQRT (scalar)	1235
4.3.153	FSQRT (vector)	1237
4.3.154	FSUB (scalar)	1239
4.3.155	FSUB (vector)	1241
4.3.156	INS (element)	1243
4.3.157	INS (general)	1245

4.3.158	LD1 (multiple structures)	1247
4.3.159	LD1 (single structure)	1251
4.3.160	LD1R	1254
4.3.161	LD2 (multiple structures)	1257
4.3.162	LD2 (single structure)	1259
4.3.163	LD2R	1262
4.3.164	LD3 (multiple structures)	1265
4.3.165	LD3 (single structure)	1268
4.3.166	LD3R	1271
4.3.167	LD4 (multiple structures)	1274
4.3.168	LD4 (single structure)	1277
4.3.169	LD4R	1280
4.3.170	LDNP (SIMD&FP)	1283
4.3.171	LDP (SIMD&FP)	1285
4.3.172	LDR (immediate, SIMD&FP)	1288
4.3.173	LDR (literal, SIMD&FP)	1291
4.3.174	LDR (register, SIMD&FP)	1292
4.3.175	LDUR (SIMD&FP)	1295
4.3.176	MLA (by element)	1297
4.3.177	MLA (vector)	1299
4.3.178	MLS (by element)	1300
4.3.179	MLS (vector)	1302
4.3.180	MOV (element)	1303
4.3.181	MOV (from general)	1304
4.3.182	MOV (scalar)	1306
4.3.183	MOV (to general)	1307
4.3.184	MOV (vector)	1308
4.3.185	MOVI	1309
4.3.186	MUL (by element)	1311
4.3.187	MUL (vector)	1313
4.3.188	MVN	1314
4.3.189	MVNI	1315
4.3.190	NEG (vector)	1317
4.3.191	NOT	1319
4.3.192	ORN (vector)	1320
4.3.193	ORR (vector, immediate)	1321
4.3.194	ORR (vector, register)	1323
4.3.195	PMUL	1324
4.3.196	PMULL, PMULL2	1325
4.3.197	RADDHN, RADDHN2	1327
4.3.198	RAX1	1329
4.3.199	RBIT (vector)	1330
4.3.200	REV16 (vector)	1331
4.3.201	REV32 (vector)	1333
4.3.202	REV64	1335
4.3.203	RSHRN, RSHRN2	1337
4.3.204	RSUBHN, RSUBHN2	1339
4.3.205	SABA	1341
4.3.206	SABAL, SABAL2	1342
4.3.207	SABD	1344
4.3.208	SABDL, SABDL2	1345
4.3.209	SADALP	1347
4.3.210	SADDL, SADDL2	1349
4.3.211	SADDLP	1351
4.3.212	SADDLV	1353

4.3.213	SADDW, SADDW2	1354
4.3.214	SCVTF (scalar, fixed-point)	1356
4.3.215	SCVTF (scalar, integer)	1358
4.3.216	SCVTF (vector, fixed-point)	1360
4.3.217	SCVTF (vector, integer)	1362
4.3.218	SDOT (by element)	1365
4.3.219	SDOT (vector)	1367
4.3.220	SHA1C	1369
4.3.221	SHA1H	1370
4.3.222	SHA1M	1371
4.3.223	SHA1P	1372
4.3.224	SHA1SU0	1373
4.3.225	SHA1SU1	1374
4.3.226	SHA256H	1375
4.3.227	SHA256H2	1376
4.3.228	SHA256SU0	1377
4.3.229	SHA256SU1	1378
4.3.230	SHA512H	1379
4.3.231	SHA512H2	1380
4.3.232	SHA512SU0	1381
4.3.233	SHA512SU1	1382
4.3.234	SHADD	1383
4.3.235	SHL	1384
4.3.236	SHLL, SHLL2	1386
4.3.237	SHRN, SHRN2	1388
4.3.238	SHSUB	1390
4.3.239	SLI	1391
4.3.240	SM3PARTW1	1393
4.3.241	SM3PARTW2	1394
4.3.242	SM3SS1	1395
4.3.243	SM3TT1A	1396
4.3.244	SM3TT1B	1397
4.3.245	SM3TT2A	1398
4.3.246	SM3TT2B	1399
4.3.247	SM4E	1400
4.3.248	SM4EKEY	1401
4.3.249	SMAX	1402
4.3.250	SMAXP	1403
4.3.251	SMAXV	1404
4.3.252	SMIN	1405
4.3.253	SMINP	1406
4.3.254	SMINV	1407
4.3.255	SMLAL, SMLAL2 (by element)	1408
4.3.256	SMLAL, SMLAL2 (vector)	1410
4.3.257	SMLSL, SMLSL2 (by element)	1412
4.3.258	SMLSL, SMLSL2 (vector)	1414
4.3.259	SMOV	1416
4.3.260	SMULL, SMULL2 (by element)	1418
4.3.261	SMULL, SMULL2 (vector)	1420
4.3.262	SQABS	1422
4.3.263	SQADD	1424
4.3.264	SQDMLAL, SQDMLAL2 (by element)	1426
4.3.265	SQDMLAL, SQDMLAL2 (vector)	1429
4.3.266	SQDMLSL, SQDMLSL2 (by element)	1432
4.3.267	SQDMLSL, SQDMLSL2 (vector)	1435

4.3.268	SQDMULH (by element)	1438
4.3.269	SQDMULH (vector)	1440
4.3.270	SQDMULL, SQDMULL2 (by element)	1442
4.3.271	SQDMULL, SQDMULL2 (vector)	1445
4.3.272	SQNEG	1447
4.3.273	SQRDMLAH (by element)	1449
4.3.274	SQRDMLAH (vector)	1452
4.3.275	SQRDMLSH (by element)	1454
4.3.276	SQRDMLSH (vector)	1457
4.3.277	SQRDMULH (by element)	1459
4.3.278	SQRDMULH (vector)	1462
4.3.279	SQRSHL	1464
4.3.280	SQRSHRN, SQRSHRN2	1466
4.3.281	SQRSHRUN, SQRSHRUN2	1469
4.3.282	SQSHL (immediate)	1472
4.3.283	SQSHL (register)	1474
4.3.284	SQSHLU	1476
4.3.285	SQSHRN, SQSHRN2	1478
4.3.286	SQSHRUN, SQSHRUN2	1481
4.3.287	SQSUB	1484
4.3.288	SQXTN, SQXTN2	1486
4.3.289	SQXTUN, SQXTUN2	1488
4.3.290	SRHADD	1490
4.3.291	SRI	1491
4.3.292	SRSHL	1493
4.3.293	SRSHR	1495
4.3.294	SRSRA	1497
4.3.295	SSHL	1499
4.3.296	SSHLL, SSHLL2	1501
4.3.297	SSHR	1503
4.3.298	SSRA	1505
4.3.299	SSUBL, SSUBL2	1507
4.3.300	SSUBW, SSUBW2	1509
4.3.301	ST1 (multiple structures)	1511
4.3.302	ST1 (single structure)	1515
4.3.303	ST2 (multiple structures)	1518
4.3.304	ST2 (single structure)	1520
4.3.305	ST3 (multiple structures)	1523
4.3.306	ST3 (single structure)	1526
4.3.307	ST4 (multiple structures)	1529
4.3.308	ST4 (single structure)	1532
4.3.309	STNP (SIMD&FP)	1535
4.3.310	STP (SIMD&FP)	1537
4.3.311	STR (immediate, SIMD&FP)	1540
4.3.312	STR (register, SIMD&FP)	1543
4.3.313	STUR (SIMD&FP)	1546
4.3.314	SUB (vector)	1548
4.3.315	SUBHN, SUBHN2	1550
4.3.316	SUQADD	1552
4.3.317	SXTL, SXTL2	1554
4.3.318	TBL	1556
4.3.319	TBX	1558
4.3.320	TRN1	1560
4.3.321	TRN2	1562
4.3.322	UABA	1564

4.3.323	UABAL, UABAL2	1565
4.3.324	UABD	1567
4.3.325	UABDL, UABDL2	1568
4.3.326	UADALP	1570
4.3.327	UADDL, UADDL2	1572
4.3.328	UADDLP	1574
4.3.329	UADDLV	1576
4.3.330	UADDW, UADDW2	1577
4.3.331	UCVTF (scalar, fixed-point)	1579
4.3.332	UCVTF (scalar, integer)	1581
4.3.333	UCVTF (vector, fixed-point)	1583
4.3.334	UCVTF (vector, integer)	1585
4.3.335	UDOT (by element)	1588
4.3.336	UDOT (vector)	1590
4.3.337	UHADD	1592
4.3.338	UHSUB	1593
4.3.339	UMAX	1594
4.3.340	UMAXP	1595
4.3.341	UMAXV	1596
4.3.342	UMIN	1597
4.3.343	UMINP	1598
4.3.344	UMINV	1599
4.3.345	UMLAL, UMLAL2 (by element)	1600
4.3.346	UMLAL, UMLAL2 (vector)	1602
4.3.347	UMLSL, UMLSL2 (by element)	1604
4.3.348	UMLSL, UMLSL2 (vector)	1606
4.3.349	UMOV	1608
4.3.350	UMULL, UMULL2 (by element)	1610
4.3.351	UMULL, UMULL2 (vector)	1612
4.3.352	UQADD	1614
4.3.353	UQRSHL	1616
4.3.354	UQRSHRN, UQRSHRN2	1618
4.3.355	UQSHL (immediate)	1621
4.3.356	UQSHL (register)	1623
4.3.357	UQSHRN, UQSHRN2	1625
4.3.358	UQSUB	1628
4.3.359	UQXTN, UQXTN2	1630
4.3.360	URECPE	1632
4.3.361	URHADD	1633
4.3.362	URSHL	1634
4.3.363	URSHR	1636
4.3.364	URSQRTE	1638
4.3.365	URSRA	1639
4.3.366	USHL	1641
4.3.367	USHLL, USHLL2	1643
4.3.368	USHR	1645
4.3.369	USQADD	1647
4.3.370	USRA	1649
4.3.371	USUBL, USUBL2	1651
4.3.372	USUBW, USUBW2	1653
4.3.373	UXTL, UXTL2	1655
4.3.374	UZP1	1657
4.3.375	UZP2	1659
4.3.376	XAR	1661
4.3.377	XTN, XTN2	1662



4.3.378	ZIP1	1664
4.3.379	ZIP2	1666
4.4	Morello instructions	1668
4.4.1	ADD (extended register)	1668
4.4.2	ADD (immediate)	1669
4.4.3	ADRDP	1670
4.4.4	ADRP	1671
4.4.5	ALIGND	1672
4.4.6	ALIGNU	1673
4.4.7	BICFLGS (immediate)	1674
4.4.8	BICFLGS (register)	1675
4.4.9	BLR (indirect)	1676
4.4.10	BLR (memory indirect)	1677
4.4.11	BLRR	1678
4.4.12	BLRS (capability)	1679
4.4.13	BLRS (pair of capabilities)	1680
4.4.14	BR (indirect)	1681
4.4.15	BR (memory indirect)	1682
4.4.16	BRR	1683
4.4.17	BRS (capability)	1684
4.4.18	BRS (pair of capabilities)	1685
4.4.19	BUILD	1686
4.4.20	BX	1687
4.4.21	CAS	1688
4.4.22	CASA	1689
4.4.23	CASAL	1690
4.4.24	CASL	1691
4.4.25	CFHI	1692
4.4.26	CHKEQ	1693
4.4.27	CHKSLD	1694
4.4.28	CHKSS	1695
4.4.29	CHKSSU	1696
4.4.30	CHKTGD	1697
4.4.31	CLRPERM (immediate)	1698
4.4.32	CLRPERM (register)	1699
4.4.33	CLRTAG	1700
4.4.34	CMP	1701
4.4.35	CPY	1702
4.4.36	CPYTYPE	1703
4.4.37	CPYVALUE	1704
4.4.38	CSEAL	1705
4.4.39	CSEL	1706
4.4.40	CTHI	1707
4.4.41	CVT (flag setting)	1708
4.4.42	CVT (not flag setting)	1709
4.4.43	CVTD (flag setting)	1710
4.4.44	CVTD (not flag setting)	1711
4.4.45	CVTDZ	1712
4.4.46	CVTP (flag setting)	1713
4.4.47	CVTP (not flag setting)	1714
4.4.48	CVTPZ	1715
4.4.49	CVTZ	1716
4.4.50	EORFLGS (immediate)	1717
4.4.51	EORFLGS (register)	1718
4.4.52	GCBASE	1719

Contents

4.4.53	GCFLGS	1720
4.4.54	GCLEN	1721
4.4.55	GCLIM	1722
4.4.56	GCOFF	1723
4.4.57	GCPERM	1724
4.4.58	GCSEAL	1725
4.4.59	GCTAG	1726
4.4.60	GCTYPE	1727
4.4.61	GCVALUE	1728
4.4.62	LDAPR	1729
4.4.63	LDAR (capability, alternate base)	1730
4.4.64	LDAR (capability, normal base)	1731
4.4.65	LDAR (integer)	1732
4.4.66	LDARB	1733
4.4.67	LDAXP	1734
4.4.68	LDAXR	1735
4.4.69	LDCT	1736
4.4.70	LDNP	1737
4.4.71	LDP (post-indexed)	1738
4.4.72	LDP (pre-indexed)	1740
4.4.73	LDP (unsigned offset)	1742
4.4.74	LDPBLR	1743
4.4.75	LDPBR	1744
4.4.76	LDR (literal)	1745
4.4.77	LDR (post-indexed)	1746
4.4.78	LDR (pre-indexed)	1747
4.4.79	LDR (register offset, capability, alternate base)	1748
4.4.80	LDR (register offset, capability, normal base)	1750
4.4.81	LDR (register offset, integer)	1751
4.4.82	LDR (register offset, SIMD&FP)	1753
4.4.83	LDR (unsigned offset, capability, alternate base)	1755
4.4.84	LDR (unsigned offset, capability, normal base)	1756
4.4.85	LDR (unsigned offset, integer)	1757
4.4.86	LDRB (register offset)	1759
4.4.87	LDRB (unsigned offset)	1760
4.4.88	LDRH	1761
4.4.89	LDRSB	1763
4.4.90	LDRSH	1765
4.4.91	LDTR	1767
4.4.92	LDUR (capability, alternate base)	1768
4.4.93	LDUR (capability, normal base)	1769
4.4.94	LDUR (integer)	1770
4.4.95	LDUR (SIMD&FP)	1772
4.4.96	LDURB	1774
4.4.97	LDURH	1775
4.4.98	LDURSB	1776
4.4.99	LDURSH	1778
4.4.100	LDURSW	1780
4.4.101	LDXP	1781
4.4.102	LDXR	1782
4.4.103	MOV	1783
4.4.104	MRS	1784
4.4.105	MSR	1785
4.4.106	ORRFLGS (immediate)	1786
4.4.107	ORRFLGS (register)	1787

4.4.108	RET	1788
4.4.109	RETR	1789
4.4.110	RETS (capability)	1790
4.4.111	RETS (pair of capabilities)	1791
4.4.112	RRLLEN	1792
4.4.113	RRMASK	1793
4.4.114	SCBNDS (immediate)	1794
4.4.115	SCBNDS (register)	1795
4.4.116	SCBNDSE	1796
4.4.117	SCFLGS	1797
4.4.118	SCOFF	1798
4.4.119	SCTAG	1799
4.4.120	SCVALUE	1800
4.4.121	SEAL (capability)	1801
4.4.122	SEAL (immediate)	1802
4.4.123	STCT	1803
4.4.124	STLR (capability, alternate base)	1804
4.4.125	STLR (capability, normal base)	1805
4.4.126	STLR (integer)	1806
4.4.127	STLRB	1807
4.4.128	STLXP	1808
4.4.129	STLXR	1810
4.4.130	STNP	1812
4.4.131	STP (post-indexed)	1813
4.4.132	STP (pre-indexed)	1815
4.4.133	STP (unsigned offset)	1817
4.4.134	STR (post-indexed)	1818
4.4.135	STR (pre-indexed)	1819
4.4.136	STR (register offset, capability, alternate base)	1820
4.4.137	STR (register offset, capability, normal base)	1822
4.4.138	STR (register offset, integer)	1824
4.4.139	STR (register offset, SIMD&FP)	1826
4.4.140	STR (unsigned offset, capability, alternate base)	1828
4.4.141	STR (unsigned offset, capability, normal base)	1829
4.4.142	STR (unsigned offset, integer)	1830
4.4.143	STRB (register offset)	1832
4.4.144	STRB (unsigned offset)	1833
4.4.145	STRH	1834
4.4.146	STTR	1836
4.4.147	STUR (capability, alternate base)	1837
4.4.148	STUR (capability, normal base)	1838
4.4.149	STUR (integer)	1839
4.4.150	STUR (SIMD&FP)	1840
4.4.151	STURB	1842
4.4.152	STURH	1843
4.4.153	STXP	1844
4.4.154	STXR	1846
4.4.155	SUB	1848
4.4.156	SUBS	1849
4.4.157	SWP	1850
4.4.158	SWPA	1851
4.4.159	SWPAL	1852
4.4.160	SWPL	1853
4.4.161	UNSEAL	1854
4.5	Index by encoding	1855

**Chapter 5**

**Pseudocode definitions**

5.1	aarch64/debug/breakpoint/AArch64.BreakpointMatch . . . . .	1962
5.2	aarch64/debug/breakpoint/AArch64.BreakpointValueMatch . . . . .	1962
5.3	aarch64/debug/breakpoint/AArch64.StateMatch . . . . .	1963
5.4	aarch64/debug/enables/AArch64.GenerateDebugExceptions . . . . .	1964
5.5	aarch64/debug/enables/AArch64.GenerateDebugExceptionsFrom . . . . .	1964
5.6	aarch64/debug/pmu/AArch64.CheckForPMUOverflow . . . . .	1964
5.7	aarch64/debug/pmu/AArch64.CountEvents . . . . .	1965
5.8	aarch64/debug/statisticalprofiling/CheckProfilingBufferAccess . . . . .	1966
5.9	aarch64/debug/statisticalprofiling/CheckStatisticalProfilingAccess . . . . .	1966
5.10	aarch64/debug/statisticalprofiling/CollectContextIDR1 . . . . .	1966
5.11	aarch64/debug/statisticalprofiling/CollectContextIDR2 . . . . .	1966
5.12	aarch64/debug/statisticalprofiling/CollectPhysicalAddress . . . . .	1966
5.13	aarch64/debug/statisticalprofiling/CollectRecord . . . . .	1967
5.14	aarch64/debug/statisticalprofiling/CollectTimeStamp . . . . .	1967
5.15	aarch64/debug/statisticalprofiling/OpType . . . . .	1967
5.16	aarch64/debug/statisticalprofiling/ProfilingBufferEnabled . . . . .	1968
5.17	aarch64/debug/statisticalprofiling/ProfilingBufferOwner . . . . .	1968
5.18	aarch64/debug/statisticalprofiling/ProfilingSynchronizationBarrier . . . . .	1968
5.19	aarch64/debug/statisticalprofiling/StatisticalProfilingEnabled . . . . .	1968
5.20	aarch64/debug/statisticalprofiling/SysRegAccess . . . . .	1968
5.21	aarch64/debug/statisticalprofiling/TimeStamp . . . . .	1968
5.22	aarch64/debug/takeexceptiondbg/AArch64.TakeExceptionInDebugState . . . . .	1969
5.23	aarch64/debug/watchpoint/AArch64.WatchpointByteMatch . . . . .	1969
5.24	aarch64/debug/watchpoint/AArch64.WatchpointMatch . . . . .	1970
5.25	aarch64/exceptions/aborts/AArch64.Abort . . . . .	1970
5.26	aarch64/exceptions/aborts/AArch64.AbortSyndrome . . . . .	1971
5.27	aarch64/exceptions/aborts/AArch64.CheckPCAlignment . . . . .	1971
5.28	aarch64/exceptions/aborts/AArch64.DataAbort . . . . .	1971
5.29	aarch64/exceptions/aborts/AArch64.InstructionAbort . . . . .	1971
5.30	aarch64/exceptions/aborts/AArch64.PCAlignmentFault . . . . .	1972
5.31	aarch64/exceptions/aborts/AArch64.SPAlignmentFault . . . . .	1972
5.32	aarch64/exceptions/aborts/CapabilityFault . . . . .	1972
5.33	aarch64/exceptions/aborts/CheckCapability . . . . .	1973
5.34	aarch64/exceptions/aborts/CheckPCCCapability . . . . .	1973
5.35	aarch64/exceptions/asynch/AArch64.TakePhysicalFIQException . . . . .	1973
5.36	aarch64/exceptions/asynch/AArch64.TakePhysicalIRQException . . . . .	1974
5.37	aarch64/exceptions/asynch/AArch64.TakePhysicalSErrorException . . . . .	1974
5.38	aarch64/exceptions/asynch/AArch64.TakeVirtualFIQException . . . . .	1974
5.39	aarch64/exceptions/asynch/AArch64.TakeVirtualIRQException . . . . .	1975
5.40	aarch64/exceptions/asynch/AArch64.TakeVirtualSErrorException . . . . .	1975
5.41	aarch64/exceptions/debug/AArch64.BreakpointException . . . . .	1975
5.42	aarch64/exceptions/debug/AArch64.SoftwareBreakpoint . . . . .	1976
5.43	aarch64/exceptions/debug/AArch64.SoftwareStepException . . . . .	1976
5.44	aarch64/exceptions/debug/AArch64.VectorCatchException . . . . .	1976
5.45	aarch64/exceptions/debug/AArch64.WatchpointException . . . . .	1976
5.46	aarch64/exceptions/exceptions/AArch64.ExceptionClass . . . . .	1977
5.47	aarch64/exceptions/exceptions/AArch64.ReportException . . . . .	1977
5.48	aarch64/exceptions/exceptions/AArch64.ResetControlRegisters . . . . .	1978
5.49	aarch64/exceptions/exceptions/AArch64.TakeReset . . . . .	1978
5.50	aarch64/exceptions/ieeefp/AArch64.FPTrappedException . . . . .	1979
5.51	aarch64/exceptions/syscalls/AArch64.CallHypervisor . . . . .	1979
5.52	aarch64/exceptions/syscalls/AArch64.CallSecureMonitor . . . . .	1979
5.53	aarch64/exceptions/syscalls/AArch64.CallSupervisor . . . . .	1980
5.54	aarch64/exceptions/takeexception/AArch64.TakeException . . . . .	1980

5.55	aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrap . . . . .	1981
5.56	aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrapSyndrome . . . . .	1981
5.57	aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap . . . . .	1982
5.58	aarch64/exceptions/traps/AArch64.CheckCP15InstrCoarseTraps . . . . .	1983
5.59	aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled . . . . .	1983
5.60	aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap . . . . .	1983
5.61	aarch64/exceptions/traps/AArch64.CheckForSMCUnDefOrTrap . . . . .	1983
5.62	aarch64/exceptions/traps/AArch64.CheckForWFXTrap . . . . .	1984
5.63	aarch64/exceptions/traps/AArch64.CheckIllegalState . . . . .	1984
5.64	aarch64/exceptions/traps/AArch64.MonitorModeTrap . . . . .	1984
5.65	aarch64/exceptions/traps/AArch64.SystemAccessTrap . . . . .	1984
5.66	aarch64/exceptions/traps/AArch64.SystemAccessTrapSyndrome . . . . .	1985
5.67	aarch64/exceptions/traps/AArch64.UndefinedFault . . . . .	1985
5.68	aarch64/exceptions/traps/AArch64.WFXTrap . . . . .	1986
5.69	aarch64/exceptions/traps/CapabilityAccessTrap . . . . .	1986
5.70	aarch64/exceptions/traps/CheckCapabilitiesEnabled . . . . .	1986
5.71	aarch64/exceptions/traps/CheckFPAdvSIMDEnabled64 . . . . .	1987
5.72	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL0 . . . . .	1987
5.73	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL1 . . . . .	1987
5.74	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL2 . . . . .	1987
5.75	aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL3 . . . . .	1987
5.76	aarch64/exceptions/traps/IsAccessToCapabilitiesEnabledAtEL . . . . .	1988
5.77	aarch64/exceptions/traps/IsInC64 . . . . .	1988
5.78	aarch64/exceptions/traps/IsTagSettingDisabled . . . . .	1988
5.79	aarch64/exceptions/traps/TargetELForCapabilityExceptions . . . . .	1988
5.80	aarch64/functions/aborts/AArch64.CreateFaultRecord . . . . .	1988
5.81	aarch64/functions/aborts/AArch64.FaultSyndrome . . . . .	1989
5.82	aarch64/functions/exclusive/AArch64.ExclusiveMonitorsPass . . . . .	1989
5.83	aarch64/functions/exclusive/AArch64.IsExclusiveVA . . . . .	1990
5.84	aarch64/functions/exclusive/AArch64.MarkExclusiveVA . . . . .	1990
5.85	aarch64/functions/exclusive/AArch64.SetExclusiveMonitors . . . . .	1990
5.86	aarch64/functions/fusedrstep/FPRecipStepFused . . . . .	1990
5.87	aarch64/functions/fusedrstep/FPRecipStepFused . . . . .	1991
5.88	aarch64/functions/memory/AArch64.CheckAlignment . . . . .	1991
5.89	aarch64/functions/memory/AArch64.MemSingle . . . . .	1992
5.90	aarch64/functions/memory/AArch64.TaggedMemSingle . . . . .	1992
5.91	aarch64/functions/memory/AArch64.TranslateAddressForAtomicAccess . . . . .	1993
5.92	aarch64/functions/memory/CapabilityTag . . . . .	1993
5.93	aarch64/functions/memory/CheckSPAlignment . . . . .	1994
5.94	aarch64/functions/memory/Mem . . . . .	1995
5.95	aarch64/functions/memory/MemAtomic . . . . .	1997
5.96	aarch64/functions/memory/MemAtomicC . . . . .	1997
5.97	aarch64/functions/memory/MemAtomicCompareAndSwap . . . . .	1998
5.98	aarch64/functions/memory/MemAtomicCompareAndSwapC . . . . .	1998
5.99	aarch64/functions/ras/AArch64.ESBOperation . . . . .	1999
5.100	aarch64/functions/ras/AArch64.PhysicalSErrorSyndrome . . . . .	1999
5.101	aarch64/functions/ras/AArch64.ReportDeferredSError . . . . .	1999
5.102	aarch64/functions/ras/AArch64.vESBOperation . . . . .	2000
5.103	aarch64/functions/registers/AArch64.MaybeZeroRegisterUppers . . . . .	2000
5.104	aarch64/functions/registers/AArch64.ResetGeneralRegisters . . . . .	2000
5.105	aarch64/functions/registers/AArch64.ResetSIMDFPRegisters . . . . .	2000
5.106	aarch64/functions/registers/AArch64.ResetSpecialRegisters . . . . .	2001
5.107	aarch64/functions/registers/AArch64.ResetSystemRegisters . . . . .	2001
5.108	aarch64/functions/registers/C . . . . .	2001
5.109	aarch64/functions/registers/CSP . . . . .	2001

5.110	aarch64/functions/registers/CapIsSystemAccessEnabled	2002
5.111	aarch64/functions/registers/Capability	2002
5.112	aarch64/functions/registers/DDC	2002
5.113	aarch64/functions/registers/IsInRestricted	2003
5.114	aarch64/functions/registers/PC	2003
5.115	aarch64/functions/registers/PCC	2004
5.116	aarch64/functions/registers/SP	2004
5.117	aarch64/functions/registers/V	2005
5.118	aarch64/functions/registers/VirtualAddress	2005
5.119	aarch64/functions/registers/VirtualAddressType	2005
5.120	aarch64/functions/registers/Vpart	2005
5.121	aarch64/functions/registers/X	2006
5.122	aarch64/functions/sysregisters/CCTLR	2006
5.123	aarch64/functions/sysregisters/CELR	2006
5.124	aarch64/functions/sysregisters/CNTKCTL	2007
5.125	aarch64/functions/sysregisters/CNTKCTLType	2007
5.126	aarch64/functions/sysregisters/CPACR	2007
5.127	aarch64/functions/sysregisters/CPACRType	2007
5.128	aarch64/functions/sysregisters/CVBAR	2007
5.129	aarch64/functions/sysregisters/ELR	2008
5.130	aarch64/functions/sysregisters/ESR	2008
5.131	aarch64/functions/sysregisters/ESRType	2009
5.132	aarch64/functions/sysregisters/FAR	2009
5.133	aarch64/functions/sysregisters/MAIR	2009
5.134	aarch64/functions/sysregisters/MAIRType	2010
5.135	aarch64/functions/sysregisters/SCTLR	2010
5.136	aarch64/functions/sysregisters/SCTLRType	2010
5.137	aarch64/functions/sysregisters/VBAR	2010
5.138	aarch64/functions/system/AArch64.CheckSystemAccess	2010
5.139	aarch64/functions/system/AArch64.ExecutingATS1xPInstr	2011
5.140	aarch64/functions/system/AArch64.SysInstr	2011
5.141	aarch64/functions/system/AArch64.SysInstrInputIsCapability	2011
5.142	aarch64/functions/system/AArch64.SysInstrWithCapability	2011
5.143	aarch64/functions/system/AArch64.SysInstrWithResult	2012
5.144	aarch64/functions/system/AArch64.SysRegRead	2012
5.145	aarch64/functions/system/AArch64.SysRegWrite	2012
5.146	aarch64/functions/virtualaddress/VAAdd	2012
5.147	aarch64/functions/virtualaddress/VACheckAddress	2012
5.148	aarch64/functions/virtualaddress/VACheckPerm	2012
5.149	aarch64/functions/virtualaddress/VAFromBits64	2013
5.150	aarch64/functions/virtualaddress/VAFromCapability	2013
5.151	aarch64/functions/virtualaddress/VAFromPCC	2013
5.152	aarch64/functions/virtualaddress/VAIsBits64	2013
5.153	aarch64/functions/virtualaddress/VAIsCapability	2014
5.154	aarch64/functions/virtualaddress/VAIsPCCRelative	2014
5.155	aarch64/functions/virtualaddress/VAToBits64	2014
5.156	aarch64/functions/virtualaddress/VAToCapability	2014
5.157	aarch64/functions/virtualaddress/VAddress	2014
5.158	aarch64/instrs/branch/eret/AArch64.ExceptionReturn	2014
5.159	aarch64/instrs/branch/eret/AArch64.ExceptionReturnToCapability	2015
5.160	aarch64/instrs/countop/CountOp	2015
5.161	aarch64/instrs/extendreg/DecodeRegExtend	2015
5.162	aarch64/instrs/extendreg/ExtendReg	2016
5.163	aarch64/instrs/extendreg/ExtendType	2016
5.164	aarch64/instrs/float/arithmetic/max-min/fpmaxminop/FPMaxMinOp	2016

5.165	aarch64/instrs/float/arithmetic/unary/fpunaryop/FPUnaryOp	2016
5.166	aarch64/instrs/float/convert/fpconvop/FPConvOp	2016
5.167	aarch64/instrs/integer/bitfield/bfxpreferred/BFXPreferred	2016
5.168	aarch64/instrs/integer/bitmasks/DecodeBitMasks	2017
5.169	aarch64/instrs/integer/ins-ext/insert/movewide/movewideop/MoveWideOp	2018
5.170	aarch64/instrs/integer/logical/movwpreferred/MoveWidePreferred	2018
5.171	aarch64/instrs/integer/shiftreg/DecodeShift	2019
5.172	aarch64/instrs/integer/shiftreg/ShiftReg	2019
5.173	aarch64/instrs/integer/shiftreg/ShiftType	2019
5.174	aarch64/instrs/logicalop/LogicalOp	2019
5.175	aarch64/instrs/memory/memop/MemAtomicOp	2019
5.176	aarch64/instrs/memory/memop/MemOp	2019
5.177	aarch64/instrs/memory/prefetch/Prefetch	2020
5.178	aarch64/instrs/system/barriers/barrierop/MemBarrierOp	2020
5.179	aarch64/instrs/system/hints/syshintop/SystemHintOp	2020
5.180	aarch64/instrs/system/register/cpsr/pstatefield/PSTATEField	2020
5.181	aarch64/instrs/system/sysops/sysop/SysOp	2020
5.182	aarch64/instrs/system/sysops/sysop/SystemOp	2021
5.183	aarch64/instrs/vector/arithmetic/binary/uniform/logical/bsl-eor/vbitop/VBitOp	2021
5.184	aarch64/instrs/vector/arithmetic/unary/cmp/compareop/CompareOp	2021
5.185	aarch64/instrs/vector/logical/immediateop/ImmediateOp	2022
5.186	aarch64/instrs/vector/reduce/reduceop/Reduce	2022
5.187	aarch64/instrs/vector/reduce/reduceop/ReduceOp	2022
5.188	aarch64/translation/attrs/AArch64.CombineS1S2Desc	2022
5.189	aarch64/translation/attrs/AArch64.InstructionDevice	2023
5.190	aarch64/translation/attrs/AArch64.S1AttrDecode	2023
5.191	aarch64/translation/attrs/AArch64.TranslateAddressS1Off	2024
5.192	aarch64/translation/checks/AArch64.AccessIsPrivileged	2025
5.193	aarch64/translation/checks/AArch64.AccessUsesEL	2025
5.194	aarch64/translation/checks/AArch64.CheckLoadTagsPermission	2025
5.195	aarch64/translation/checks/AArch64.CheckPermission	2025
5.196	aarch64/translation/checks/AArch64.CheckS2Permission	2026
5.197	aarch64/translation/checks/AArch64.CheckStoreTagsPermission	2027
5.198	aarch64/translation/debug/AArch64.CheckBreakpoint	2027
5.199	aarch64/translation/debug/AArch64.CheckDebug	2027
5.200	aarch64/translation/debug/AArch64.CheckWatchpoint	2028
5.201	aarch64/translation/faults/AArch64.AccessFlagFault	2028
5.202	aarch64/translation/faults/AArch64.AddressSizeFault	2028
5.203	aarch64/translation/faults/AArch64.AlignmentFault	2029
5.204	aarch64/translation/faults/AArch64.AsynchExternalAbort	2029
5.205	aarch64/translation/faults/AArch64.DebugFault	2029
5.206	aarch64/translation/faults/AArch64.NoFault	2029
5.207	aarch64/translation/faults/AArch64.PermissionFault	2030
5.208	aarch64/translation/faults/AArch64.TranslationFault	2030
5.209	aarch64/translation/translation/AArch64.CheckAndUpdateDescriptor	2030
5.210	aarch64/translation/translation/AArch64.FirstStageTranslate	2031
5.211	aarch64/translation/translation/AArch64.FirstStageTranslateWithTag	2031
5.212	aarch64/translation/translation/AArch64.FullTranslate	2032
5.213	aarch64/translation/translation/AArch64.FullTranslateWithTag	2032
5.214	aarch64/translation/translation/AArch64.IsStageOneEnabled	2032
5.215	aarch64/translation/translation/AArch64.SecondStageTranslate	2033
5.216	aarch64/translation/translation/AArch64.SecondStageWalk	2033
5.217	aarch64/translation/translation/AArch64.TranslateAddress	2034
5.218	aarch64/translation/translation/AArch64.TranslateAddressWithTag	2034
5.219	aarch64/translation/walk/AArch64.TranslationTableWalk	2034

Contents

5.220	aarch64/translation/walk/EffectiveHWU . . . . .	2040
5.221	shared/debug/ClearStickyErrors/ClearStickyErrors . . . . .	2041
5.222	shared/debug/DebugTarget/DebugTarget . . . . .	2041
5.223	shared/debug/DebugTarget/DebugTargetFrom . . . . .	2041
5.224	shared/debug/DoubleLockStatus/DoubleLockStatus . . . . .	2041
5.225	shared/debug/authentication/AllowExternalDebugAccess . . . . .	2041
5.226	shared/debug/authentication/AllowExternalPMUAccess . . . . .	2042
5.227	shared/debug/authentication/Debug_authentication . . . . .	2042
5.228	shared/debug/authentication/ExternalInvasiveDebugEnabled . . . . .	2042
5.229	shared/debug/authentication/ExternalNoninvasiveDebugAllowed . . . . .	2042
5.230	shared/debug/authentication/ExternalNoninvasiveDebugEnabled . . . . .	2042
5.231	shared/debug/authentication/ExternalSecureInvasiveDebugEnabled . . . . .	2043
5.232	shared/debug/authentication/ExternalSecureNoninvasiveDebugEnabled . . . . .	2043
5.233	shared/debug/authentication/IsCorePowered . . . . .	2043
5.234	shared/debug/breakpoint/CheckValidStateMatch . . . . .	2043
5.235	shared/debug/cti/CTI_SetEventLevel . . . . .	2044
5.236	shared/debug/cti/CTI_SignalEvent . . . . .	2044
5.237	shared/debug/cti/CrossTrigger . . . . .	2044
5.238	shared/debug/dccanditr/CDBGDTR_EL0 . . . . .	2044
5.239	shared/debug/dccanditr/CheckForDCCInterrupts . . . . .	2045
5.240	shared/debug/dccanditr/DBGDTRRX_EL0 . . . . .	2045
5.241	shared/debug/dccanditr/DBGDTRTX_EL0 . . . . .	2046
5.242	shared/debug/dccanditr/DBGDTR_EL0 . . . . .	2046
5.243	shared/debug/dccanditr/DTR . . . . .	2047
5.244	shared/debug/dccanditr/EDITR . . . . .	2047
5.245	shared/debug/halting/DCPSInstruction . . . . .	2047
5.246	shared/debug/halting/DRPSInstruction . . . . .	2048
5.247	shared/debug/halting/DebugHalt . . . . .	2048
5.248	shared/debug/halting/DisableITRAndResumeInstructionPrefetch . . . . .	2049
5.249	shared/debug/halting/ExecuteA64 . . . . .	2049
5.250	shared/debug/halting/ExecuteT32 . . . . .	2049
5.251	shared/debug/halting/ExitDebugState . . . . .	2049
5.252	shared/debug/halting/Halt . . . . .	2049
5.253	shared/debug/halting/HaltOnBreakpointOrWatchpoint . . . . .	2050
5.254	shared/debug/halting/Halted . . . . .	2050
5.255	shared/debug/halting/HaltingAllowed . . . . .	2050
5.256	shared/debug/halting/Restarting . . . . .	2051
5.257	shared/debug/halting/StopInstructionPrefetchAndEnableITR . . . . .	2051
5.258	shared/debug/halting/UpdateEDSCRFIELDS . . . . .	2051
5.259	shared/debug/haltingevents/CheckExceptionCatch . . . . .	2051
5.260	shared/debug/haltingevents/CheckHaltingStep . . . . .	2052
5.261	shared/debug/haltingevents/CheckOSUnlockCatch . . . . .	2052
5.262	shared/debug/haltingevents/CheckPendingOSUnlockCatch . . . . .	2052
5.263	shared/debug/haltingevents/CheckResetCatch . . . . .	2052
5.264	shared/debug/haltingevents/CheckResetCatch . . . . .	2052
5.265	shared/debug/haltingevents/CheckSoftwareAccessToDebugRegisters . . . . .	2053
5.266	shared/debug/haltingevents/ExternalDebugRequest . . . . .	2053
5.267	shared/debug/haltingevents/HaltingStep_DidNotStep . . . . .	2053
5.268	shared/debug/haltingevents/HaltingStep_SteppedEX . . . . .	2053
5.269	shared/debug/haltingevents/RunHaltingStep . . . . .	2053
5.270	shared/debug/interrupts/ExternalDebugInterruptsDisabled . . . . .	2053
5.271	shared/debug/interrupts/InterruptID . . . . .	2054
5.272	shared/debug/interrupts/SetInterruptRequestLevel . . . . .	2054
5.273	shared/debug/samplebasedprofiling/CreatePCSample . . . . .	2054
5.274	shared/debug/samplebasedprofiling/EDPCSRlo . . . . .	2054



5.275	shared/debug/samplebasedprofiling/PCSample . . . . .	2054
5.276	shared/debug/samplebasedprofiling/PMPCSR . . . . .	2055
5.277	shared/debug/softwarestep/CheckSoftwareStep . . . . .	2055
5.278	shared/debug/softwarestep/DebugExceptionReturnSS . . . . .	2055
5.279	shared/debug/softwarestep/SSAdvance . . . . .	2056
5.280	shared/debug/softwarestep/SoftwareStep_DidNotStep . . . . .	2056
5.281	shared/debug/softwarestep/SoftwareStep_SteppedEX . . . . .	2056
5.282	shared/exceptions/exceptions/ConditionSyndrome . . . . .	2056
5.283	shared/exceptions/exceptions/Exception . . . . .	2057
5.284	shared/exceptions/exceptions/ExceptionRecord . . . . .	2057
5.285	shared/exceptions/exceptions/ExceptionSyndrome . . . . .	2058
5.286	shared/exceptions/traps/ReservedValue . . . . .	2058
5.287	shared/exceptions/traps/UnallocatedEncoding . . . . .	2058
5.288	shared/functions/aborts/EncodeLDFSC . . . . .	2058
5.289	shared/functions/aborts/IPAValid . . . . .	2059
5.290	shared/functions/aborts/IsAsyncAbort . . . . .	2059
5.291	shared/functions/aborts/IsDebugException . . . . .	2059
5.292	shared/functions/aborts/IsExternalAbort . . . . .	2059
5.293	shared/functions/aborts/IsExternalSyncAbort . . . . .	2060
5.294	shared/functions/aborts/IsFault . . . . .	2060
5.295	shared/functions/aborts/IsSErrorInterrupt . . . . .	2060
5.296	shared/functions/aborts/IsSecondStage . . . . .	2060
5.297	shared/functions/aborts/LSInstructionSyndrome . . . . .	2060
5.298	shared/functions/capability/CAP_BASE_EXP_HI_BIT . . . . .	2060
5.299	shared/functions/capability/CAP_BASE_HI_BIT . . . . .	2061
5.300	shared/functions/capability/CAP_BASE_LO_BIT . . . . .	2061
5.301	shared/functions/capability/CAP_BASE_MANTISSA_LO_BIT . . . . .	2061
5.302	shared/functions/capability/CAP_BASE_MANTISSA_NUM_BITS . . . . .	2061
5.303	shared/functions/capability/CAP_BOUND_MAX . . . . .	2061
5.304	shared/functions/capability/CAP_BOUND_MIN . . . . .	2061
5.305	shared/functions/capability/CAP_BOUND_NUM_BITS . . . . .	2061
5.306	shared/functions/capability/CAP_FLAGS_HI_BIT . . . . .	2061
5.307	shared/functions/capability/CAP_FLAGS_LO_BIT . . . . .	2061
5.308	shared/functions/capability/CAP_IE_BIT . . . . .	2061
5.309	shared/functions/capability/CAP_LENGTH_NUM_BITS . . . . .	2061
5.310	shared/functions/capability/CAP_LIMIT_EXP_HI_BIT . . . . .	2062
5.311	shared/functions/capability/CAP_LIMIT_HI_BIT . . . . .	2062
5.312	shared/functions/capability/CAP_LIMIT_LO_BIT . . . . .	2062
5.313	shared/functions/capability/CAP_LIMIT_MANTISSA_LO_BIT . . . . .	2062
5.314	shared/functions/capability/CAP_LIMIT_MANTISSA_NUM_BITS . . . . .	2062
5.315	shared/functions/capability/CAP_LIMIT_NUM_BITS . . . . .	2062
5.316	shared/functions/capability/CAP_MAX_ENCODEABLE_EXPONENT . . . . .	2062
5.317	shared/functions/capability/CAP_MAX_EXPONENT . . . . .	2062
5.318	shared/functions/capability/CAP_MAX_FIXED_SEAL_TYPE . . . . .	2062
5.319	shared/functions/capability/CAP_MAX_OBJECT_TYPE . . . . .	2062
5.320	shared/functions/capability/CAP_MW . . . . .	2062
5.321	shared/functions/capability/CAP_NO_SEALING . . . . .	2063
5.322	shared/functions/capability/CAP_OTYPE_HI_BIT . . . . .	2063
5.323	shared/functions/capability/CAP_OTYPE_LO_BIT . . . . .	2063
5.324	shared/functions/capability/CAP_OTYPE_NUM_BITS . . . . .	2063
5.325	shared/functions/capability/CAP_PERMS_HI_BIT . . . . .	2063
5.326	shared/functions/capability/CAP_PERMS_LO_BIT . . . . .	2063
5.327	shared/functions/capability/CAP_PERMS_NUM_BITS . . . . .	2063
5.328	shared/functions/capability/CAP_PERM_BRANCH_SEALED_PAIR . . . . .	2063
5.329	shared/functions/capability/CAP_PERM_COMPARTMENT_ID . . . . .	2063

5.330	shared/functions/capability/CAP_PERM_EXECUTE . . . . .	2063
5.331	shared/functions/capability/CAP_PERM_EXECUTIVE . . . . .	2063
5.332	shared/functions/capability/CAP_PERM_GLOBAL . . . . .	2064
5.333	shared/functions/capability/CAP_PERM_LOAD . . . . .	2064
5.334	shared/functions/capability/CAP_PERM_LOAD_CAP . . . . .	2064
5.335	shared/functions/capability/CAP_PERM_MUTABLE_LOAD . . . . .	2064
5.336	shared/functions/capability/CAP_PERM_NONE . . . . .	2064
5.337	shared/functions/capability/CAP_PERM_SEAL . . . . .	2064
5.338	shared/functions/capability/CAP_PERM_STORE . . . . .	2064
5.339	shared/functions/capability/CAP_PERM_STORE_CAP . . . . .	2064
5.340	shared/functions/capability/CAP_PERM_STORE_LOCAL . . . . .	2064
5.341	shared/functions/capability/CAP_PERM_SYSTEM . . . . .	2064
5.342	shared/functions/capability/CAP_PERM_UNSEAL . . . . .	2064
5.343	shared/functions/capability/CAP_SEAL_TYPE_LB . . . . .	2065
5.344	shared/functions/capability/CAP_SEAL_TYPE_LPB . . . . .	2065
5.345	shared/functions/capability/CAP_SEAL_TYPE_RB . . . . .	2065
5.346	shared/functions/capability/CAP_TAG_BIT . . . . .	2065
5.347	shared/functions/capability/CAP_VALUE_FOR_BOUND_HI_BIT . . . . .	2065
5.348	shared/functions/capability/CAP_VALUE_FOR_BOUND_NUM_BITS . . . . .	2065
5.349	shared/functions/capability/CAP_VALUE_HI_BIT . . . . .	2065
5.350	shared/functions/capability/CAP_VALUE_LO_BIT . . . . .	2065
5.351	shared/functions/capability/CAP_VALUE_NUM_BITS . . . . .	2065
5.352	shared/functions/capability/CapAdd . . . . .	2065
5.353	shared/functions/capability/CapBoundsAddress . . . . .	2066
5.354	shared/functions/capability/CapBoundsEqual . . . . .	2066
5.355	shared/functions/capability/CapBoundsUsesValue . . . . .	2066
5.356	shared/functions/capability/CapCheckPermissions . . . . .	2066
5.357	shared/functions/capability/CapClearPerms . . . . .	2066
5.358	shared/functions/capability/CapGetBase . . . . .	2067
5.359	shared/functions/capability/CapGetBottom . . . . .	2067
5.360	shared/functions/capability/CapGetBounds . . . . .	2067
5.361	shared/functions/capability/CapGetExponent . . . . .	2068
5.362	shared/functions/capability/CapGetLength . . . . .	2068
5.363	shared/functions/capability/CapGetObjectType . . . . .	2068
5.364	shared/functions/capability/CapGetOffset . . . . .	2069
5.365	shared/functions/capability/CapGetPermissions . . . . .	2069
5.366	shared/functions/capability/CapGetRepresentableMask . . . . .	2069
5.367	shared/functions/capability/CapGetTag . . . . .	2069
5.368	shared/functions/capability/CapGetTop . . . . .	2069
5.369	shared/functions/capability/CapGetValue . . . . .	2070
5.370	shared/functions/capability/CapIsBaseAboveLimit . . . . .	2070
5.371	shared/functions/capability/CapIsEqual . . . . .	2070
5.372	shared/functions/capability/CapIsExecutePermitted . . . . .	2070
5.373	shared/functions/capability/CapIsExecutive . . . . .	2070
5.374	shared/functions/capability/CapIsInBounds . . . . .	2070
5.375	shared/functions/capability/CapIsInternalExponent . . . . .	2071
5.376	shared/functions/capability/CapIsLocal . . . . .	2071
5.377	shared/functions/capability/CapIsMutableLoadPermitted . . . . .	2071
5.378	shared/functions/capability/CapIsRangeInBounds . . . . .	2071
5.379	shared/functions/capability/CapIsRepresentable . . . . .	2071
5.380	shared/functions/capability/CapIsRepresentableFast . . . . .	2072
5.381	shared/functions/capability/CapIsSealed . . . . .	2072
5.382	shared/functions/capability/CapIsSubSetOf . . . . .	2072
5.383	shared/functions/capability/CapIsSystemAccessPermitted . . . . .	2072
5.384	shared/functions/capability/CapIsTagClear . . . . .	2073

5.385	shared/functions/capability/CapIsTagSet . . . . .	2073
5.386	shared/functions/capability/CapNull . . . . .	2073
5.387	shared/functions/capability/CapPermsInclude . . . . .	2073
5.388	shared/functions/capability/CapSetBounds . . . . .	2073
5.389	shared/functions/capability/CapSetObjectType . . . . .	2075
5.390	shared/functions/capability/CapSetOffset . . . . .	2075
5.391	shared/functions/capability/CapSetTag . . . . .	2075
5.392	shared/functions/capability/CapSetValue . . . . .	2075
5.393	shared/functions/capability/CapSquashPostLoadCap . . . . .	2076
5.394	shared/functions/capability/CapUnseal . . . . .	2076
5.395	shared/functions/capability/CapUnsignedGreaterThanOrEqualTo . . . . .	2076
5.396	shared/functions/capability/CapUnsignedGreaterThanOrEqualTo . . . . .	2076
5.397	shared/functions/capability/CapUnsignedLessThan . . . . .	2077
5.398	shared/functions/capability/CapUnsignedLessThanOrEqualTo . . . . .	2077
5.399	shared/functions/capability/CapWithTagClear . . . . .	2077
5.400	shared/functions/capability/CapWithTagSet . . . . .	2077
5.401	shared/functions/capability/CapabilityFromData . . . . .	2077
5.402	shared/functions/capability/DataFromCapability . . . . .	2077
5.403	shared/functions/common/ASR . . . . .	2077
5.404	shared/functions/common/ASR_C . . . . .	2078
5.405	shared/functions/common/Abs . . . . .	2078
5.406	shared/functions/common/Align . . . . .	2078
5.407	shared/functions/common/BitCount . . . . .	2078
5.408	shared/functions/common/CountLeadingSignBits . . . . .	2078
5.409	shared/functions/common/CountLeadingZeroBits . . . . .	2079
5.410	shared/functions/common/Elem . . . . .	2079
5.411	shared/functions/common/Extend . . . . .	2079
5.412	shared/functions/common/HighestSetBit . . . . .	2079
5.413	shared/functions/common/Int . . . . .	2080
5.414	shared/functions/common/IsOnes . . . . .	2080
5.415	shared/functions/common/IsZero . . . . .	2080
5.416	shared/functions/common/IsZeroBit . . . . .	2080
5.417	shared/functions/common/LSL . . . . .	2080
5.418	shared/functions/common/LSL_C . . . . .	2080
5.419	shared/functions/common/LSR . . . . .	2080
5.420	shared/functions/common/LSR_C . . . . .	2081
5.421	shared/functions/common/LowestSetBit . . . . .	2081
5.422	shared/functions/common/Max . . . . .	2081
5.423	shared/functions/common/Min . . . . .	2081
5.424	shared/functions/common/Ones . . . . .	2081
5.425	shared/functions/common/ROR . . . . .	2082
5.426	shared/functions/common/ROR_C . . . . .	2082
5.427	shared/functions/common/Replicate . . . . .	2082
5.428	shared/functions/common/RoundDown . . . . .	2082
5.429	shared/functions/common/RoundTowardsZero . . . . .	2082
5.430	shared/functions/common/RoundUp . . . . .	2082
5.431	shared/functions/common/SInt . . . . .	2083
5.432	shared/functions/common/SignExtend . . . . .	2083
5.433	shared/functions/common/UInt . . . . .	2083
5.434	shared/functions/common/ZeroExtend . . . . .	2083
5.435	shared/functions/common/Zeros . . . . .	2083
5.436	shared/functions/crc/BitReverse . . . . .	2084
5.437	shared/functions/crc/HaveCRCExt . . . . .	2084
5.438	shared/functions/crc/Poly32Mod2 . . . . .	2084
5.439	shared/functions/crypto/AESInvMixColumns . . . . .	2084

Contents

5.440	shared/functions/crypto/AESInvShiftRows . . . . .	2085
5.441	shared/functions/crypto/AESInvSubBytes . . . . .	2085
5.442	shared/functions/crypto/AESMixColumns . . . . .	2085
5.443	shared/functions/crypto/AESShiftRows . . . . .	2086
5.444	shared/functions/crypto/AESSubBytes . . . . .	2086
5.445	shared/functions/crypto/FFmul02 . . . . .	2086
5.446	shared/functions/crypto/FFmul03 . . . . .	2087
5.447	shared/functions/crypto/FFmul09 . . . . .	2087
5.448	shared/functions/crypto/FFmul0B . . . . .	2088
5.449	shared/functions/crypto/FFmul0D . . . . .	2088
5.450	shared/functions/crypto/FFmul0E . . . . .	2088
5.451	shared/functions/crypto/HaveAESExt . . . . .	2089
5.452	shared/functions/crypto/HaveBit128PMULLExt . . . . .	2089
5.453	shared/functions/crypto/HaveSHA1Ext . . . . .	2089
5.454	shared/functions/crypto/HaveSHA256Ext . . . . .	2089
5.455	shared/functions/crypto/HaveSHA3Ext . . . . .	2089
5.456	shared/functions/crypto/HaveSHA512Ext . . . . .	2089
5.457	shared/functions/crypto/HaveSM3Ext . . . . .	2090
5.458	shared/functions/crypto/HaveSM4Ext . . . . .	2090
5.459	shared/functions/crypto/ROL . . . . .	2090
5.460	shared/functions/crypto/SHA256hash . . . . .	2090
5.461	shared/functions/crypto/SHAchoose . . . . .	2090
5.462	shared/functions/crypto/SHAhashSIGMA0 . . . . .	2091
5.463	shared/functions/crypto/SHAhashSIGMA1 . . . . .	2091
5.464	shared/functions/crypto/SHAmajority . . . . .	2091
5.465	shared/functions/crypto/SHAparity . . . . .	2091
5.466	shared/functions/crypto/Sbox . . . . .	2091
5.467	shared/functions/exclusive/ClearExclusiveByAddress . . . . .	2091
5.468	shared/functions/exclusive/ClearExclusiveLocal . . . . .	2092
5.469	shared/functions/exclusive/ClearExclusiveMonitors . . . . .	2092
5.470	shared/functions/exclusive/ExclusiveMonitorsStatus . . . . .	2092
5.471	shared/functions/exclusive/IsExclusiveGlobal . . . . .	2092
5.472	shared/functions/exclusive/IsExclusiveLocal . . . . .	2092
5.473	shared/functions/exclusive/MarkExclusiveGlobal . . . . .	2092
5.474	shared/functions/exclusive/MarkExclusiveLocal . . . . .	2092
5.475	shared/functions/exclusive/ProcessorID . . . . .	2092
5.476	shared/functions/extension/AArch32.HaveHPDExt . . . . .	2092
5.477	shared/functions/extension/AArch64.HaveHPDExt . . . . .	2093
5.478	shared/functions/extension/Have52BitVAExt . . . . .	2093
5.479	shared/functions/extension/HaveAArch32BF16Ext . . . . .	2093
5.480	shared/functions/extension/HaveAArch32Int8MatMulExt . . . . .	2093
5.481	shared/functions/extension/HaveAtomicExt . . . . .	2093
5.482	shared/functions/extension/HaveCapabilitiesExt . . . . .	2093
5.483	shared/functions/extension/HaveCommonNotPrivateTransExt . . . . .	2094
5.484	shared/functions/extension/HaveDOTPExt . . . . .	2094
5.485	shared/functions/extension/HaveDoubleLock . . . . .	2094
5.486	shared/functions/extension/HaveExtendedECDebugEvents . . . . .	2094
5.487	shared/functions/extension/HaveExtendedExecuteNeverExt . . . . .	2094
5.488	shared/functions/extension/HaveFP16MulNoRoundingToFP32Ext . . . . .	2094
5.489	shared/functions/extension/HaveHPMDExt . . . . .	2094
5.490	shared/functions/extension/HaveIESB . . . . .	2095
5.491	shared/functions/extension/HaveMPAMExt . . . . .	2095
5.492	shared/functions/extension/HaveNoSecurePMUDisableOverride . . . . .	2095
5.493	shared/functions/extension/HavePANExt . . . . .	2095
5.494	shared/functions/extension/HavePageBasedHardwareAttributes . . . . .	2095

5.495	shared/functions/extension/HavePrivAExt	2095
5.496	shared/functions/extension/HaveQRDMLAHExt	2095
5.497	shared/functions/extension/HaveRASExt	2096
5.498	shared/functions/extension/HaveSBExt	2096
5.499	shared/functions/extension/HaveSSBSExt	2096
5.500	shared/functions/extension/HaveStatisticalProfiling	2096
5.501	shared/functions/extension/HaveTraceExt	2096
5.502	shared/functions/extension/HaveUAOExt	2096
5.503	shared/functions/extension/HaveVirtHostExt	2097
5.504	shared/functions/extension/InsertIESBBeforeException	2097
5.505	shared/functions/float/bfloat/BFAdd	2097
5.506	shared/functions/float/bfloat/BFMatMulAdd	2097
5.507	shared/functions/float/bfloat/BFMul	2098
5.508	shared/functions/float/bfloat/BFRound	2098
5.509	shared/functions/float/bfloat/BFUnpack	2099
5.510	shared/functions/float/bfloat/FPConvertBF	2099
5.511	shared/functions/float/bfloat/FPRoundCVBF	2100
5.512	shared/functions/float/fixedtomp/FixedToFP	2100
5.513	shared/functions/float/fpabs/FPAbs	2100
5.514	shared/functions/float/fpadd/FPAdd	2100
5.515	shared/functions/float/fpcompare/FPCompare	2101
5.516	shared/functions/float/fpcompareeq/FPCompareEQ	2101
5.517	shared/functions/float/fpcomparege/FPCompareGE	2101
5.518	shared/functions/float/fpcomparegt/FPCompareGT	2102
5.519	shared/functions/float/fpconvert/FPConvert	2102
5.520	shared/functions/float/fpconvertnan/FPConvertNaN	2102
5.521	shared/functions/float/fpcrtype/FPCTYPE	2103
5.522	shared/functions/float/fpdecoderm/FPDecodeRM	2103
5.523	shared/functions/float/fpdecoderounding/FPDecodeRounding	2103
5.524	shared/functions/float/fpdefaultnan/FPDefaultNaN	2103
5.525	shared/functions/float/fpdiv/FPDiv	2104
5.526	shared/functions/float/fpexc/FPExc	2104
5.527	shared/functions/float/fpinfinity/FPInfinity	2104
5.528	shared/functions/float/fpmax/FPMax	2104
5.529	shared/functions/float/fpmaxnormal/FPMaxNormal	2105
5.530	shared/functions/float/fpmaxnum/FPMaxNum	2105
5.531	shared/functions/float/fpmin/FPMin	2105
5.532	shared/functions/float/fpminnum/FPMinNum	2105
5.533	shared/functions/float/fpmul/FPMul	2106
5.534	shared/functions/float/fpmuladd/FPMulAdd	2106
5.535	shared/functions/float/fpmuladdh/FPMulAddH	2107
5.536	shared/functions/float/fpmuladdh/FPProcessNaNs3H	2107
5.537	shared/functions/float/fpmulx/FPMulX	2108
5.538	shared/functions/float/fpneg/FPNeg	2108
5.539	shared/functions/float/fponepointfive/FPOnePointFive	2108
5.540	shared/functions/float/fpprocessexception/FPProcessException	2109
5.541	shared/functions/float/fpprocessnan/FPProcessNaN	2109
5.542	shared/functions/float/fpprocessnans/FPProcessNaNs	2109
5.543	shared/functions/float/fpprocessnans3/FPProcessNaNs3	2110
5.544	shared/functions/float/fprecipeestimate/FPRecipEstimate	2110
5.545	shared/functions/float/fprecipeestimate/RecipEstimate	2111
5.546	shared/functions/float/fprecp/FPRecpX	2111
5.547	shared/functions/float/fpround/FPRound	2112
5.548	shared/functions/float/fpround/FPRoundCV	2113
5.549	shared/functions/float/fprounding/FPRounding	2114

5.550	shared/functions/float/fproundingmode/FP RoundingMode . . . . .	2114
5.551	shared/functions/float/fproundint/FP RoundInt . . . . .	2114
5.552	shared/functions/float/fproundintn/FP RoundIntN . . . . .	2115
5.553	shared/functions/float/fprsqrtestimate/FP R SqrtEstimate . . . . .	2115
5.554	shared/functions/float/fprsqrtestimate/RecipSqrtEstimate . . . . .	2116
5.555	shared/functions/float/fpsqrt/FP Sqrt . . . . .	2117
5.556	shared/functions/float/fpsub/FP Sub . . . . .	2117
5.557	shared/functions/float/fpthree/FP Three . . . . .	2117
5.558	shared/functions/float/fptofixed/FP ToFixed . . . . .	2117
5.559	shared/functions/float/fptwo/FP Two . . . . .	2118
5.560	shared/functions/float/fptype/FP Type . . . . .	2118
5.561	shared/functions/float/fpunpack/FP Unpack . . . . .	2118
5.562	shared/functions/float/fpunpack/FP UnpackBase . . . . .	2119
5.563	shared/functions/float/fpunpack/FP UnpackCV . . . . .	2120
5.564	shared/functions/float/fpzero/FP Zero . . . . .	2120
5.565	shared/functions/float/vfpexpandimm/VP ExpandImm . . . . .	2120
5.566	shared/functions/integer/AddWithCarry . . . . .	2120
5.567	shared/functions/memory/AArch64.BranchAddr . . . . .	2121
5.568	shared/functions/memory/AccType . . . . .	2121
5.569	shared/functions/memory/AccessDescriptor . . . . .	2121
5.570	shared/functions/memory/AddrTop . . . . .	2121
5.571	shared/functions/memory/AddressDescriptor . . . . .	2122
5.572	shared/functions/memory/Allocation . . . . .	2122
5.573	shared/functions/memory/BigEndian . . . . .	2122
5.574	shared/functions/memory/BigEndianReverse . . . . .	2122
5.575	shared/functions/memory/BranchAddr . . . . .	2122
5.576	shared/functions/memory/Cacheability . . . . .	2123
5.577	shared/functions/memory/CreateAccessDescriptor . . . . .	2123
5.578	shared/functions/memory/CreateAccessDescriptorPTW . . . . .	2123
5.579	shared/functions/memory/DataMemoryBarrier . . . . .	2123
5.580	shared/functions/memory/DataSynchronizationBarrier . . . . .	2123
5.581	shared/functions/memory/DescriptorUpdate . . . . .	2123
5.582	shared/functions/memory/DeviceType . . . . .	2123
5.583	shared/functions/memory/EffectiveTBI . . . . .	2124
5.584	shared/functions/memory/Fault . . . . .	2124
5.585	shared/functions/memory/FaultRecord . . . . .	2124
5.586	shared/functions/memory/FullAddress . . . . .	2125
5.587	shared/functions/memory/Hint_Prefetch . . . . .	2125
5.588	shared/functions/memory/MBReqDomain . . . . .	2125
5.589	shared/functions/memory/MBReqTypes . . . . .	2125
5.590	shared/functions/memory/MemAttrHints . . . . .	2125
5.591	shared/functions/memory/MemType . . . . .	2125
5.592	shared/functions/memory/MemoryAttributes . . . . .	2125
5.593	shared/functions/memory/Permissions . . . . .	2126
5.594	shared/functions/memory/PrefetchHint . . . . .	2126
5.595	shared/functions/memory/SpeculativeStoreBypassBarrierToPA . . . . .	2126
5.596	shared/functions/memory/SpeculativeStoreBypassBarrierToVA . . . . .	2126
5.597	shared/functions/memory/TLBRecord . . . . .	2126
5.598	shared/functions/memory/_Mem . . . . .	2126
5.599	shared/functions/mpam/DefaultMPAMinfo . . . . .	2127
5.600	shared/functions/mpam/DefaultPARTID . . . . .	2127
5.601	shared/functions/mpam/DefaultPMG . . . . .	2127
5.602	shared/functions/mpam/GenMPAMcurEL . . . . .	2127
5.603	shared/functions/mpam/MAP_vPARTID . . . . .	2127
5.604	shared/functions/mpam/MPAMisEnabled . . . . .	2128

5.605	shared/functions/mpam/MPAMisVirtual	2128
5.606	shared/functions/mpam/genMPAM	2128
5.607	shared/functions/mpam/genMPAMel	2129
5.608	shared/functions/mpam/genPARTID	2129
5.609	shared/functions/mpam/genPMG	2129
5.610	shared/functions/mpam/getMPAM_PARTID	2129
5.611	shared/functions/mpam/getMPAM_PMG	2130
5.612	shared/functions/mpam/mapvpmw	2130
5.613	shared/functions/registers/BranchTo	2131
5.614	shared/functions/registers/BranchToAddr	2131
5.615	shared/functions/registers/BranchType	2131
5.616	shared/functions/registers/Hint_Branch	2131
5.617	shared/functions/registers/NextInstrAddr	2132
5.618	shared/functions/registers/ResetExternalDebugRegisters	2132
5.619	shared/functions/registers/ThisInstrAddr	2132
5.620	shared/functions/registers/_PC	2132
5.621	shared/functions/registers/_R	2132
5.622	shared/functions/registers/_V	2132
5.623	shared/functions/sysregisters/SPSR	2132
5.624	shared/functions/system/ArchVersion	2133
5.625	shared/functions/system/ClearEventRegister	2133
5.626	shared/functions/system/ClearPendingPhysicalSError	2133
5.627	shared/functions/system/ClearPendingVirtualSError	2133
5.628	shared/functions/system/ConditionHolds	2133
5.629	shared/functions/system/ConsumptionOfSpeculativeDataBarrier	2133
5.630	shared/functions/system/CurrentInstrSet	2133
5.631	shared/functions/system/EL0	2134
5.632	shared/functions/system/EL2Enabled	2134
5.633	shared/functions/system/ELFromSPSR	2134
5.634	shared/functions/system/ELInHost	2134
5.635	shared/functions/system/ELStateUsingAArch32	2135
5.636	shared/functions/system/ELStateUsingAArch32K	2135
5.637	shared/functions/system/ELUsingAArch32	2135
5.638	shared/functions/system/ELUsingAArch32K	2135
5.639	shared/functions/system/EndOfInstruction	2136
5.640	shared/functions/system/EnterLowPowerState	2136
5.641	shared/functions/system/EventRegister	2136
5.642	shared/functions/system/GetPSRFromPSTATE	2136
5.643	shared/functions/system/HasArchVersion	2136
5.644	shared/functions/system/HaveAArch32EL	2136
5.645	shared/functions/system/HaveAnyAArch32	2137
5.646	shared/functions/system/HaveAnyAArch64	2137
5.647	shared/functions/system/HaveEL	2137
5.648	shared/functions/system/HaveELUsingSecurityState	2137
5.649	shared/functions/system/HaveFP16Ext	2137
5.650	shared/functions/system/HighestEL	2137
5.651	shared/functions/system/HighestELUsingAArch32	2138
5.652	shared/functions/system/Hint_Yield	2138
5.653	shared/functions/system/IllegalExceptionReturn	2138
5.654	shared/functions/system/InstrSet	2138
5.655	shared/functions/system/InstructionSynchronizationBarrier	2139
5.656	shared/functions/system/InterruptPending	2139
5.657	shared/functions/system/IsEventRegisterSet	2139
5.658	shared/functions/system/IsHighestEL	2139
5.659	shared/functions/system/IsInHost	2139

5.660	shared/functions/system/IsPhysicalSErrorPending . . . . .	2139
5.661	shared/functions/system/IsSecure . . . . .	2139
5.662	shared/functions/system/IsSecureBelowEL3 . . . . .	2140
5.663	shared/functions/system/IsVirtualSErrorPending . . . . .	2140
5.664	shared/functions/system/Mode_Bits . . . . .	2140
5.665	shared/functions/system/PSTATE . . . . .	2140
5.666	shared/functions/system/PrivilegeLevel . . . . .	2140
5.667	shared/functions/system/ProcState . . . . .	2140
5.668	shared/functions/system/SCRType . . . . .	2141
5.669	shared/functions/system/SCR_GEN . . . . .	2141
5.670	shared/functions/system/SendEvent . . . . .	2141
5.671	shared/functions/system/SendEventLocal . . . . .	2141
5.672	shared/functions/system/SetPSTATEFromPSR . . . . .	2141
5.673	shared/functions/system/ShouldAdvanceIT . . . . .	2142
5.674	shared/functions/system/SpeculationBarrier . . . . .	2142
5.675	shared/functions/system/SynchronizeContext . . . . .	2142
5.676	shared/functions/system/SynchronizeErrors . . . . .	2142
5.677	shared/functions/system/TakeUnmaskedPhysicalSErrorInterrupts . . . . .	2142
5.678	shared/functions/system/TakeUnmaskedSErrorInterrupts . . . . .	2142
5.679	shared/functions/system/ThisInstr . . . . .	2142
5.680	shared/functions/system/ThisInstrLength . . . . .	2142
5.681	shared/functions/system/Unreachable . . . . .	2142
5.682	shared/functions/system/UsingAArch32 . . . . .	2143
5.683	shared/functions/system/WaitForEvent . . . . .	2143
5.684	shared/functions/system/WaitForInterrupt . . . . .	2143
5.685	shared/functions/unpredictable/ConstrainUnpredictable . . . . .	2143
5.686	shared/functions/unpredictable/ConstrainUnpredictableBits . . . . .	2144
5.687	shared/functions/unpredictable/ConstrainUnpredictableBool . . . . .	2145
5.688	shared/functions/unpredictable/ConstrainUnpredictableInteger . . . . .	2145
5.689	shared/functions/unpredictable/Constraint . . . . .	2145
5.690	shared/functions/unpredictable/Unpredictable . . . . .	2146
5.691	shared/functions/vector/AdvSIMDExpandImm . . . . .	2147
5.692	shared/functions/vector/MatMulAdd . . . . .	2147
5.693	shared/functions/vector/PolynomialMult . . . . .	2148
5.694	shared/functions/vector/SatQ . . . . .	2148
5.695	shared/functions/vector/SignedSatQ . . . . .	2148
5.696	shared/functions/vector/UnsignedRSqrtEstimate . . . . .	2148
5.697	shared/functions/vector/UnsignedRecipEstimate . . . . .	2148
5.698	shared/functions/vector/UnsignedSatQ . . . . .	2149
5.699	shared/translation/attrs/CombineS1S2AttrHints . . . . .	2149
5.700	shared/translation/attrs/CombineS1S2Device . . . . .	2149
5.701	shared/translation/attrs/CombineS1S2LCSC . . . . .	2150
5.702	shared/translation/attrs/LongConvertAttrHints . . . . .	2150
5.703	shared/translation/attrs/MemAttrDefaults . . . . .	2150
5.704	shared/translation/attrs/S1CacheDisabled . . . . .	2151
5.705	shared/translation/attrs/S2AttrDecode . . . . .	2151
5.706	shared/translation/attrs/S2CacheDisabled . . . . .	2151
5.707	shared/translation/attrs/S2ConvertAttrHints . . . . .	2151
5.708	shared/translation/attrs/ShortConvertAttrHints . . . . .	2152
5.709	shared/translation/attrs/WalkAttrDecode . . . . .	2152
5.710	shared/translation/translation/HasS2Translation . . . . .	2152
5.711	shared/translation/translation/Have16bitVMID . . . . .	2153
5.712	shared/translation/translation/PAMax . . . . .	2153
5.713	shared/translation/translation/S1TranslationRegime . . . . .	2153
5.714	shared/translation/translation/VAMax . . . . .	2153



*Contents*  
*Contents*

**Chapter 6**

**Glossary**

## Preface

## About this book

This book is the Arm<sup>®</sup> Architecture Reference Manual Supplement Morello for A-profile Architecture. This book describes only the architectural changes that are introduced by Morello to the Armv8-A architecture. Therefore, this supplement must be read in conjunction with the specific version of *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A, for Armv8-A architecture profile* listed in the Additional reading section of this supplement. Together, the manual and this supplement provide a full description of the Armv8-A architecture, including Morello functionality. For details about the base Armv8-A architecture, the *Arm<sup>®</sup> Architecture Reference Manual* is the definitive source of information.

It is assumed that the reader is familiar with the Armv8-A architecture.

# Conventions

## Typographical conventions

The typographical conventions are:

*italic*

Introduces special terminology, and denotes citations.

**bold**

Denotes signal names, and is used for terms in descriptive lists, where appropriate.

`monospace`

Used for assembler syntax descriptions, pseudocode, and source code examples.

Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.

SMALL CAPITALS

Used for some common terms such as IMPLEMENTATION DEFINED.

Used for a few terms that have specific technical meanings, and are included in the Glossary.

Colored text

Indicates a link. This can be:

- A URL, for example <http://developer.arm.com>
- A cross-reference to another location within the document
- A link, to a chapter or appendix, or to a glossary entry, or to the section of the document that defines the colored term.

{ and }

Braces, { and }, have two distinct uses:

### Optional items

In syntax descriptions braces enclose optional items. In the following example they indicate that the <shift> parameter is optional:

```
ADD <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
```

Similarly they can be used in generalized field descriptions, for example TCR\_ELx.{I}PS refers to a field in the TCR\_ELx registers that is called either IPS or PS.

### Sets of items

Braces can be used to enclose sets. For example, HCR\_EL2.{E2H, TGE} refers to a set of two register fields, HCR\_EL2.E2H and HCR\_EL2.TGE

Notes

Notes are formatted as:

---

## Note

This is a note.

---

In this Manual, Notes are used only to provide additional information, usually to help understanding of the text. While a Note may repeat architectural information given elsewhere in the Manual, a Note never provides any part of the definition of the architecture.

## Signals

In general this specification does not define hardware signals, but it does include some signal examples and recommendations. The signal conventions are:

### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

### Lower-case n

At the start or end of a signal name denotes an active-LOW signal.

## Numbers

Numbers are normally written in decimal. Binary numbers are preceded by `0b`, and hexadecimal numbers by `0x`. In both cases, the prefix and the associated value are written in a monospace font, for example `0xFFFF0000`. To improve readability, long numbers can be written with an underscore separator between every four characters, for example `0xFFFF_0000_0000_0000`. Ignore any underscores when interpreting the value of a number.

## Pseudocode descriptions

This book uses a form of pseudocode to provide precise descriptions of the specified functionality. This pseudocode is written in a monospace font. The pseudocode language is described in the Arm Architecture Reference Manual.

## Assembler syntax descriptions

This book contains numerous syntax descriptions for assembler instructions and for components of assembler instructions. These are shown in a monospace font.

# Rules-based writing

This specification consists of a set of individual rules. Each rule is clearly identified by the letter R.

Rules must not be read in isolation, and where more than one rule relating to a particular feature exists, individual rules are grouped into sections and subsections to provide the proper context. Where appropriate, these sections contain a short introduction to aid the reader. An implementation which is compliant with the architecture must conform to all of the rules in this specification.

Some architecture rules are accompanied by rationale statements which explain why the architecture was specified as it was. Rationale statements are identified by the letter X.

Some sections contain additional information and guidance that do not constitute rules. This information and guidance is provided purely as an aid to understanding the architecture. Information statements are clearly identified by the letter I.

Implementation notes are identified by the letter U.

Software usage descriptions are identified by the letter S.

Arm strongly recommends that implementers read *all* chapters and sections of this document to ensure that an implementation is compliant.

Rules, rationale statements, information statements, implementation notes and software usage statements are collectively referred to as *content items*.

## Identifiers

Each content item may have an associated identifier which is unique within the context of this specification.

When the document is prior to beta status:

- Content items are assigned numerical identifiers, in ascending order through the document (*0001, 0002, ...*).
- Identifiers are volatile: the identifier for a given content item may change between versions of the document.

After the document reaches beta status:

- Content items are assigned random alphabetical identifiers (*HJQS, PZWL, ...*).
- Identifiers are preserved: a given content item has the same identifier across versions of the document.

## Examples

Below are examples showing the appearance of each type of content item.

R	This is a rule statement.
R <sub>x001</sub>	This is a rule statement.
I	This is an information statement.
X	This is a rationale statement.
U	This is an implementation note.
S	This is a software usage description.

## Additional reading

This section lists publications by Arm and by third parties.

See Arm Developer <http://developer.arm.com> for access to Arm documentation.

### Arm publications

- *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A, for Armv8-A architecture profile* (ARM DDI 0487 F.c).
- *Arm<sup>®</sup> Embedded Trace Macrocell Architecture Specification, ETMv4.0 to ETMv4.5* (ARM IHI 0064 G.b).

### Other publications

- Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe, Hesham Almatary, Jonathan Anderson, John Baldwin, David Chisnall, Brooks Davis, Nathaniel Wesley Filardo, Alexandre Joannou, Ben Laurie, A. Theodore Marketos, Simon W. Moore, Steven J. Murdoch, Kyndylan Nienhuis, Robert Norton, Alex Richardson, Peter Rugg, Peter Sewell, Stacey Son, and Hongyan Xia. *Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture* (Version 7), the University of Cambridge, Computer Laboratory, available from <https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-927.pdf>.
- *An Introduction to CHERI* (Technical report number 941), available from <https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-941.pdf>.

# Feedback

Arm welcomes feedback on its documentation.

## Feedback on this book

If you have comments on the content of this book, send an e-mail to [support-morello@arm.com](mailto:support-morello@arm.com). Give:

- The title (Arm® Architecture Reference Manual Supplement Morello for A-profile Architecture).
- The number (DDI0606 A.f).
- The page numbers to which your comments apply.
- The rule identifiers to which your comments apply, if applicable.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.

---

### Note

Arm tests PDFs only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the appearance or behavior of any document when viewed with any other PDF reader.

---



# Chapter 1

## Introduction

### 1.1 About the Morello architecture

The Morello architecture aims to improve the robustness and security of systems using the following design goals:

- Fine-grained memory protection leading to increased memory safety.
- Scalable compartmentalization.

To achieve these goals, the Morello architecture introduces the principles defined in the [Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture](#) , including the principles of least privilege and intentional use. The Morello architecture is backwards compatible with and complementary to the existing Armv8-A architecture.

The CHERI model introduces *architectural capabilities*. Capabilities are tokens of authority that are unforgeable and delegable. In the CHERI model, they are integer values that have been extended with metadata to protect their integrity, limit how they are manipulated, and control their use.

This introduction summarizes the concept of capabilities by extracting content from [Technical Report Number 941: An Introduction to CHERI](#) . It also illustrates how the existing system incorporates the addition of capabilities, in order to benefit from the security features provided. The subsequent chapters expand this introduction in broadly two parts: the first part provides a conceptual definition of a new data type, the capability; the second part delineates expected hardware behavior in the context of the Armv8-A system. A list of registers that are changed by or added to the Morello architecture is added, followed by A64 and C64 instruction sets, as well as pseudocode for the functional description.

Arm acknowledges the contribution of the following named individuals and institutions in the derivation of the concepts within this architecture: Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe, Hesham Almatary, Jonathan Anderson, John Baldwin, David Chisnall, Jessica Clarke, Brooks Davis, Nathaniel

Wesley Filardo, Alexandre Joannou, Ben Laurie, A. Theodore Marketos, Simon W. Moore, Steven Murdoch, Kyndylan Nienhuis, Robert Norton, Alex Richardson, Peter Rugg, Peter Sewell, Stacey Son, and Hongyan Xia, the University of Cambridge, and SRI International.

The Morello architecture is based on concepts first described and developed in the [Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture](#), developed by the University of Cambridge and SRI International, with support from DARPA. In this supplement, some material from the [Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction- Set Architecture](#) has been extracted and modified. The incorporation of these concepts in Morello is in accordance with an existing agreement between Arm Limited and the Department of Computer Science and Technology, the University of Cambridge.

## 1.2 The CHERI protection model

A capability in the CHERI model consists of a 64-bit value and the following additional metadata:

- Validity Tag: Providing integrity protection.
- Permissions: Limiting operations that can be performed.
- Bounds: Limiting how the value can be used, for example, for memory access.
- An object type: Supporting higher-level software encapsulation.

The CHERI model enforces several important security properties on changes to capability metadata:

- Provenance validity: Valid capabilities can only be constructed by instructions that do so explicitly, for example, from other valid capabilities.
- Capability monotonicity: Instructions cannot exceed the permissions and bounds of the original capability when creating valid capabilities, other than in controlled non-monotonicity, such as exception entry.

and a number of important security properties on sets of capabilities:

- Reachable capability monotonicity: In any execution of arbitrary code, until execution is yielded to another domain, the set of accessible capabilities cannot increase.
- Controlled non-monotonicity: Enables access to more capabilities on a control-flow transfer to a protected entry point.

Capabilities can be held in registers or in memory, and are accessed, manipulated, loaded, stored, and used as memory addresses by instructions that expect capability operands rather than integer values. The CHERI model adds new instructions to perform the following operations:

- Retrieving capability fields: Retrieves properties defined by capabilities, for example, a lower bound.
- Manipulating capability fields: Sets or modifies capability fields within the constraints of monotonicity.
- Loading or storing using capabilities: Loads or stores integer, capability, or other values using a suitably authorized capability.
- Controlling execution flow: Performs a branch or branch-and-link-register to a capability destination.
- Non-monotonic execution flow: Transferring control to a domain with a different set of accessible capabilities.

See also:

- *Technical Report Number 927, Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture* listed in [Other publications](#).

## 1.3 The Morello architecture in the Armv8-A profile

The Morello architecture extends the Armv8.2-A profile with features that implement the CHERI protection model. It implements 129-bit CHERI capabilities, capabilities, with compressed bounds which provide a compromise between memory consumption and bounds precision.

The Morello Architecture is only supported in AArch64 state. An implementation supporting Morello does not support AArch32. In order to support the properties of the Morello architecture, some existing definitions of terms are modified.

See also:

- [2.3 Changes to Armv8 terminology](#)

### 1.3.1 Capability registers and memory

General-purpose registers, certain System registers, and certain Special-purpose registers are extended to 129 bits to hold capabilities. A Program Counter Capability (PCC) extends the existing Program Counter (PC) to be a capability, providing validity, permission, bounds, and other checks on instruction fetch, along with some ambient permissions on certain classes of instructions.

### 1.3.2 Capability tagged memory

To prevent forgery, when a Capability is stored in memory, bit 128 of a capability, containing the Capability Tag, is stored in a separate location that is not accessible by normal load and store instructions. The other 128 bits of the capability are stored in regular memory locations.

See also:

- [2.2 Capability registers](#)

### 1.3.3 ISA

The Morello Architecture is supported in AArch64 state. The A64 ISA is extended with instructions to manipulate, retrieve fields from, copy, and, to a limited extent, and use capabilities for instruction fetch and memory access. A variant of the A64 ISA, C64, is added to provide a richer set of instructions to use capabilities, at the expense of instructions using 64-bit values as address to access memory.

See also:

- [Chapter 4 Instruction definitions](#)

### 1.3.4 Controlled non-monotonicity

The Morello architecture provides the following methods for controlled non-monotonicity:

- **Exception handling:** The addition of capability exception handling registers enables access to new sets of capabilities via capability exception entry.
- **Executive/Restricted:** The PE can switch between two states, Executive and Restricted, on a capability branch or return. This option provides controlled access to a selection of capability registers within an Exception level.

- Unsealing operations: The operations allowing sealed capabilities to be unsealed for different purposes as defined by the Capability ObjectType field. Unsealing operations include the following operations:
  - Unseal pair of capabilities and branch.
  - Unseal using an unsealing capability.
  - Unseal, Load pair of capabilities and branch.
  - Check subset and unseal.
  - Unseal and branch.

See also:

- [2.6.2 Controlled non-monotonic manipulation](#)

### 1.3.5 Capability memory protection

The Morello architecture provides an additional layer of memory protection, requiring that any access using a virtual address is checked implicitly or explicitly against a capability. Instructions using a capability as an address check every location accessed against that capability. Instructions not using a capability as an address, check every location accessed against the capability in a Default Data Capability (DDC).

For instruction fetch, and loads relative to the PC, the memory protection is provided by the capability in PCC.

See also:

- [2.7.2 Capability memory protection](#)

### 1.3.6 Capability protection for System registers and instructions

Particularly at higher Exception levels, access to System registers and System instructions gives significant privilege. The Morello architecture provides a capability System permission which, when absent from the capability in PCC, prevents access to most System registers and System instructions.

See also:

- [2.7.1 System permission](#)

### 1.3.7 Capability memory relocation

The Morello architecture adds controls to support a degree of relocation of capability-unaware code, and its access to data, within an address space, facilitating compartmentalization of that code.

See also:

- [2.8 Capability memory relocation](#)

### 1.3.8 Recursive immutability

The Morello architecture introduces a capability mutability permission which, when absent from a capability used to load other capabilities, removes both write and mutability permission from any valid unsealed capability that is loaded.

This feature provides a recursive property on capabilities such that any memory reachable from an initial capability, other than via controlled non-monotonicity, can be made read-only.

See also:

- [2.7.4 Recursive immutability](#)

### 1.3.9 The Virtual Memory System Architecture

The Morello architecture extends the virtual memory system with new permissions in page table entries to control access to capabilities in memory, and also to track the writing of capabilities to memory.

See also:

- [2.14 The Virtual Memory System Architecture](#)

### 1.3.10 Debug and trace

The external debug architecture is extended to allow both capability-aware and capability-unaware debuggers.

Performance monitoring events are added monitor Morello specific architectural and micro-architectural behavior.

The Statistical Profiling Extension is extended to track loads and stores of capabilities.

See also:

- [2.16 The Embedded Trace Macrocell architecture](#)
- [2.17 Performance Monitor Unit](#)
- [2.19 External debug](#)

## 1.4 The Morello architecture features

The Morello architecture is an extension to the Armv8-A architecture version Armv8.2-A.

An implementation of the Morello architecture includes all of the mandatory Armv8.2-A features, and the following optional features:

- FEAT\_FP16, Half-precision floating-point data processing.
- FEAT\_DotProd, SIMD Dot Product.
- FEAT\_HPDS2, Translation table page-based hardware attributes.
- FEAT\_LVA, Large VA support.
- FEAT\_IESB, Implicit error synchronization event.
- FEAT\_EVT, Enhanced Virtualization Traps.

In addition to the Armv8.2-A extension, a Morello implementation includes the following additional features:

- The Statistical Profiling Extension.
- FEAT\_LRCPC, Load-acquire RCpc instructions.
- FEAT\_SSBS, Speculative Store Bypass Safe.

An implementation of the Morello architecture does not support the following:

- The AArch32 state.
- Mixed-endian at any Exception level.
- Fixed big-endian. The architecture only supports fixed little-endian.

The feature names have been changed in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A* and this document uses the feature names updated in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A* listed in [Arm publications](#). A mapping between the legacy feature names and new names has been provided.

See also:

- Appendix K13, *Legacy Feature Naming Convention*, *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*: Mapping of the legacy feature names for the Armv8.x extensions.

## Chapter 2

# Capability architecture rules

### 2.1 Capabilities

$R_{GGSXN}$  A capability is a composite data type with the following fields:

Name	Description
Value	Provides values used in capability-based operations
Bounds	Limits how the Capability Value can be used
Permissions	Limits how the capability can be used
ObjectType	Determines if and how a capability is sealed
Global	Restricts the locations where a capability can be stored
Executive	Controls banking of certain System registers
Flags	Holds unrestricted user data
Tag	Defines the validity of a capability

$R_{GKNXV}$  The Capability Value is 64 bits.

$R_{VHRRV}$  The Capability Value can be accessed as one of the following:

- An absolute value.
- An offset from the bounds base defined by the Capability Bounds.



## Chapter 2. Capability architecture rules

### 2.1. Capabilities

- $I_{HTNXS}$  The Capability Bounds define a 65-bit upper and 64-bit lower bound.
- $I_{TBCZD}$  Use of the Capability bounds is operation specific.
- $R_{YSBDT}$  The Capability Tag defines the validity of a capability in one of the following ways:
- If the Capability Tag is 1, the capability is valid.
  - If the Capability Tag is 0, the capability is invalid.
- $R_{KFRHT}$  The Capability Permissions contain all of the following permission controls:

Name	Permission
Load	Load from memory
Store	Store to memory
Execute	Execute instructions
LoadCap	Load a valid capability to a Capability register
StoreCap	Store a valid capability from a Capability register
StoreLocalCap	Store a Local capability to memory
Seal	Seal an unsealed capability
Unseal	Unseal a sealed capability
System	Access System registers and instructions
BranchSealedPair	Use in an unsealing branch
CompartmentID	Use as a compartment ID
MutableLoad	Load to a Capability register with mutable permissions
User[N]	Software defined permissions

- $R_{VYQWL}$  A capability is either sealed or unsealed.
- $R_{RVFDY}$  The ObjectType of a capability determines if that capability is sealed:
- If the ObjectType of a capability is 0, the capability is unsealed.
  - If the ObjectType of a capability is nonzero, the capability is sealed.

## 2.2 Capability registers

- R<sub>BVJJF</sub>** The Morello architecture introduces the term “Capability register” to define a register that can hold a capability.
- R<sub>NWDGC</sub>** Capability registers are 129 bits.
- R<sub>YXLPL</sub>** When Morello is implemented, general-purpose registers, some System registers, and some Special-purpose registers, are extended to be Capability registers.
- R<sub>PMLYT</sub>** Capability registers can have the following access views:
- 129-bit: This is defined as the Capability access view.
  - 64-bit.
  - 32-bit.
- R<sub>JXNGH</sub>** The table below provides an overview of general-purpose registers when the Morello architecture is implemented:

General-purpose register name (n=0-30)	Access view provided (bits)	Register names based on access view (n=0-30)
Rn	64	Xn
	32	Wn
	129	Cn

In a general-purpose register field, the value 31 represents either the current stack pointer or the zero register, depending on the instruction and the operand position, as summarized below:

Access view provided (bits)	Register names based on access view
64	SP
32	WSP
129	CSP

Register size (bits)	Register names based on size accessed
64	XZR
32	WZR
129	CZR

- I<sub>TSPCV</sub>** The Morello architecture adds a set of Default Data Capability registers:
- [DDC\\_EL0](#).
  - [DDC\\_EL1](#).
  - [DDC\\_EL2](#).
  - [DDC\\_EL3](#).
  - [RDDC\\_EL0](#).

The mnemonic DDC is used as an accessor to refer to the current (R)DDC\_ELx register based on other contexts and settings.

## Chapter 2. Capability architecture rules

### 2.2. Capability registers

I <sub>HXBKV</sub>	The program counter (PC) is extended to be a Program Counter Capability register (PCC).
R <sub>VJSVC</sub>	No explicit synchronization is required between accessing a System register using different access views.
R <sub>RWCXN</sub>	When writing to a register using an access view narrower than the maximum access view, the upper bits of the register are set to 0.

See also:

- Chapter B1.2, *Registers in AArch64 Execution state*, *Arm® Architecture Reference Manual, Armv8-A*: more details about Armv8-A registers.
- Chapter C5.1.5, *op0=0b11, Moves to and from Special-purpose registers*, *Arm® Architecture Reference Manual, Armv8-A*: more details about special-purpose registers.

## 2.3 Changes to Armv8 terminology

- $R_{TRWTV}$  If an UNPREDICTABLE operation writes a capability register, the write does not increase the set of reachable capabilities.
- $R_{TSNJF}$  If an UNKNOWN value is written to a capability register or to capability-tagged memory, the write does not increase the Capability defined rights available to software.

## 2.4 Capabilities in memory

R <sub>MPSC</sub> L	The Morello architecture introduces capability tag locations, separate to byte locations.
R <sub>RBKY</sub> F	A capability-tagged location is a byte location associated with a capability tag location.
R <sub>PSBDR</sub>	The set of 16 contiguous capability-tagged locations starting at a 16-byte aligned address is associated with the same distinct Capability Tag.
I <sub>JYMJV</sub>	In a system implementing the Morello architecture extension, all byte locations in general-purpose memory are capability-tagged locations.
R <sub>BYQDV</sub>	The lower 128 bits of a capability in memory are in little-endian byte order.
R <sub>DHDNX</sub>	A capability store to a 16-byte aligned address, N, atomically stores the following: <ul style="list-style-type: none"> <li>• The lower 128 bits of the capability to the 16 byte locations starting at N.</li> <li>• The Capability Tag to the capability tag location associated with those byte locations.</li> </ul>
R <sub>RVNCT</sub>	A capability load from a 16-byte aligned address, N, atomically loads the following: <ul style="list-style-type: none"> <li>• The lower 128 bits of the capability to the 16 byte locations starting at N.</li> <li>• The Capability Tag to the capability tag location associated with those byte locations.</li> </ul>
R <sub>VRTNV</sub>	If a capability store is not to a 16-byte aligned address, the store generates an alignment fault.
R <sub>WQKRP</sub>	If a capability load is not from a 16-byte aligned address, the load generates an alignment fault.
R <sub>HGFYZ</sub>	A non-capability store to a capability-tagged location atomically writes the capability tag location associated with that capability-tagged location to 0.
R <sub>DYYBT</sub>	If a capability is written to a non-capability-tagged location, it is IMPLEMENTATION DEFINED which of the following applies: <ul style="list-style-type: none"> <li>• The byte locations are written and the Capability Tag is ignored.</li> <li>• The byte locations become UNKNOWN and the Capability Tag is ignored.</li> <li>• An External abort is generated.</li> </ul>
R <sub>PKWPL</sub>	If a capability is read from a non-capability-tagged location, it is IMPLEMENTATION DEFINED which one of the following applies: <ul style="list-style-type: none"> <li>• The byte locations are read and the Capability Tag is read as 0.</li> <li>• The destination Capability register becomes UNKNOWN.</li> <li>• An External abort is generated.</li> </ul>
R <sub>DLCPG</sub>	For a non-capability atomic operation writing to a capability tagged location associated with a capability tag location that is 1, if the operation does not change the value in the capability tagged location, it is IMPLEMENTATION DEFINED whether the capability tag location is written to 0.

See also:

- Chapter B2.3.1 *Basic definitions*, Arm<sup>®</sup> *Architecture Reference Manual*: Definition of byte location.
- Chapter B2.3 *Definition of the Armv8 memory model*, Arm<sup>®</sup> *Architecture Reference Manual*: Introduction to the concept of locations in Armv8-A architecture.


## 2.5 Capability encoding

$I_{PQHKQ}$  The Morello Capability format is similar but not identical to the CHERI-concentrate format.

$R_{HRVBQ}$  A Capability register comprises the following fields:

- Value: 64 bits.
- Bounds: 87 bits.
- Flags: 8 bits.
- ObjectType: 15 bits.
- Permissions: 18 bits.
- Tag: 1 bit.

The Flags and the lower 56 bits of the Capability Bounds share encoding with the Capability Value.



$R_{ZLYBF}$  The Permissions field is encoded as the following:

Bits	Permission
17	Load
16	Store
15	Execute
14	LoadCap
13	StoreCap
12	StoreLocalCap
11	Seal
10	Unseal
9	System
8	BranchSealedPair
7	CompartmentID
6	MutableLoad
5:2	User[4]
1	Executive
0	Global

See also:

- [CHERI Instruction-Set Architecture](#).

### 2.5.1 Morello Bounds format

I The 87 bits of Capability Bounds can be accessed as one of the following:


- A base, b, and limit, t.
- A base and length, l.

For the base, limit, and length of bounds, all of the following are true:

- Base is a 64-bit quantity.
- Limit is a 65-bit quantity.
- Length is a 65-bit quantity.

R<sub>XXKVD</sub>F The Bounds field encodes the following 5 values used to encode and decode the base and limit of a capability:

Element	Description
Bottom(B)	16-bit quantity used to derive the base.
The Internal Exponent(IE)	The value of IE determines if E is encoded in the bounds or treated as 0: <ul style="list-style-type: none"> <li>• When IE is 0: E is treated as 0.</li> <li>• When IE is 1: E is encoded in the lower bits of T and B.</li> </ul> This bit is stored inverted.
Top(T)	A 16-bit quantity used to derive the limit. T[15:14] are encoded using B, IE, and the other bits of T.
The Exponent(E)	A 6-bit quantity that determines the position at which B and T are inserted into A to recover base and limit. E is stored inverted.
A	A 66-bit value used to define the base and limit when E<48. Bits [55:0] are encoded in Bounds, the other bits are derived from A[55] or are set to 0.



R<sub>SFKZW</sub> A, B, T, E, and IE are decoded in the following ways:

- A is derived using the following:

$$A[65 : 64] = 0$$

$$A[63 : 0] = \text{SignExtend}(\text{Value}[55 : 0], 64)$$

- IE is derived using the following:

$$IE = \sim \text{Bounds}[86]$$

- E is derived using the following:

$$E[5 : 0] = \begin{cases} 0, & \text{if } IE == 0 \\ \sim \text{Bounds}[74 : 72] : \sim \text{Bounds}[58 : 56], & \text{if } IE == 1 \end{cases}$$

- The T and B values are decoded as follows:

$$B[15 : 3] = \text{Bounds}[71 : 59]$$

$$B[2 : 0] = \begin{cases} \text{Bounds}[58 : 56], & \text{if } IE == 0 \\ 0 & \text{if } IE == 1 \end{cases}$$

$$T[13 : 3] = \text{Bounds}[85 : 75]$$

$$T[2 : 0] = \begin{cases} \text{Bounds}[74 : 72], & \text{if } IE == 0 \\ 0 & \text{if } IE == 1 \end{cases}$$

T[15:14] is decoded as follows:

$$T[15 : 14] = \begin{cases} B[15 : 14], & \text{if } (T[13 : 0] < B[13 : 0]) \wedge (IE == 0) \\ B[15 : 14] + 1, & \text{if } (T[13 : 0] \geq B[13 : 0]) \wedge (IE == 0) \\ B[15 : 14] + 1, & \text{if } (T[13 : 3] < B[13 : 3]) \wedge (IE == 1) \\ B[15 : 14] + 2, & \text{if } (T[13 : 3] \geq B[13 : 3]) \wedge (IE == 1) \end{cases}$$

R<sub>DJZDW</sub>

A, B, T, E, and IE are encoded into the Capability Bounds field as the following:

$$\text{Bounds}[86] = \sim IE$$

$$\text{Bounds}[85 : 75] = T[13 : 3]$$

$$\text{Bounds}[74 : 72] = \begin{cases} T[2 : 0], & \text{if } IE == 0 \\ \sim E[5 : 3], & \text{if } IE == 1 \end{cases}$$

$$\text{Bounds}[71 : 59] = B[15 : 3]$$

$$\text{Bounds}[58 : 56] = \begin{cases} B[2 : 0], & \text{if } IE == 0 \\ \sim E[2 : 0], & \text{if } IE == 1 \end{cases}$$

$$\text{Bounds}[55 : 0] = A[55 : 0]$$

### Decoding Bounds

R<sub>GZYKG</sub>


The Capability Bounds field is decoded to the Capability Base, base, and the Capability Limit, limit, which derive from A, B, T, and E. Base is a 64-bit value. Limit is a 65-bit value.

1. The operation also provides an indication of whether the bounds encoding is valid, bounds\_valid.

- If E == 63:
  - base = 0
  - limit = 2<sup>64</sup>
  - bounds\_valid = true
- If 51 ≤ E ≤ 62:
  - base = 0
  - limit = 2<sup>64</sup>
  - bounds\_valid = false



- If  $E < 51$ :
  - $base[65 : 0] = (A[65 : (E + 16)] + C_b) : B[15 : 0] : Zeros(E)$
  - $limit[65 : 0] = (A[65 : (E + 16)] + C_t) : T[15 : 0] : Zeros(E)$
  - $bounds\_valid = true$



The upper regions of base and limit (those derived from A) are subject to a correction factor of +/- 1, where  $C_b$ , and  $C_t$  are derived using:

$$A3 = A[E + 15 : E + 13]$$

$$B3 = B[15 : 13]$$

$$T3 = T[15 : 13]$$

$$R3 = B3 - 0b001$$

$$aHi = \begin{cases} 1, & \text{if } A3 < R3 \\ 0, & \text{otherwise} \end{cases}$$

$$bHi = \begin{cases} 1, & \text{if } B3 < R3 \\ 0, & \text{otherwise} \end{cases}$$

$$tHi = \begin{cases} 1, & \text{if } T3 < R3 \\ 0, & \text{otherwise} \end{cases}$$

$$C_b = bHi - aHi$$

$$C_t = tHi - aHi$$

2. The base and limit are generated as follows:

$$base[65 : 0] = (A[65 : (E + 16)] + C_b) : B[15 : 0] : Zeros(E)$$

$$limit[65 : 0] = (A[65 : (E + 16)] + C_t) : T[15 : 0] : Zeros(E)$$

### Setting and encoding Bounds

Bounds setting uses a Capability Value, Value, and an Exponent,  $oE$ , to derive a requested base,  $nb$ , along with a requested length,  $nl$ , to derive a requested limit,  $nt$ . The requested base and limit are used to generate A, B, T, E, and IE fields, to be encoded in a Capability Bounds field.

The encoded A, B, T, E, and IE are generated as follows:

1. Calculate the requested base,  $nb$ :

$$nb[65 : 64] = 0$$

$$nb[63 : 0] = \begin{cases} \text{SignExtend}(\text{Value}[55 : 0], 0), 64), & \text{if } oE < 48 \\ \text{Value}[63 : 0], & \text{otherwise} \end{cases}$$

2. Calculate the requested limit,  $nt$ :

$$nt[65 : 0] = nb[65 : 0] + 0 : nl[64 : 0]$$

3. Calculate A:

$$A = \text{SignExtend}(\text{Value}[55 : 0], 66)$$

4. Calculate a candidate exponent,  $E'$ :

$$E' = 50 - \text{CountLeadingZeroes}(nl[64 : 15])$$

Lengths less than  $2^{15}$  are encoded with  $E' == 0$

5. Calculate IE:

$$IE = \begin{cases} 0, & \text{if } (E == 0) \wedge (nl[14] == 0) \\ 1, & \text{otherwise} \end{cases}$$

6. Calculate a candidate Bottom,  $B_{ne}$  and a candidate Top,  $T_{ne}$ , for the no internal exponent encoding:

$$B_{ne}[15 : 0] = nb[15 : 0]$$

$$T_{ne}[15 : 0] = nt[15 : 0]$$

7. Calculate a candidate Bottom,  $B_{ie}$  and a candidate Top,  $T_{ie}$ , for the internal exponent encoding:

$$B_{ie}[15 : 0] = nb[E' + 15 : E' + 3] : 000$$

$$T_{ie}[15 : 0] = nt[E' + 15 : E' + 3] : 000$$

8. Calculate rounded base and rounded limit indicating whether rounding will occur on the new base and limit in the internal exponent encoding, and a new candidate top that is rounded up, not down:

$$\text{rounded\_base} = nb[E' + 2 : 0] \neq 0$$

$$\text{rounded\_limit} = nt[E' + 2 : 0] \neq 0$$

$$T_{ie'} = \begin{cases} T_{ie} + 8, & \text{if } \text{rounded\_limit} \\ T_{ie}, & \text{otherwise} \end{cases}$$

9. Calculate a new candidate exponent,  $E''$ , for the internal exponent encoding, increased by 1 if the candidate Top has the top bit set:

$$\text{adjust\_E} = T_{ie'} - B_{ie} \geq 2^{15}$$

$$E'' = \begin{cases} E' + 1, & \text{if } \text{adjust\_E} \\ E', & \text{otherwise} \end{cases}$$

10. Calculate a new candidate Top,  $T_{ie''}$ , a new candidate Bottom,  $B_{ie'}$ , rounded\_base and rounded\_limit, based on whether E was adjusted, again ensuring the candidate Top is rounded up, not down:

$$T_{ie''} = \begin{cases} nt[E'' + 15 : E'' + 3] : 000, & \text{if } \text{adjust\_E} \\ T_{ie'}, & \text{otherwise} \end{cases}$$

$$B_{ie'} = \begin{cases} nb[E'' + 15 : E'' + 3] : 000, & \text{if } adjust\_E \\ B_{ie}, & \text{otherwise} \end{cases}$$

$$rounded\_base' = \begin{cases} True, & \text{if } (adjust\_E) \wedge (B_{ie}[4] == 1) \\ rounded\_base, & \text{otherwise} \end{cases}$$

$$rounded\_limit' = \begin{cases} True, & \text{if } (adjust\_E) \wedge (T_{ie'}[4] == 1) \\ rounded\_limit, & \text{otherwise} \end{cases}$$

$$T_{ie'''} = \begin{cases} T_{ie''} + 8, & \text{if } (adjust\_E) \wedge (rounded\_limit') \\ T_{ie''}, & \text{otherwise} \end{cases}$$

11. Select the appropriate candidate T, B and E:

$$E = \begin{cases} E'', & \text{if } IE == 1 \\ E', & \text{otherwise} \end{cases}$$

$$T = \begin{cases} T_{ie'''}, & \text{if } IE == 1 \\ T_{ne}, & \text{otherwise} \end{cases}$$

$$B = \begin{cases} B_{ie'}, & \text{if } IE == 1 \\ B_{ne}, & \text{otherwise} \end{cases}$$

12. Calculate whether the Capability Bounds were encoded exactly:

$$inexact = \begin{cases} rounded\_base' \vee rounded\_limit', & \text{if } IE == 1 \\ False, & \text{otherwise} \end{cases}$$

A, T, B, E, and IE are then encoded in a Capability Bounds field as described in R<sub>DJZDW</sub>.

R<sub>STDNY</sub>

The Bounds are considered invalid if any of the following are true:


- the request was for exact bounds and the encoded bounds are inexact.
- the requested base is lower than the original base.
- the requested limit is above the original limit.

## 2.5.2 Representability checks

R<sub>CYMZJ</sub>

Not all combinations of Capability base, limit, and Value are representable. When modifying a Capability Value field, an operation may cause the Capability Bounds to change, and the encode base and limit to become unrepresentable. If the modification causes the base and limit to become unrepresentable, the Capability Tag is set to 0.

The concept of the representability of capabilities:



Note: Not all capabilities with large bounds have a contiguous representable region.

- R<sub>JXHKE</sub> A representability check is applied when manipulating a Capability Value.
- R<sub>LCBNH</sub> If modifying a Capability Value causes the base or limit to change, a representability check fails. Some versions of the check may fail in additional cases.
- R<sub>LMXSB</sub> The Capability Value can be at least 12.5% below the base and 25% above the limit.
- R<sub>BYTMV</sub> If modifying a capability causes a representability check to fail, the Capability Tag on the generated capability is set to 0.
- I<sub>SMYZK</sub> The Representable check has two versions: “full” and “fast”. The full check confirms that the Capability Bounds are unchanged by a change in Capability Value. The fast check determines whether incrementing the Capability Value would lead to it being unrepresentable; in some cases the fast check will return a false negative result but never returns a false positive result.
- R<sub>SVEVW</sub> None of following operations can make Capability Bounds unrepresentable:
  - Modifying the Capability Flags field directly.
  - Modifying the Capability Flags field indirectly by modifying the Capability Value.

**Fast Representability Check**

R<sub>YJVDK</sub> The Fast representability check comprises a number of tests, using an increment, modified by sign extending from bit 55, I, and the E and A fields encoded in the Capability Bounds:

1. BigExp:
  - If the Exponent is large enough, the Value is not used to reconstruct base and limit:

$$BigExp == E \geq 48$$

2. InRange:

If the absolute value of the increment is larger than the Representable range, s, the result is not representable.

$$InRange = (I[63 : E + 16] == -1) \vee (I[63 : E + 16] == 0)$$

3. InLimit:

A Representable limit, R, is defined as the following:

$$R[15 : 13] = B[15 : 13] - 1$$

$$R[12 : 0] = 0$$

Then a comparison is made depending on sign of the increment, as follows:

$$InLimit = \begin{cases} I[E + 15 : E] < R[15 : 0] - A[E + 15 : E] - 1, & \text{if } I \geq 0 \\ (I[E + 15 : E] \geq R[15 : 0] - A[E + 15 : E]) \wedge (R[15 : 0] \neq A[E + 15 : E]), & \text{otherwise} \end{cases}$$

4. FixedMSBVal:

If  $E < 48$ , A is used to form the base and A must not change sign:

$$FixedMSBVal = (A[55] == (A + I)[55])$$

The Fast Representability check combines the four tests as:

$$FastRep = (InRange \wedge InLimit \wedge FixedMSBVal) \vee BigExp$$

## 2.6 Manipulating capabilities

- R<sub>HRBLB</sub>** Manipulating a capability is defined as copying a capability, possibly changing the value of capability fields of the copy.
- R<sub>PLJJR</sub>** A valid capability can only be created by one of the following:
- Monotonic manipulation.
  - Controlled non-monotonic manipulation.
- R<sub>FLXBS</sub>** Monotonic manipulation includes the following operations:
- Modifying the Capability Value.
  - reducing the Capability Bounds.
  - reducing the Capability Permissions.
  - modifying the Capability Flags
  - Sealing operations.
- R<sub>LZSVB</sub>** Controlled non-monotonic manipulation includes the following operations:
- Unsealing a capability using an unsealing operation.
  - Using a permitted, privileged capability creating instruction to mark a register or memory location as holding a valid capability.
- R<sub>PXLGP</sub>** When a capability is manipulated, any of the following clears the Capability Tag:
- If the capability is sealed, an attempt to manipulate the capability other than using an unsealing operation.
  - An attempt to increase the Capability Bounds.
- R<sub>JGSBX</sub>** Sealing and then unsealing a capability does not increase the rights granted by that capability.

### 2.6.1 Monotonic manipulation: sealing operations

- R<sub>MFMKV</sub>** Sealing a capability restricts its use to compatible unsealing operations.
- R<sub>ZJHJX</sub>** A valid unsealed capability can be sealed by one of the following operations:
- Sealing with a sealing capability:
    - `SEAL`, Seal capability.
    - `CSEAL`, Conditionally Seal capability.
  - Sealing with a branch with link instruction which generates a capability in C30.
  - Sealing without a capability:
    - `SEAL`, Seal capability (immediate).
- R<sub>DRTLX</sub>** If all of the following are true, `SEAL` (Seal capability) and `CSEAL` generate a valid sealed capability:
- The unsealed capability is valid.
  - For the sealing capability, all of the following are true:
    - The capability is valid.
    - The capability is unsealed.
    - The capability has the Seal permission.
    - The Capability Value is within the Capability Bounds.
    - The Capability Value is within the range of Capability ObjectType values.
- R<sub>XXKXX</sub>** If a capability is sealed by `SEAL` (Seal capability) or `CSEAL`, the ObjectType of the capability to be sealed is set to the sealing Capability Value.

- R<sub>DXGLZ</sub>** If a branch with link instruction generates a sealed capability in C30, the sealed capability ObjectType is set to 1.
- R<sub>GCQCJ</sub>** If all of the following are true, for `SEAL`, Seal capability (immediate), the sealed capability ObjectType is set to the value defined in the immediate field of the operation:
- The capability to be sealed is unsealed.
  - The capability to be sealed is valid.
  - The operation does not use a sealing capability.

## 2.6.2 Controlled non-monotonic manipulation

### Privileged capability creation:

- R<sub>DBXPL</sub>** A privileged capability creating instruction is one of the following:
- Set the Capability Tag of a register: `SCTAG`.
  - Store Capability Tags to memory: `STCT`.
- I<sub>GSKXG</sub>** If `CSCR_EL3.SETTAG` is 0 and the PE is in an Exception level that is lower than EL3, a privileged capability creating instruction can not create a valid capability.
- I<sub>PKDYL</sub>** If `CHCR_EL2.SETTAG` is 0 and the PE is in an Exception level that is lower than EL2, a privileged capability creating instruction can not create a valid capability.
- R<sub>NZDTP</sub>** A privileged capability creating instruction is not permitted to create capabilities in EL0: the instruction is UNDEFINED in EL0.

See also:

- [2.4 Capabilities in memory](#)

### Unsealing operations

- R<sub>WTHDH</sub>** A valid sealed capability can only be used in a capability unsealing operation.
- R<sub>YQZKX</sub>** A permitted unsealing operation on a valid sealed capability generates a valid unsealed capability.
- R<sub>VNPYT</sub>** A non-permitted unsealing operation does one of the following:
- Clears the Capability Tag of the generated capability.
  - Leaves the generated capability sealed.
- R<sub>SXXQW</sub>** All of the following are unsealing operations:
- Unsealing with an unsealing capability, `UNSEAL`.
  - Unsealing with a check subset, setting flags and conditionally unseal instruction, `CHKSSU`.
  - A branch or return with a capability register as the target.
  - A load capability pair and branch, `LDPBR`, using C29.
  - A load and branch, `BR`, using C29.
  - A branch to sealed capability pair.
- R<sub>SXVWB</sub>** If all of the following are true, unsealing with an unsealing capability is a permitted unsealing operation:
- For the capability being unsealed, all of the following are true:
    - The capability is valid.
    - The capability is sealed.
  - For the unsealing capability, all the following are true:
    - The capability is valid.
    - The capability is unsealed.
    - The capability has the Unseal permission.
    - The Capability Value is within the Capability Bounds.

- The Capability Value is within the range of Capability ObjectType values.
- The Capability Value is equal to the ObjectType of the capability to be unsealed.

**R<sub>JZTTZ</sub>** If the ObjectType of a capability is 1, the following are permitted unsealing operations:

- A branch operation using that capability as a target.
- A return to that capability.

**R<sub>FLNXF</sub>** If all of the following are true, unsealing a sealed capability using a testing capability by a Check Subset, setting flags and conditionally unseal instruction, **CHKSSU**, is a permitted unsealing operation:

- The sealed capability is valid.
- The testing capability is valid.
- The testing capability is unsealed.
- The Capability Bounds of the sealed capability are a subset of Capability Bounds of the testing capability.
- The Capability Permissions of the sealed capability are a subset of the Capability Permissions of the testing capability.

**R<sub>PKBS</sub>** If all of the following are true, unsealing a capability using a Load Pair of capabilities and Branch instruction, **LDPBR**, is a permitted unsealing operation:

- The capability is valid.
- The capability is sealed.
- The capability ObjectType is 2.
- The destination capability register of the instruction is C29.

**R<sub>FWMNR</sub>** If all of the following are true, unsealing a capability using an Unseal load and branch (immediate) instruction, **BR**, is a permitted unsealing operation:

- The capability is valid.
- The capability is sealed.
- The capability ObjectType is 3.
- The base capability register of the load and branch is C29.

**R<sub>TZRYW</sub>** If all of the following are true, branch to sealed capability pair instruction with a first and a second capability is a permitted unsealing operation:

- The first and second capabilities are valid sealed capabilities.
- The first and second capabilities have BranchSealedPair permission.
- The first capability ObjectType is greater than 3.
- The ObjectType of the first and the second capabilities are the same.
- The first capability has Execute permission.
- The second capability does not have Execute permission.

### Executive/Restricted banking

**R<sub>NHGSJ</sub>** The Executive permission in PCC determines whether the PE is in Executive or Restricted:

- 0: The PE is in Restricted.
- 1: The PE is in Executive.

**R<sub>MXBDJ</sub>** The combination of the Executive permission in PCC, **PSTATE.SP**, and the current Exception level, **EL<sub>x</sub>**, determines the registers selected to be accessed, as outlined in the following table:

Register mnemonic	Executive, when <b>PSTATE.SP</b> is 1	Executive, when <b>PSTATE.SP</b> is 0	Restricted, <b>PSTATE.SP</b> is treated as 0
DDC	DDC_EL <sub>x</sub>	DDC_EL0	RDDC_EL0
SP	SP_EL <sub>x</sub>	SP_EL0	RSP_EL0
TPIDR_EL <sub>x</sub>	TPIDR_EL <sub>x</sub>	TPIDR_EL <sub>x</sub>	RTPIDR_EL0



When a register can be accessed using the register mnemonics in the left column in the table above, accessing that register using other register mnemonics is UNDEFINED.

In Restricted, accessing the Executive registers is UNDEFINED.

R<sub>YNLZF</sub>

Transition from Executive to Restricted is only permitted in one of the following ways:

- A branch (restricted) instruction, `BRR`, `BLRR`.
- A Return from subroutine with possible switch to Restricted, `RETR`.
- Capability exception return.
- Capability exception entry.

I<sub>QXPDW</sub>

When the PE is in Restricted, branch (restricted) instructions are UNDEFINED.

I<sub>JGDJF</sub>

If a transition from Executive to Restricted is not permitted, the Capability Tag of PCC is cleared.

R<sub>GNBDH</sub>

Transition from Restricted to Executive is only permitted in one of the following ways:

- A branch instruction that meets all the following conditions:
  - The target of the instruction is a capability.
  - The instruction is not a branch (restricted) instruction.
- Capability exception return.
- Capability exception entry.

R<sub>NJFVP</sub>

If a transition from Restricted to Executive is not permitted, the Capability Tag of PCC is cleared.

R<sub>VMGDS</sub>

For a PE in Restricted, `RDDC_ELO` is used as the current DDC for loads and stores.

R<sub>RGKSN</sub>

For a PE in Restricted, `SPSel` is `RAZ/WI`.

R<sub>QFFSK</sub>

For a PE in Executive in EL<sub>x</sub>, if `PSTATE.SP` is 1, `DDC_ELx` is used as the current DDC for loads and stores in EL<sub>x</sub>.

R<sub>LHLFL</sub>

For a PE in Executive in EL<sub>x</sub>, if `PSTATE.SP` is 0, `DDC_ELO` is used as the current DDC for loads and stores.

## 2.7 Using capabilities

- R<sub>VBQMJ</sub>** Using a capability is defined as performing an operation that relies on the rights granted by that capability.
- R<sub>DHFGV</sub>** A capability-restricted resource is one of the following:
- A virtual memory location.
  - A System register.
  - A System instruction.
- R<sub>MHJSD</sub>** A capability permits no more access to a capability-restricted resource than what is defined in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A* listed in the [Arm publications](#) section.

### 2.7.1 System permission

- R<sub>CRYKT</sub>** The System permission bit in PCC determines whether access to capability-restricted System registers and instructions is permitted:
- When the System permission bit of PCC is 0, System permission is disabled and 64-bit **MRS** and **MSR** instruction access to System registers is limited to the following register mnemonics only:
    - TPIDR\_ELx.
    - RTPIDR\_EL0.
    - TPIDRRO\_EL0.
    - DCZID\_EL0.
    - CTR\_EL0.
    - CNTVCT\_EL0, unless CCTLR\_ELx.PERMVCT for the current Exception level is 0.
  - When the System permission bit of PCC is 0, System permission is disabled and capability **MRS** and **MSR** instruction access to System registers is limited to the following register mnemonics only:
    - CTPIDR\_ELx.
    - RCTPIDR\_EL0.
    - CTPIDRRO\_EL0.
    - [CID\\_EL0](#).
  - When the System permission of PCC is 1, System permission is enabled .
- R<sub>SKQFC</sub>** If **MRS** and **MSR** instructions are used to access System registers without the required System permission, a trap is generated based on the access view used:
- For 64-bit **MRS** and **MSR** instructions, the access generates a Trapped **MSR**, **MRS**, or System instruction execution in AArch64 state exception.
  - For capability **MRS** and **MSR** instructions, the access generates a Trapped capability **MSR** or **MRS** instruction execution exception.
- R<sub>NZSZL</sub>** Access to Special-purpose registers is not restricted by System permission.
- R<sub>WRJDH</sub>** When System permission of PCC is 0, it is IMPLEMENTATION DEFINED which IMPLEMENTATION DEFINED System registers and System Instructions are trapped.
- I<sub>BCGWP</sub>** In the condition mentioned in **R<sub>WRJDH</sub>**, it is expected that most, if not all, IMPLEMENTATION DEFINED System registers and instructions are trapped.
- R<sub>DFMNS</sub>** If System permission of PCC is 0, all of the following generate a Trapped **MSR**, **MRS**, or System instruction execution in AArch64 state exception:
- Data cache operations, other than operations by VA.
  - Instruction cache operations, other than operations by VA.
  - TLBI operations.

- AT operations.

R<sub>BFSBQ</sub>

If System permission of PCC is 0, all of the following are true:

- ERET causes the Capability Tag on the capability written to PCC to be cleared.
- SCTAG does not set the Capability Tag on the destination register.
- STCT treats the Capability Value in the transfer register as 0.

I<sub>DMBKP</sub>

The behavior of SVC, HVC, and SMC are not affected by System permission.

## 2.7.2 Capability memory protection

R<sub>GMYPJ</sub>

Every access to a memory location using a VA is restricted by a capability.

R<sub>CLBHx</sub>

If a load, store, or cache maintenance by VA instruction uses a capability base register, all of the following are true:

- The instruction uses the Capability Value of that capability base register as the base address for the operation.
- Memory locations accessed by the instruction are restricted by that capability base register.

I<sub>NRTCv</sub>

Following R<sub>CLBHx</sub>, the full 64 bits of the Capability Value, including the Capability Flags, is used as the base address. To avoid an address size fault, software must ensure one of the following:

- The Capability Flags are canonicalized before using these bits in a memory access instruction.
- The MMU is configured to ignore bits [63:56] of the address.

R<sub>QWGWc</sub>

For a load, store, or cache maintenance by VA instruction using a 64-bit base register, memory locations accessed by the instruction are restricted by the capability in the current DDC.

R<sub>KBMFJ</sub>

For the purpose of Capability memory protection, the STCT instruction is treated as a store of capabilities.

R<sub>BLNHL</sub>

For the purpose of Capability memory protection, the LDCT instruction is treated as a load of capabilities.

R<sub>TLVCS</sub>

For Load (literal), LDR, memory locations accessed by the instruction are restricted by the capability in PCC.

R<sub>CXQNV</sub>

Memory locations accessed by instruction fetch are restricted by the capability in PCC.

R<sub>CNSTH</sub>

For a cache maintenance by VA instruction, the required Capability Permissions are as follows:

- IC IVAU: Load permission.
- DC C(I)VA\*: Load permission.
- DC IVAC: Store permission.

R<sub>CTCDF</sub>

For a cache maintenance by VA operation, a contiguous set of locations containing the address provided in the input capability is required to be within the bounds of that capability, with the alignment and number of locations in the set defined by the following:

- IC\*: CTR\_EL0.IminLine.
- DC\*, except DC IVA\*: CTR\_EL0.DminLine.
- DC IVA\*: CTR\_EL0.CWG

See also:

- Chapter D13.2.33 *CTR\_EL0, Cache Type Register, Arm® Architecture Reference Manual.*

## 2.7.3 Capability memory protection exceptions

### Load, store, and cache maintenance by VA instructions

R<sub>YZYBQ</sub>

If a load, store, or cache maintenance by VA instruction uses an invalid capability, the instruction generates a synchronous Data Abort with a capability tag fault.

R<sub>GHBFX</sub>

If a load, store, or cache maintenance by VA instruction uses a valid sealed capability, but the instruction is not a permitted unsealing operation, the instruction generates a synchronous Data Abort with a capability sealed fault.

## Chapter 2. Capability architecture rules

### 2.7. Using capabilities

R <sub>SZLNW</sub>	If a load instruction with an unsealing operation uses a valid sealed capability but the sealed capability has the wrong ObjectType for the instruction, the instruction generates a synchronous Data Abort with a capability sealed fault.
R <sub>QTRFK</sub>	An atomic memory access instruction always performs a load and a store operation from the perspective of capability Store, Load, StoreCap, and LoadCap permission checking.
R <sub>JQYtz</sub>	A Load, store, or cache maintenance by VA instruction uses the Capability Bounds as an upper and lower limit on the memory locations that can be accessed.
R <sub>PWQJTJ</sub>	If a load, store, or cache maintenance by VA instruction accesses any location at a VA outside of the Capability Bounds, the instruction generates a synchronous Data Abort with a capability bounds fault.
R <sub>ZCYyB</sub>	If all of the following are true, a store of a valid capability to memory generates a synchronous Data Abort with a capability permission fault: <ul style="list-style-type: none"><li>• The source Capability Global bit is set to 0.</li><li>• The StoreLocalCap permission of the capability used for the store is set to 0.</li></ul>
R <sub>NTJQD</sub>	If the LoadCap permission of the capability used is set to 0, a load to a Capability register clears the Capability Tag of the loaded capability.
R <sub>RJZnk</sub>	If the StoreCap permission of the capability used is set to 0, a store of a valid capability generates a synchronous Data Abort with a capability permission fault.
R <sub>HMXnk</sub>	If the Load permission of the capability used is set to 0, a load generates a synchronous Data Abort with a capability permission fault.
R <sub>TTHkK</sub>	If the Load permission of the capability used is set to 0, for a cache maintenance by VA which requires read access permission, the instruction generates a synchronous Data Abort with a capability permission fault.
R <sub>YPPQB</sub>	If the Store permission of the capability used is set to 0, a store generates a synchronous Data Abort with a capability permission fault.
R <sub>MGWwD</sub>	If the Store permission of the capability used is set to 0, for a cache maintenance by VA which requires write access permission, the instruction generates a synchronous Data Abort with a capability permission fault.
R <sub>ZFMVL</sub>	If a load or store instruction generates a synchronous Data Abort with one of the following, the faulting address is one of the locations accessed by the instruction: <ul style="list-style-type: none"><li>• A capability tag fault.</li><li>• A capability sealed fault.</li><li>• A capability bounds fault.</li><li>• A capability permission fault.</li></ul>
R <sub>ZGHnJ</sub>	An instruction that both uses a capability and modifies the Capability Value of that capability has two sets of checks: <ul style="list-style-type: none"><li>• The capability checks on using the capability.</li><li>• The representability check on modifying the Capability Value.</li></ul> The capability checks are performed before the representability check.
R <sub>PVKGX</sub>	An instruction that both uses a sealed capability and modifies that sealed capability has two sets of checks: <ul style="list-style-type: none"><li>• The capability checks on using the capability.</li><li>• The sealed capability check on modifying the capability.</li></ul> The capability checks are performed before the sealed capability check.
R <sub>VVxZL</sub>	If a cache maintenance by VA instruction or a Data Cache Zero by VA instruction generates a synchronous Data Abort with one of the following, the faulting address is the address specified in the register argument of the instruction: <ul style="list-style-type: none"><li>• A capability tag fault.</li></ul>

- A capability sealed fault.
- A capability bounds fault.
- A capability permission fault.

**Instruction fetch**

- $R_{GZTVP}$  If the capability in PCC is invalid, instruction fetch generates a synchronous Instruction Abort with a capability tag fault.
- $R_{ZZWCP}$  If the capability in PCC does not have Execute permission, instruction fetch generates a synchronous Instruction Abort with a capability permission fault.
- $R_{FZVKC}$  If an instruction fetch accesses any location at a VA outside of the Capability Bounds in PCC, the access generates a synchronous Instruction Abort with a capability bounds fault.
- $R_{MDMPG}$  If the capability in PCC is sealed, instruction fetch generates a synchronous Instruction Abort with a capability sealed fault.

**IMPLEMENTATION DEFINED behavior**

- $R_{KPSBV}$  If an atomic operation with a conditional store does not perform a store, it is IMPLEMENTATION DEFINED whether that operation performs a required capability Store, StoreCap, or StoreLocalCap permission check.
- $R_{HCBBH}$  If a cache maintenance by VA instruction is implemented as a NOP, it is IMPLEMENTATION DEFINED whether capability memory protection is applied to that operation.

See also:

- Chapter D1.13.5, *Taking an interrupt or other exception during a multi-access load or store*, *Arm® Architecture Reference Manual*.
- [2.13 Exception Model](#)

### 2.7.4 Recursive immutability

- $R_{YYPMC}$  If a valid unsealed capability is loaded using a capability without MutableLoad permission, the MutableLoad, Store, StoreCap, and StoreLocalCap permissions of the loaded capability are cleared.

## 2.8 Capability memory relocation

R <sub>BZSPS</sub>	For a branch instruction variant using a 64-bit target address, and for return instructions returning to a 64-bit return address, if CCTLR_ELx.PCCBO is 1 and the PE is in ELx, the capability base in PCC is added to the address written to the PC.
R <sub>PHVFM</sub>	For branch with link instructions writing a 64-bit return address to X30, if CCTLR_ELx.PCCBO is 1 and the PE is in ELx, the instructions subtract the PCC base from the PC used to generate the link address.
R <sub>VTNGL</sub>	For a PC-relative address calculation instruction writing a 64-bit address to a destination register, if CCTLR_ELx.PCCBO is 1 and the PE is in ELx, the instruction subtracts the PCC base from the PC used to generate the address.
R <sub>GFxBJ</sub>	For load and store, cache maintenance by VA, and prefetch instructions using a 64-bit base address, if CCTLR_ELx.DDCBO is 1, the instructions add the DDC base to the address used to perform the access.
R <sub>WLPTB</sub>	For a CVT(D) instruction writing a 64-bit value to a destination register, if CCTLR_ELx.DDCBO is 1 and the PE executes in ELx, the instruction subtracts the DDC base from the value written.
R <sub>WSWGD</sub>	For a CVT(D)(Z) instructions writing a capability to a destination register, if CCTLR_ELx.DDCBO is 1 and the PE executes in ELx, the instruction adds the DDC base to the Capability Value.
R <sub>MdMXN</sub>	For a CVTP instruction writing a 64-bit value to a destination register, if CCTLR_ELx.PCCBO is 1 and the PE executes in ELx, the instruction subtracts the PCC base from the value written.
R <sub>MKGpV</sub>	For a CVTP(Z) instruction writing a capability to a destination register, if CCTLR_ELx.PCCBO is 1 and the PE executes in ELx, the instruction adds the PCC base to the Capability Value.

## 2.9 Compartment ID

- I<sub>LRZVM</sub>** The CompartmentID permission does not have an architecturally observable effect. The intent is to provide an unforgeable value that is distinct from other capability and non-capability values which hardware can use to partition predictor structures to reduce the opportunity for side-channel attacks.
- R<sub>XLYMV</sub>** The Morello architecture defines a compartment context ID as a value that can be used by hardware to partition predictor structures to reduce the opportunity for side-channel attacks.
- R<sub>BWXVW</sub>** A compartment context ID is a capability.
- R<sub>CSPXQ</sub>** If all of the following are true for a capability, it represents a compartment context ID that is distinct from a compartment context ID defined by a capability where any of the following are not true, or where the Capability Value is different:
- The capability is valid.
  - The capability is unsealed.
  - The value is within the Capability Bounds.
  - The capability has CompartmentID permission.
- I<sub>BYCZR</sub>** The capability in [CID\\_EL0](#) can be used by an implementation as a compartment context ID.
- See also:
- [2.5 Capability encoding](#): information about modifications which can make a capability non-representable.

## 2.10 Instruction set selection

- R<sub>ZRMXS</sub>** PSTATE.C64 determines the current instruction set:
- PSTATE.C64 is 0: The current instruction set is A64.
  - PSTATE.C64 is 1: The current instruction set is C64.
- R<sub>ZTMWK</sub>** If executing an instruction, PSTATE.C64 is updated by any of the following:
- The Capability Value[0] of a branch with a capability target.
  - A **BX** #4.
- R<sub>GVJFY</sub>** When a branch with link instruction writes a capability to C30, PSTATE.C64 is copied to the Capability Value[0] in C30.
- R<sub>XQNPW</sub>** If PSTATE.C64 is 0, all of the following are true:
- A branch and link instruction writes the link address to X30.
  - A PC-relative address generation instruction writes an address to Xd.
  - A Cache maintenance by VA instruction uses the 64-bit address in Xn, with capability memory relocation applied.
- R<sub>TXVNO</sub>** If PSTATE.C64 is 1, all of the following are true:
- A branch and link instruction writes the link address to C30.
  - A PC-relative address generation instruction writes an address to Cd.
  - A Cache maintenance by VA instruction uses Capability address in Cn.
- I<sub>QQMVV</sub>** In Morello instruction forms are encoded the same in A64 and C64 but with a different interpretation of the operands depending on the state of PSTATE.C64.
- In particular, Memory access instructions encoded in A64 to use a 64-bit base register, use a Capability base register in C64, and vice versa.
- See also:
- [4.1 The instruction sets](#): information about the A64 and C64 instruction sets.



## 2.11 Reset

R<sub>VFMV</sub>

CMAX is a capability with all of the following:

- Maximum Capability Bounds: the base is  $0x0$  and the limit is  $2^{64}$ .
- Maximum Capability Permissions.
- Executive is 1.
- ObjectType is 0.
- Tag is 1.

R<sub>FHMF</sub>

On a reset, the following state is defined:

- PCC:
  - The Capability Value of PCC is determined by RVBAR\_ELx for the highest implemented Exception level.
  - The rest of PCC is set to CMAX.
- All DDC\_ELx:
  - The Capability Value of DDC\_ELx is 0.
  - The rest of DDC\_ELx is set to CMAX.
- PSTATE.C64 is set to 0.
- CPTR\_EL3.EC is set to 0.
- All other Capability registers are UNKNOWN.

R<sub>CGXJK</sub>

On a reset, caches are in an IMPLEMENTATION DEFINED state and may require an IMPLEMENTATION DEFINED sequence to invalidate capabilities from caches.

## 2.12 Access to the Morello architecture

R <sub>XWTKD</sub>	Access to the Morello architecture can be trapped at each Exception level.
R <sub>GRLEBX</sub>	If access to the Morello architecture is trapped at an Exception level, EL <sub>x</sub> , access to the Morello architecture at all Exception levels lower than EL <sub>x</sub> is also trapped.
R <sub>PZHJT</sub>	Access to the Morello architecture is controlled by the following: <ul style="list-style-type: none"><li>• CPACR_EL1.CEN.</li><li>• CPTR_EL2.TC.</li><li>• CPTR_EL2.CEN.</li><li>• CPTR_EL3.EC.</li></ul>
R <sub>TPNMD</sub>	If access to the Morello architecture is trapped at EL <sub>x</sub> and when the PE executes in EL <sub>x</sub> , all of the following are true: <ul style="list-style-type: none"><li>• Access to any CCTLR_EL<sub>y</sub> is trapped unless it is UNDEFINED in EL<sub>x</sub>.</li><li>• If executing at EL2, CHCR_EL2 is trapped.</li><li>• If executing at EL3, CSCR_EL3 and CHCR_EL2 are trapped.</li><li>• Instructions added to A64 by the Morello architecture are trapped.</li></ul>
R <sub>VCNGF</sub>	If access to the Morello architecture is trapped at EL <sub>x</sub> , the architecture has no effect on the following: <ul style="list-style-type: none"><li>• The effects of controls in CCTLR_EL<sub>x</sub>.</li><li>• The effects of PCC.</li><li>• The effects of DDC.</li><li>• Capability memory relocation.</li><li>• The effect of PSTATE.C64.</li></ul>
R <sub>KWQVW</sub>	If access to the Morello architecture is trapped, accessing the Morello architecture causes a synchronous exception.
R <sub>RPPMH</sub>	A synchronous exception due to an access to the Morello architecture being trapped is reported with an exception class of Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.TC, CPTR_EL2.CEN, or CPTR_EL3.EC.
R <sub>NHZKT</sub>	If an UNPREDICTABLE instruction is executed in an Exception level where access to Morello is disabled, it is IMPLEMENTATION DEFINED whether that instruction can cause a capability exception.

## 2.13 Exception Model

- R<sub>FVQQT</sub>** The Morello architecture provides the following exception model variants:
- If access to the Morello architecture is trapped at ELx, a non-capability exception entry to ELx, and return from ELx.
  - If access to the Morello architecture is not trapped at ELx, a capability exception entry to ELx, and return from ELx.
- R<sub>THRFQ</sub>** The following registers determine which variant of an exception entry or return is configured:
- [CPACR\\_EL1.CEN](#).
  - [CPTR\\_EL2.TC](#).
  - [CPTR\\_EL2.CEN](#).
  - [CPTR\\_EL3.EC](#).
- I<sub>MVGRH</sub>** For the Morello architecture, the exception vectors used when taking an exception are the same as described in *Arm® Architecture Reference Manual, Armv8-A* apart from **R<sub>GXNXG</sub>**.
- R<sub>GXNXG</sub>** If the PE is in Restricted and an exception is taken from the current Exception level, exception entry uses the same exception vector as an exception taken from the current Exception level with [SP\\_ELO](#).
- R<sub>RZTFR</sub>** On an illegal exception return, **PSTATE.C64** is left unchanged.

### 2.13.1 Non-capability exception entry or return

- R<sub>JLYXK</sub>** If a non-capability exception entry to ELx is configured, on exception entry to ELx, the Morello architecture changes the following aspects in the existing Armv8-A architecture:
- **PSTATE.C64** is set to 0.
  - **PCC** is set to **VBAR\_ELx**, with **VBAR\_ELx[10:0]** treated as zero, plus the vector offset.
- R<sub>YTFBY</sub>** If a non-capability exception return from ELx is configured, on exception return from ELx, the Morello architecture changes the following aspects of the existing Armv8-A architecture:
- **ELR\_ELx[63:0]** is copied to the Capability Value in **PCC**.
  - **PSTATE.C64** is set to 0.

### 2.13.2 Capability exception entry and return

- R<sub>FBWJT</sub>** The following registers are extended to 129-bit to support capability exception handling:

Register mnemonic	Description
<b>SP_ELx</b>	Stack Pointer registers
<b>ELR_ELx</b>	Exception Link Registers
<b>VBAR_ELx</b>	Vector Base Address Registers

- R<sub>YSMLC</sub>** If capability exception entry and return is configured, the preferred exception return capability generated on an exception is a capability with the Capability Value set to the preferred return address for the exception.

- R<sub>KHSLH</sub>** If capability exception entry is configured for ELx, on exception entry to ELx, the Morello architecture changes the existing Armv8-A architecture in all of the following aspects:
- **ELR\_ELx** is set to the preferred exception return capability.

- PSTATE.C64 is set to CCTLR\_ELx.C64E.
- PCC is set to VBAR\_ELx, with VBAR\_ELx[10:0] treated as zero, plus the vector offset.

R<sub>VPMLJ</sub>

If capability exception return is configured for ELx, on exception return from ELx, the Morello Architecture changes the existing Armv8-A architecture in all of the following aspects:

- ELR\_ELx is copied to PCC.
- If the exception return is to an Exception level where access to the Morello architecture is not trapped, SPSR\_ELx.C64 is copied to PSTATE.C64.
- If the exception return is to an Exception level where access to the Morello architecture is trapped, PSTATE.C64 is set to 0.

I<sub>BRTMS</sub>

If capability exception return is configured as mentioned in R<sub>VPMLJ</sub>, and if the value in ELR\_ELx[1:0] is not 0, a subsequent instruction fetch using PCC generates a PC alignment fault.

See also:

- Chapter E1.2.4 *Process state, PSTATE, Armv8-A Architecture Extensions*, Arm<sup>®</sup> Architecture Reference Manual, Armv8-A.
- Chapter D1.10 *Exception entry*, Arm<sup>®</sup> Architecture Reference Manual, Armv8-A.

### 2.13.3 Exception types

I<sub>MMJJD</sub>

The Morello architecture introduces new types of exception reported using both existing Exception classes and new Exception classes:

Name of the fault	Exception class	Section for more information
Alignment fault	Data Abort	<a href="#">2.4 Capabilities in memory</a>
Capability access fault due to SC and LC bits in the translation table	Synchronous Data Abort	<a href="#">2.14.1 Translation table descriptors</a>
Capability bounds fault on data access	Synchronous Data Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Capability bounds fault on instruction fetch	Synchronous Instruction Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Capability permission fault on data access	Synchronous Data Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Capability permission fault on instruction fetch	Synchronous Instruction Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Capability sealed fault on data access	Synchronous Data Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Capability sealed fault on instruction fetch	Synchronous Instruction Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>

Name of the fault	Exception class	Section for more information
Capability tag fault on data access	Synchronous Data Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Capability tag fault on instruction fetch	Synchronous Instruction Abort	<a href="#">2.7.3 Capability memory protection exceptions</a>
Trap due to any of the following: <ul style="list-style-type: none"> <li>• <a href="#">CPACR_EL1.CEN</a></li> <li>• <a href="#">CPTR_EL2.TC</a>.</li> <li>• <a href="#">CPTR_EL2.CEN</a>.</li> <li>• <a href="#">CPTR_EL3.EC</a>.</li> </ul>	Access to the Morello architecture trapped as a result of any of the following: <ul style="list-style-type: none"> <li>• <a href="#">CPACR_EL1.CEN</a></li> <li>• <a href="#">CPTR_EL2.TC</a>.</li> <li>• <a href="#">CPTR_EL2.CEN</a>.</li> <li>• <a href="#">CPTR_EL3.EC</a>.</li> </ul>	<a href="#">2.12 Access to the Morello architecture</a>
Trapped 64-bit $MRS, MSR$ due to System permission	Trapped $MSR, MRS$ , or System instruction execution in AArch64 state exception	<a href="#">2.7.1 System permission</a>
Trapped capability $MRS, MSR$ due to System permission	Trapped capability $MSR$ or $MRS$ instruction execution exception	<a href="#">2.7.1 System permission</a>

$R_{MSLGB}$  On a stage 2 fault that is caused by the access of a capability, [ESR\\_EL2.ISV](#) is 0.  
See also:

- Chapter G1.16.8, *Data Abort exception*, *Arm® Architecture Reference Manual, Armv8-A*.

### 2.13.4 Exception routing

$R_{TYNPN}$  An exception caused by use of the Capability Tag, ObjectType, Capability Permissions or Capability Bounds in a capability is called a “capability exception”

$R_{WFQXC}$  The Morello architecture defines the following capability exceptions:

- Capability tag fault.
- Capability sealed fault.
- Capability permission fault.
- Capability bounds fault.
- Trapped capability  $MRS, MSR$  due to System permission.
- Trapped 64-bit  $MRS, MSR$  due to System permission.

$R_{KLRDW}$  If a capability exception targets an Exception level where access to the Morello architecture is trapped, it is routed to the lowest Exception level where access to the Morello architecture is not trapped. If access to the Morello architecture is trapped at all Exception levels, the exception is routed to the highest implemented Exception level.

### 2.13.5 Exception priorities

$I_{MKBWQ}$  This section outlines the priority of the exceptions introduced by the Morello architecture with respect to the synchronous exception prioritization list in D1.12.4 Synchronous exception prioritization for exceptions taken to AArch64 state, *Arm® Architecture Reference Manual, Armv8-A*.

R<sub>NNLGC</sub> The table below introduces the prioritization of Morello faults and exceptions within existing exception prioritization in the base architecture, where 1 is the highest priority. The base priority refers to the specific issue of Arm<sup>®</sup> *Architecture Reference Manual, Armv8-A* indicated in [Arm publications](#) section of this document.

Name of the fault	Reporting mechanism	Base priority	Sub-priority
Capability tag fault	Synchronous Instruction Abort	5.5	1
Capability sealed fault	Synchronous Instruction Abort	5.5	2
Capability permission fault	Synchronous Instruction Abort	5.5	3
Capability bounds fault	Synchronous Instruction Abort	5.5	4
Executive/Restricted banking	Attempting to execute an instruction that is UNDEFINED	13	-
Trapped capability MRS, MSR due to System permission	Trapped capability MSR or MRS instruction execution exception	13.5	-
Trapped 64-bit MRS, MSR due to System permission	Trapped MSR, MRS, or System instruction execution in AArch64 state exception	13.5	-
Trap due to CPACR_EL1	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC	14	-
Trap due to CPTR_EL2	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC	16	-
Trap due to CPTR_EL3	Access to the Morello architecture trapped as a result of CPACR_EL1.CEN, CPTR_EL2.CEN, CPTR_EL2.TC, or CPTR_EL3.EC	23	-
Capability tag fault	Synchronous Data Abort	28.5	1.5
Capability sealed fault	Synchronous Data Abort	28.5	1.6
Capability permission fault	Synchronous Data Abort	28.5	1.7
Capability bounds fault	Synchronous Data Abort	28.5	1.8
Capability access fault - SC stage 1	Synchronous Data Abort	30.5*	1
Capability access fault - SC stage 2	Synchronous Data Abort	30.5*	2
Capability access fault - LC on an access to Device memory	Synchronous Data Abort	30.5*	3
Capability access fault - LC on an access to Normal memory	Synchronous Data Abort	32*	-

\* When an implementation prioritizes synchronous external aborts at 29, the priorities of the following faults changes as the following:

Name of the fault	Base priority	Sub- priority
Capability access fault - SC stage 1	29	28.1
Capability access fault - SC stage 2	29	28.2
Capability access fault - LC on an access to Device memory	29	28.3
Capability access fault - LC on an access to Normal memory	IMPLEMENTATION DEFINED: 30.5 or 31.5	-

A 0.5 increment in the base priority indicates that the Morello exception is located in between two exception priorities of the base architecture.

A decimal number in the sub-priority indicates that the base architecture has sub-lists and the Morello exception is inserted into the sub-list.

$R_{HBVNP}$  If a load or store instruction results in more than one single-copy atomic memory access, the architecture does not prioritize between the following faults generated on each access:

- Capability memory faults.
- MMU StoreCapability and LoadCapability faults.
- Data Aborts.
- Watchpoints.

$R_{YPSLQ}$  Exceptions due to MMU StoreCapability and LoadCapability permissions are prioritized in the same way as Data Abort Exception generated by a Synchronous External abort.

$I_{VSBHZ}$  Although they have the same priority as a Synchronous External abort, exceptions due to MMU StoreCapability and LoadCapability permissions are not Synchronous External aborts.

See also:

- Chapter D1.12.4, *Synchronous exception prioritization for exceptions taken to AArch64 state*, *Arm® Architecture Reference Manual, Armv8-A*: Main prioritization of exceptions for the base architecture.
- Chapter D5.8.3, *AArch64 state prioritization of synchronous aborts from a single stage of address translation*, *Arm® Architecture Reference Manual, Armv8-A*: Sub-list for some Synchronous Data Abort.
- [Arm publications](#): The specific issue of *Arm® Architecture Reference Manual, Armv8-A* on which this section is based.

## 2.14 The Virtual Memory System Architecture

### MMU capability access controls

**R<sub>WXVWF</sub>** When the Morello architecture is implemented, MMU capability access controls provide control of access to valid capabilities in memory.

**R<sub>JJNSN</sub>** For the purpose of MMU capability access controls, an atomic access is treated as both loading and storing a capability.

### MMU faulting of stores of valid capabilities

**R<sub>ZGDGP</sub>** A memory location can be marked as faulting stores of valid capabilities.

**R<sub>GQROJ</sub>** If a location is marked as faulting stores of valid capabilities, a store of a valid capability to that location causes a capability access fault, and the write to the location does not occur.

**R<sub>KXFNT</sub>** If an instruction stores more than one capability, and one or more of those stores causes a Capability access fault, it is UNPREDICTABLE whether the stores that do not cause any Capability access fault are written to memory.

**R<sub>NTKXV</sub>** Each stage of translation for a translation regime can mark a location as faulting stores of valid capabilities.

**R<sub>JQH GK</sub>** Stage 1 faulting of stores of valid capabilities to a location in a translation regime is controlled by the SC and CDBM bits in the stage 1 page table entry block and page descriptor for that location.

**R<sub>GKLNJ</sub>** Stage 2 faulting of stores of valid capabilities to a location in a translation regime is controlled by the SC and CDBM bits in the stage 2 page table entry block and page descriptor for that location.

**R<sub>PQKQY</sub>** If a location is marked as faulting stores of valid capabilities, and an atomic operation with a conditional store of a valid capability to that location does not perform the store, it is IMPLEMENTATION DEFINED whether that operation causes a Capability access fault.

**R<sub>DLYTV</sub>** If a stage of translation for a translation regime is disabled, that stage of translation does not cause a Capability access fault due to a store of a valid capability.

**R<sub>FQDQJ</sub>** If an exception due to a Capability access fault on a store of a valid capability is taken to ELx, the lowest faulting address is recorded in FAR\_ELx.

**R<sub>SLRGN</sub>** If an exception is taken to ELx due to a Capability access fault on a store of a valid capability as part of an atomic access, the exception is reported as a write in ESR\_ELx.WnR.

**R<sub>XNLFJ</sub>** For the purpose of faulting stores of valid capabilities, a `STCT` instruction is treated as storing capabilities.

**R<sub>ZKDFC</sub>** If an instruction stores more than one capability, and at least one of the stores causes a capability access fault, it is CONSTRAINED UNPREDICTABLE whether any capability stored by the instruction which does not cause a fault is stored to memory.

### MMU tracking of capability stores of valid capabilities

**R<sub>BVHDN</sub>** A memory location can be marked as tracking stores of valid capabilities.

**R<sub>GQKPD</sub>** If a location is marked as tracking stores of valid capabilities, and if a valid capability is stored to that location, that location is marked as Capability dirty, instead of generating a Capability access fault.

**R<sub>PGBNQ</sub>** If an instruction stores more than one capability to memory, each store of a valid capability is tracked independently.

**R<sub>BBTCZ</sub>** Each stage of translation can independently mark a location as tracking stores of valid capabilities.

**R<sub>MTCWN</sub>** Each stage of translation can independently mark a location as Capability dirty.

**R<sub>GXLXY</sub>** Stage 1 tracking of stores of valid capabilities to a location in a translation regime is controlled by the CDBM bit in the stage 1 page table entry block and page descriptor for that location.

**R<sub>LXSXB</sub>** Stage 2 tracking of stores of valid capabilities to a location in a translation regime is controlled by the CDBM bit in the stage 2 page table entry block and page descriptor for that location.



R <sub>JFSGC</sub>	Stage 1 Capability dirty state for a location in a translation regime is recorded by setting the SC bit to 1 in the stage 1 page table entry block and page descriptor for that location.
R <sub>QJDRL</sub>	Stage 2 Capability dirty state for a location in a translation regime is recorded setting the SC bit to 1 in the stage 2 page table entry block and page descriptor for that location.
I <sub>HBKYK</sub>	Tracking of capability writes follows the same principles as Hardware management of dirty state as defined in Chapter D5.4.11, <i>Hardware management of the Access flag and dirty state</i> , <i>Arm® Architecture Reference Manual, Armv8-A</i> .
R <sub>GVCBG</sub>	If a location is marked as tracking stores of valid capabilities, and an atomic operation with a conditional store of a valid capability to that location does not perform the store, it is IMPLEMENTATION DEFINED whether the store is tracked.
R <sub>QBLBN</sub>	If a stage of translation for a translation regime is disabled, that stage of translation does not track stores of valid capabilities.
R <sub>DHRCK</sub>	For the purpose of tracking stores of valid capabilities, a <code>STCT</code> instruction is treated as storing capabilities.
R <sub>XQMXW</sub>	If an instruction stores more than one capability, each capability store is treated independently for the purpose of tracking stores of valid capabilities.

#### **MMU faulting of loads of valid capabilities**

R <sub>SXCVB</sub>	A memory location can be marked as faulting loads of valid capabilities.
R <sub>CQJDQ</sub>	If a location is marked as faulting loads of valid capabilities, a load of a valid capability from that location causes a Capability access fault.
R <sub>QDKBL</sub>	If a location is marked as Device and as faulting loads of valid capabilities, a load of a capability from that location causes a Capability access fault, and the location is not read.
R <sub>HQVST</sub>	The stage 1 translation for a translation regime can mark a location as faulting loads of valid capabilities.
R <sub>CPRKD</sub>	Stage 1 faulting of loads of valid capabilities from a location in the translation regime for ELx is controlled by the LC bit in the stage 1 page table entry block and page descriptor, and the <code>TCR_ELx.TGENy</code> field, for that location.
R <sub>RKGLC</sub>	If a stage of translation for a translation regime is disabled, that stage of translation cannot cause a Capability access fault due to a load of a valid capability.
R <sub>GFNJJ</sub>	If an exception is taken to ELx due to a Capability access fault on a load of a valid capability, the lowest faulting address is recorded in <code>FAR_ELx</code> .
R <sub>NKSBV</sub>	If a location is marked as faulting loads of valid capabilities, and an atomic operation to that location causes a Capability access fault, the location is not written.
R <sub>VVNDW</sub>	If a location is marked as faulting loads of valid capabilities, an atomic operation to that location which would read a valid capability from that location causes a Capability access fault.
R <sub>TKKMV</sub>	If a location is marked as faulting loads of valid capabilities, and an atomic operation to that location would read an invalid capability from that location, it is IMPLEMENTATION DEFINED whether the operation causes a Capability access fault.
R <sub>KRJXL</sub>	For the purpose of faulting loads of valid capabilities, a <code>LDCT</code> instruction is treated as loading capabilities.
R <sub>JFHGB</sub>	If an instruction loads more than one capability, and at least one of the loads causes a capability access fault, it is CONSTRAINED UNPREDICTABLE whether any capability loaded by the instruction that does not cause a fault is read from memory.

#### **MMU zeroing of Capability Tags when loading capabilities**

R <sub>RBHHQ</sub>	A memory location can be marked as zeroing Capability Tags on loads of capabilities
R <sub>DJSPV</sub>	If a location is marked as zeroing Capability Tags on loads of capabilities, the Capability tag on a capability loaded from that memory is set to zero.

R <sub>QWGTB</sub>	Each stage of translation for a translation regime can mark a location as zeroing Capability Tags on loads of capabilities.
R <sub>HQBZK</sub>	Stage 1 zeroing of Capability Tags on capabilities loaded from a location in a translation regime is controlled by the LC bit in stage 1 page table entry block and page descriptor for that location.
R <sub>TRMCY</sub>	Stage 2 zeroing of Capability Tags on capabilities loaded from a location in a translation regime is controlled by the LC bit in stage 2 page table entry block and page descriptor for that location.
R <sub>YVRVV</sub>	If a location is marked as zeroing Capability Tags on loads by Stage 2, a capability loaded from the location is treated as invalid for the purpose of faulting of loads of valid capabilities.
R <sub>GVMCL</sub>	If a stage of translation for a translation regime is disabled, that stage of translation does not cause zeroing of Capability Tags on loaded capabilities.
R <sub>RHTRV</sub>	For the purpose of MMU zeroing of Capability Tags when loading capabilities, a LDCT instruction is treated as loading capabilities.
R <sub>CVTTF</sub>	If a memory location is marked as zeroing Capability Tags on loads of capabilities, the zeroing is applied before the application of faulting of loads of valid capabilities from that location.
R <sub>HFGKN</sub>	If an instruction loads more than one capability, each capability is treated independently for the purpose of zeroing of capability Tags on loading capabilities.

### 2.14.1 Translation table descriptors

R<sub>LEFNG</sub> The table below outlines the stage 1 Page table Entry block and page descriptor fields, which are part of the PBHA bits. If the corresponding control bits in TCR\_ELx for the translation regime are 0, the field bit is treated as 0.

Name	Field	Description
LC	62:61	Control of loads of capabilities from memory: <ul style="list-style-type: none"> <li>• 0b00: Zero Capability Tags.</li> <li>• 0b01: No effect.</li> <li>• 0b10: Fault loads of valid capabilities, if all of the following are true, otherwise no effect:               <ul style="list-style-type: none"> <li>– TTBRy_ELx is used for the access.</li> <li>– CCTLR_ELx.TGENy is 1.</li> </ul> </li> <li>• 0b11: Fault loads of valid capabilities if all of the following are true, otherwise no effect:               <ul style="list-style-type: none"> <li>– TTBRy_ELx is used for the access.</li> <li>– CCTLR_ELx.TGENy is 0.</li> </ul> </li> </ul>
SC	60	Control of stores of valid capabilities to memory: <ul style="list-style-type: none"> <li>• 0b0: If CDBM is 0, fault stores of valid capabilities, otherwise no effect.</li> <li>• 0b1: No effect.</li> </ul>
CDBM	59	Control tracking of stores of valid capabilities: <ul style="list-style-type: none"> <li>• 0b0: No effect</li> <li>• 0b1: Track stores of valid capabilities.</li> </ul>

R<sub>KPDCT</sub> The stage 2 Page table entry block and page descriptors are extended to control access to capabilities in capability-tagged memory.

The table below outlines the stage 2 Page table Entry block and page descriptor fields, which are part of the PBHA bits. If the corresponding control bits in VTCR\_EL2 are 0, the field bits are treated as 0.

---

Name	Field	Description
LC	61	Control of loads capabilities from memory: <ul style="list-style-type: none"><li>• 0b00: Zero Capability tags</li><li>• 0b01: No effect</li></ul>
SC	60	Control of stores of valid capabilities to memory: <ul style="list-style-type: none"><li>• 0b0: If CDBM is 0, fault stores of valid capabilities , otherwise no effect.</li><li>• 0b1: No effect.</li></ul>
CDBM	59	Control tracking of stores of valid capabilities: <ul style="list-style-type: none"><li>• 0b0: No effect.</li><li>• 0b1: Track stores of valid capabilities.</li></ul>

---

See also:

- Chapter D5.3.3, *Memory attribute fields in the VMSAv8-64 translation table format descriptors*, Arm® Architecture Reference Manual, Armv8-A.

## 2.15 Self-hosted debug

### 2.15.1 Watchpoints

$R_{BGBZW}$  For the purpose of watchpoint checking, the following instructions are treated as accessing four capabilities:

- STCT.
- LDCT.

$R_{HXVZS}$  For the purpose of watchpoint checking, the following instructions are treated as accessing an entire cacheline:

- STXP.
- STLXP.

See also:

- Chapter D2, *AArch64 Self-hosted Debug*, *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.

## 2.16 The Embedded Trace Macrocell architecture

### 2.16.1 Exception instruction trace element

$R_{TCXZX}$  The Embedded Trace Macrocell architecture groups exceptions into different types. For the exceptions added by the Morello architecture, the exception types used in the Embedded Trace Macrocell are the following:

The Morello architecture exception types	Exception type
Trap due to any of the following: <ul style="list-style-type: none"> <li>• <a href="#">CPACR_EL1.CEN</a>.</li> <li>• <a href="#">CPTR_EL2.TC</a>.</li> <li>• <a href="#">CPTR_EL2.CEN</a>.</li> <li>• <a href="#">CPTR_EL3.EC</a>.</li> </ul>	Trap
Trapped capability $MRS, MSR$ due to System permission	Trap
Trapped 64-bit $MRS, MSR$ due to System permission	Trap
Capability permission fault on instruction fetch	Inst Fault
Capability sealed fault on instruction fetch	Inst Fault
Capability bounds fault on instruction fetch	Inst Fault
Capability access fault due to SC and LC bits in the translation table	Data Fault
Capability bounds fault on data access	Data Fault
Capability permission fault on data access	Data Fault
Capability sealed fault on data access	Data Fault
Capability tag fault on data access	Data Fault

See also:

- Chapter 5.2.7, *Exception instruction trace element*, Arm® *Embedded Trace Macrocell Architecture Specification*.

### 2.16.2 Address and Context tracing packets

$I_{KMSXD}$  The instruction set can be decoded by the state of the SF bit and the header byte of an Address packet.

$R_{NJWNK}$  The instruction set is indicated by the combination of the SF bit and the header byte of an Address packet, as the following table shows:

SF bit value	Instruction set	Alignment	ISA in use
1	IS1	Halfword-aligned	C64
1	IS0	Word-aligned	A64

┆<sub>KMWPR</sub>

The table in R<sub>NJWNK</sub> only includes information for when SF bit is 1, because the Morello architecture does not support the instruction sets A32 and T32, which are indicated by the SF bit being 0.

See also:

- Chapter D3, *AArch64 Self-hosted Trace*, *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.
- Chapter 6.4.12, *Address and Context tracing packets*, *Arm<sup>®</sup> Embedded Trace Macrocell Architecture Specification*.

## 2.17 Performance Monitor Unit

R<sub>LCHRS</sub>

The Morello architecture adds the following performance events, using the IMPLEMENTATION DEFINED events space defined for an Armv8 implementation, 0x00C0-0x03FF.

Events added by the Morello architecture are in the range 0x0200-0x03FF.

### Morello Events

**0x0200, BR\_MIS\_PRED\_RS** Branch mispredict restricted.

The counter counts each correction to the predicted program flow that occurs because of a misprediction, or no prediction and relates to switches between restricted and executive.

**0x0201, BR\_MIS\_PRED\_C64** Branch mispredict C64.

The counter counts each correction to the predicted program flow that occurs because of a misprediction, or no prediction and relates to switches between A64 and C64.

**0x0202, BR\_MIS\_PRED\_SYS** Branch mispredict system permission.

The counter counts each correction to the predicted program flow that occurs because of a misprediction, or no prediction and relates to system permission.

**0x0203, PCCR\_F\_FULL** PCC register file full.

The counter counts every cycle counted by the CPU\_CYCLES event on which no operation was issued because the PCC write tracking register file was full.

**0x0204, EXECUTIVE\_ENTRY** Entry to Executive, Operations Speculatively Executed.

The counter counts speculatively executed operations that cause an entry into Executive.

**0x0205, EXECUTIVE\_EXIT** Exit from Executive, Operations Speculatively Executed.

The counter counts speculatively executed operations that cause an exit from Executive.

**0x0206, INST\_SPEC\_A64** Instructions in A64, Operations Speculatively Executed.

The counter counts speculatively executed operations due to all instructions in A64.

**0x0207, INST\_SPEC\_C64** Instructions in C64, Operations Speculatively Executed.

The counter counts speculatively executed operations due to all instructions in C64.

**0x0208, CID\_EL0\_WRITE\_RETIRED** Instruction architecturally executed, Write to CID\_EL0.

The counter counts architecturally executed instructions which write to the Compartment ID Register.

**0x0209, DDC\_WRITE\_RETIRED** Instruction architecturally executed, Write to DDC\_ELx, RDDC.

The counter counts architecturally executed instructions which write to any Default Data Capability.

**0x020A, DDC\_READ\_SPEC** Read from DDC\_ELx, RDDC, Operations Speculatively Executed.

The counter counts speculatively executed operations which read from any Default Data Capability.

**0x020B, INST\_SPEC\_CVTD** CVTD Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to the following instructions

- CVTD: Convert pointer to capability offset from DDC.
- CVTD: Convert capability to pointer offset from DDC, setting flags.
- CVTDZ: Convert pointer to capability offset from DDC, with null capability from zero semantics.

**0x020E, INST\_SPEC\_SCBNDS\_NONEXACT** SCBNDS Instructions which do not set exact bounds, Operations Speculatively Executed.

The counter counts speculatively executed operations due to SCBNDS instructions which do not succeed in setting the requested bounds exactly.

**0x020F, CDBM\_SET\_SC** SC set due to CDBM.

The counter counts each setting of the Permission to write Capability Tags to memory bit in a Page Table Entry which is due to the Capability Dirty State Modifier bit being set.

**0x0210, CAP\_LD\_SPEC** Capability Load Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Capability load instructions.

**0x0211, CAP\_ST\_SPEC** Capability Store Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Capability store instructions.

**0x0212, CAP\_ALT\_LD\_SPEC** Alternate Base Capability Load Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base Capability load instructions.

**0x0213, CAP\_ALT\_ST\_SPEC** Alternate Base Capability Store Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base Capability store instructions.

**0x0214, ALT\_LD\_SPEC** Alternate Base Load Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base load instructions.

**0x0215, ALT\_ST\_SPEC** Alternate Base Store Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Alternate Base store instructions.

**0x0216, LDCT\_SPEC** LDCT Instructions, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Load Tags instructions.

**0x0217, LDCT\_NO\_CAP\_SPEC** LDCT Instructions When Tags are Zero, Operations Speculatively Executed.

The counter counts speculatively executed operations due to Load Tags instructions where the tags to be loaded are all zero.

**0x0218, DC\_ZVA\_RET** Data Cache Zero.

The counter counts architecturally executed DC ZVA instructions.

**0x021A, LDCT\_REFILL** Data Cache Refill due to LDCT, Operations Speculatively Executed.

The counter counts each access counted by L1D\_CACHE that causes a demand refill of any cache due to an LDCT instruction.

**0x021B, STCT\_REFILL** Data Cache Refill due to SDCT, Operations Speculatively Executed.

The counter counts each access counted by L1D\_CACHE that causes a demand refill of any cache due to an STCT instruction.

**0x021C, L1D\_CACHE\_RD\_CTAG** Attributable Level 1 data cache access, read, valid capability.

The counter counts each access counted by L1D\_CACHE\_RD which loaded a valid Capability.

**0x021D, L1D\_CACHE\_WR\_CTAG** Attributable Level 1 data cache access, write, valid capability.

The counter counts each access counted by L1D\_CACHE\_WR which stored a valid Capability.

**0x021E, L1D\_CACHE\_WB\_CTAG** Attributable Level 1 data cache write-back, valid capability.

The counter counts each access counted by L1D\_CACHE\_WB where at least one valid capability was present in the cache line.

**0x021F, L1D\_CACHE\_REFILL\_RD\_CTAG** Attributable Level 1 data cache refill, capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_RD where at least one valid capability was present in the cache line.

**0x0220, L1D\_CACHE\_REFILL\_WR\_CTAG** Attributable Level 1 data cache refill, capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_WR where at least one valid capability was present in the cache line.

**0x0221, L1D\_CACHE\_REFILL\_INNER\_CTAG** Attributable Level 1 data cache refill, inner, valid capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_INNER where at least one valid capability was present in the cache line.



**0x0222, L1D\_CACHE\_REFILL\_OUTER\_CTAG** Attributable Level 1 data cache refill, outer, valid capability.

The counter counts each access counted by L1D\_CACHE\_REFILL\_OUTER where at least one valid capability was present in the cache line.

**0x0223, L1D\_CACHE\_WB\_VICTIM\_CTAG** Attributable Level 1 data cache Write-Back, victim, valid capability.

The counter counts each access counted by L1D\_CACHE\_WB\_VICTIM where at least one valid capability was present in the cache line.

**0x0224, L1D\_CACHE\_WB\_CLEAN\_CTAG** Attributable Level 1 data cache Write-Back, cleaning and coherency, valid capability.

The counter counts each access counted by L1D\_CACHE\_WB\_CLEAN where at least one valid capability was present in the cache line.

**0x0226, L2D\_CACHE\_RD\_CTAG** Attributable Level 2 data cache access, read, valid capability.

The counter counts each access counted by L2D\_CACHE\_RD which loaded a valid Capability.

**0x0227, L2D\_CACHE\_WR\_CTAG** Attributable Level 2 data cache access, write, valid capability.

The counter counts each access counted by L2D\_CACHE\_WR which stored a valid Capability.

**0x0228, L2D\_CACHE\_REFILL\_RD\_CTAG** Attributable Level 2 data cache refill, valid capability.

The counter counts each access counted by L2D\_CACHE\_REFILL\_RD where at least one valid capability was present in the cache line.

**0x022A, L2D\_CACHE\_WB\_VICTIM\_CTAG** Attributable Level 2 data cache Write-Back, victim, valid capability.

The counter counts each access counted by L2D\_CACHE\_WB\_VICTIM where at least one valid capability was present in the cache line.

**0x022B, L2D\_CACHE\_WB\_CLEAN\_CTAG** Attributable Level 2 data cache Write-Back, cleaning and coherency, valid capability.

The counter counts each access counted by L2D\_CACHE\_WB\_CLEAN where at least one valid capability was present in the cache line.

**0x022C, L2D\_CACHE\_INVALID\_CTAG** Attributable Level 2 data cache invalidate, valid capability.

The counter counts each access counted by L2D\_CACHE\_INVALID where at least one valid capability was present in the cache line.

**0x022D, BUS\_ACCESS\_RD\_CTAG** Bus access, read, valid capability.

The counter counts each access counted by BUS\_ACCESS\_RD where a Capability Tag was set in at least one beat of the access.

**0x022E, BUS\_ACCESS\_WR\_CTAG** Bus access, write, valid capability.

The counter counts each access counted by BUS\_ACCESS\_WR where a Capability Tag was set in at least one beat of the access.

**0x022F, CNT\_ST\_ZERO\_BYTE** Store of zeros.

In combination with the CNT\_ST\_ZERO\_16TH\_BYTE the counter counts the number of bytes written by architecturally executed store instructions, not including DC ZVA where only zeros are stored and not including stores which store 16 bytes of zero.

**0x0230, CNT\_ST\_ZERO\_16\_BYTES** Store of zeros, 16 byte stores.

The counter counts when 16 bytes of zero are written by an architecturally executed store instruction.

**0x0233, MEM\_ACCESS\_RD\_CTAG** Data memory access, read, valid capability.

The counter counts each access counted by MEM\_ACCESS\_RD where a Capability Tag was set in at least one part of the access.

**0x0234, MEM\_ACCESS\_WR\_CTAG** Data memory access, write, valid capability.

The counter counts each access counted by MEM\_ACCESS\_WR where a Capability Tag was set in at least one part of the access.

**0x0235, CAP\_MEM\_ACCESS\_RD** Data memory access, read, capability.

The counter counts each access counted by MEM\_ACCESS\_RD due to an instruction which loads a capability. It is not sensitive to the validity of the capability.

**0x0236, CAP\_MEM\_ACCESS\_WR** Data memory access, write, capability.

The counter counts each access counted by MEM\_ACCESS\_WR due to an instruction which stores a capability. It is not sensitive to the validity of the capability.

**0x0237, INST\_SPEC\_RESTRICTED** Instructions in Restricted, Operations Speculatively Executed.

The counter counts speculatively executed operations due to all instructions in Restricted

**0x0238, LD\_CAP\_PERM\_CLR\_CTAG** Load permission cleared, Operations Speculatively Executed.

The counter counts speculatively executed operations due to load instructions where the capability tag is cleared due to the operation having been performed without LoadCap permission.

See also:

- Chapter D7.11.2 *The PMU event number space and common events*, Arm® *Architecture Reference Manual*, Armv8-A.

## 2.18 Statistical profiling extension

- R<sub>FNXNM</sub>** For the purpose of Statistical profiling, **LDCT** is treated as a load of capabilities.  
**R<sub>WCKHL</sub>** For the purpose of Statistical profiling, **STCT** is treated as a store of capabilities.

### 2.18.1 The Statistical Profiling Buffer

- R<sub>JYXCQ</sub>** The writes to the Profiling Buffer are checked against **DDC\_ELx** for the controlling Exception level.  
**I** **R<sub>JYXCQ</sub>** means that the Profiling Buffer is associated with Executive state in the controlling Exception level.  
**R<sub>BDWLM</sub>** The **DDC\_ELx** base is added to the Profiling Buffer address defined by **PMBPTR\_EL1**.  
**R<sub>JSDVB</sub>** The Profiling Buffer full condition is determined using an un-relocated value derived from **PMBPTR\_EL1**.  
**R<sub>DQDSZ</sub>** Faults due to capability memory protection on buffer writes are reported in **PMBPTR\_EL1**.  
**I<sub>XFNCQ</sub>** Synchronous faults on writes to the profiling buffer are prioritized as described in [Exception priorities](#) section.

### 2.18.2 Statistical profiling extension packets

- R<sub>BKFLY</sub>** The following Operation Type packet payload (load/store) bit assignments are defined for subclasses:

SUBCLASS	Description	Bit assignments are same as
0b0010000x	A load/store targeting 129-bit general-purpose registers	General-purpose load/store
0b001xxx1x	An atomic operation, load-acquire, store-release or exclusive targeting 129-bit general-purpose registers	An extended load/store

See also:

- Chapter D10.2.7 *Operation Type packet*, *Arm® Architecture Reference Manual, Armv8-A*.

- R<sub>YCMGT</sub>** For the Address packet type, if the **INDEX** field is 0b00001, branch target address, the Address packet payload **ADDR[0]** is always zero.

## 2.19 External debug

### 2.19.1 Entering Debug state

- R<sub>XRJJB</sub>** On entry to Debug state, all of the following apply:
- PCC is copied to **CDLR\_ELO** with the Capability Value set to the preferred restart address for the debug event.
  - PSTATE.C64 is copied to DSPSR\_EL0.C64.
  - PSTATE.C64 is set to 0.

All other behavior is as described in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.

See also:

- Chapter H2.3 *Entering Debug state, Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.

### 2.19.2 Exiting Debug state

- R<sub>YJBHN</sub>** On exit from Debug state, all of the following apply:
- PCC is set to the Capability in **CDLR\_ELO**.
  - The value of DSPSR\_EL0.C64 is copied to PSTATE.C64.

All other behavior is as described in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.

See also:

- Chapter H2.5 *Exiting Debug state, Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.

### 2.19.3 Executing instructions in Debug state

- R<sub>HLGQQ</sub>** If the PE is in Debug state, all of the following are true:
- The PE is treated as if in Executive.
  - System permission of PCC is treated as 1.
  - **CDLR\_ELO** is preserved unless directly written by an **MSR** to **CDLR\_ELO** or **DLR\_EL0**.
  - PCC is UNKNOWN.

**R<sub>QHCRG</sub>** A write to **DLR\_EL0** writes to bits [63:0] of **CDLR\_ELO**. It does not change **CDLR\_ELO** [128:64].

**I<sub>VNPNB</sub>** The effect of a write to **DLR\_EL0** on **CDLR\_ELO** differs to a write to other System registers using a 64-bit access view. This permits a Morello-unaware external debugger to correctly modify the return address without overwriting the rest of the preserved PCC.

### 2.19.4 Instructions in Debug state

#### Instructions changed in Debug state

**R<sub>NVSTF</sub>** If the PE is in Debug state and when the **DCPSX** instructions are executed, **CCTLR\_ELx.C64E** is copied to **PSTATE.C64**. The rest of the behavior remains unchanged from the base architecture.

**R<sub>RQDKQ</sub>** If the PE is in Debug state and executes in EL1 or above, when the **DRPS** instruction is executed, **SPSR\_ELx.C64** is copied to **PSTATE.C64**. The rest of the behavior remains unchanged from the base architecture.

#### Instructions added in Debug state

**I<sub>VLXZM</sub>** The availability of existing instructions in Debug state is unchanged.

R<sub>SBYXB</sub>

The following instructions added by Morello are available in Debug state:

- Add (immediate).
- Subtract (immediate).
- Move from Capability register to System register.
- Move from System register to Capability register.
- Move from Capability register to Special-purpose Capability register.
- Move from Special-purpose Capability register to Capability register.
- Load and store of all data types with and without Alternate mode base, other than literal and non-exclusive pair forms.
- All atomics.
- Copy From High.
- Copy To High.
- Set the Capability Tag field.
- Get the Tag field of a capability.
- Copy Capability register.
- Load and store of Capability single or exclusive, with or without acquire or release.
- Set Value field of a capability.
- Branch Exchange.

All other instructions added by Morello are **CONSTRAINED UNPREDICTABLE** and behave in one of the following ways:

- They are **UNDEFINED**.
- They execute as a **NOP**.
- They have the same behavior as in Non-debug state with instructions that read the PC, PCC, or PSTATE fields using an **UNKNOWN** value for those registers or fields.

R<sub>TCMPQ</sub>

The following instructions are defined in Debug state, and are **UNDEFINED** in Non-debug state:

- `[MRS](#mrs_c_i){.isa}` Cd, [CDLR\\_EL0](#).
- `[MRS](#mrs_c_i){.isa}` Cd, [CDBGDTR\\_EL0](#).
- `[MSR](#msr_c_i){.isa}` [CDLR\\_EL0](#), Cn.
- `[MSR](#msr_c_i){.isa}` [CDBGDTR\\_EL0](#), Cn.

## 2.19.5 Debug Communications Channel (DCC) access

I<sub>XHSMC</sub>

Three 32-bit external Debug registers allow external debug to access the Morello architecture within the PE.

### DCC and capabilities

R<sub>VYGYG</sub>

In Debug state, software can transfer a capability to or from external debug by accessing [CDBGDTR\\_EL0](#).

R<sub>BKDHS</sub>

In Debug state, external debug can transfer a capability to or from software by accessing the following 32-bit External Debug registers:

- [DTRTX](#)
- [DTRRX](#).
- [DBGDTR2A](#).
- [DBGDTR2B](#).
- [EDSCR2](#).

### Memory access mode

I<sub>NTSWF</sub>

If the PE is in Debug state and in Memory access mode, and when `PSTATE.C64` is 0, memory access is subject to capability memory relocation.

R<sub>RTTJG</sub>

If the PE is in Debug state and in Memory access mode and when `PSTATE.C64` is 1, the Morello architecture changes all of the following from the base architecture:

- External reads from `DBGDTRTX_ELO` causes the equivalent of `LDR W1, [C0], #4` to be executed.
- External writes to `DBGDTRRX_ELO` causes the equivalent of `STR W1, [C0], #4` to be executed.

See also:

- Chapter H4.3.2, *Memory access mode*, *Arm® Architecture Reference Manual, Armv8-A*: behavior resulted from an access by the external debug interface.
- [2.7.2 Capability memory protection](#)
- [2.8 Capability memory relocation](#)

# Chapter 3

## Register definitions

### 3.1 Register index

I<sub>XHWZG</sub>

This chapter describes the following:

- The new registers added in the Morello architecture.
- The base architecture registers extended by the Morello architecture.

#### Registers described in this document

I<sub>JMGWF</sub>

Be aware of the following when reading the descriptions of the registers for the base architecture in this supplement: The register descriptions include references to AArch32, which do not apply in Morello.

Registers that are extended in the Morello architecture to be 129-bit include new accessor descriptions that use the name prefixed with a ‘C’.

#### Effects of System permission

I<sub>KHTDY</sub>

This chapter does not include detailed descriptions of registers defined in the base architecture where the only change in the Morello architecture is the addition of access controls due to System permission.

For a register that can be accessed at EL0 or EL1, the following code is added to the accessibility pseudocode:

```
1 if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
2   if TargetELForCapabilityExceptions() == EL1 then
3     AArch64.SystemAccessTrap(EL1, 0x18);
4   elseif TargetELForCapabilityExceptions() == EL2 then
5     AArch64.SystemAccessTrap(EL2, 0x18);
6   else
7     AArch64.SystemAccessTrap(EL3, 0x18);
```

For a register that can be accessed at EL2, the following code is added to the accessibility pseudocode:

```

if IsFeatureImplemented("Morello") &&!CapIsSystemAccessEnabled() &&!Halted() then if
↪TargetELForCapabilityExceptions() == EL2 then AArch64.SystemAccessTrap(EL2, 0x18); else
↪AArch64.SystemAccessTrap(EL3, 0x18);

```

For a register that can be accessed at EL3, the following code is added to the accessibility pseudocode:

```

if IsFeatureImplemented("Morello") &&!CapIsSystemAccessEnabled() &&!Halted() then
↪AArch64.SystemAccessTrap(EL3, 0x18);

```

### 3.1.1 AArch64 registers

Name	Description
<a href="#">CCTLR_EL0</a>	Capability Control Register (EL0)
<a href="#">CCTLR_EL1</a>	Capability Control Register (EL1)
<a href="#">CCTLR_EL2</a>	Capability Control Register (EL2)
<a href="#">CCTLR_EL3</a>	Capability Control Register (EL3)
<a href="#">CDBGDTR_EL0</a>	Capability Debug Data Transfer Register, half-duplex
<a href="#">CDLR_EL0</a>	Capability Debug Link Register
<a href="#">CHCR_EL2</a>	Capability Hypervisor Configuration Register
<a href="#">CID_EL0</a>	Compartment ID Register
<a href="#">CNTVCT_EL0</a>	Counter-timer Virtual Count register
<a href="#">CPACR_EL1</a>	Architectural Feature Access Control Register
<a href="#">CPTR_EL2</a>	Architectural Feature Trap Register (EL2)
<a href="#">CPTR_EL3</a>	Architectural Feature Trap Register (EL3)
<a href="#">DDC_EL0</a>	Default Data Capability (EL0)
<a href="#">DDC_EL1</a>	Default Data Capability (EL1)
<a href="#">DDC_EL2</a>	Default Data Capability (EL2)
<a href="#">DDC_EL3</a>	Default Data Capability (EL3)
<a href="#">DSPSR_EL0</a>	Debug Saved Program Status Register
<a href="#">ELR_EL1</a>	Exception Link Register (EL1)
<a href="#">ELR_EL2</a>	Exception Link Register (EL2)
<a href="#">ELR_EL3</a>	Exception Link Register (EL3)
<a href="#">ESR_EL1</a>	Exception Syndrome Register (EL1)
<a href="#">ESR_EL2</a>	Exception Syndrome Register (EL2)
<a href="#">ESR_EL3</a>	Exception Syndrome Register (EL3)
<a href="#">FAR_EL1</a>	Fault Address Register (EL1)
<a href="#">FAR_EL2</a>	Fault Address Register (EL2)
<a href="#">FAR_EL3</a>	Fault Address Register (EL3)
<a href="#">ID_AA64PFR1_EL1</a>	AArch64 Processor Feature Register 1
<a href="#">PMBSR_EL1</a>	Profiling Buffer Status/syndrome Register



Name	Description
<a href="#">RDDC_EL0</a>	Restricted Default Data Capability
<a href="#">RSP_EL0</a>	Restricted Stack Pointer
<a href="#">RTPIDR_EL0</a>	Restricted Read/Write Software Thread ID Register
<a href="#">SP_EL0</a>	Stack Pointer (EL0)
<a href="#">SP_EL1</a>	Stack Pointer (EL0)
<a href="#">SP_EL2</a>	Stack Pointer (EL0)
<a href="#">SP_EL3</a>	Stack Pointer (EL0)
<a href="#">SPSR_EL1</a>	Saved Program Status Register (EL1)
<a href="#">SPSR_EL2</a>	Saved Program Status Register (EL2)
<a href="#">SPSR_EL3</a>	Saved Program Status Register (EL3)
<a href="#">TPIDR_EL0</a>	EL0 Read/Write Software Thread ID Register
<a href="#">TPIDR_EL1</a>	EL1 Software Thread ID Register
<a href="#">TPIDR_EL2</a>	EL2 Software Thread ID Register
<a href="#">TPIDR_EL3</a>	EL3 Software Thread ID Register
<a href="#">TPIDRRO_EL0</a>	EL0 Read-Only Software Thread ID Register
<a href="#">VBAR_EL1</a>	Vector Base Address Register (EL1)
<a href="#">VBAR_EL2</a>	Vector Base Address Register (EL2)
<a href="#">VBAR_EL3</a>	Vector Base Address Register (EL3)

### 3.1.2 Changes to existing AArch64 registers

Name	Description
<a href="#">CNTVCT_EL0</a>	Counter-timer Virtual Count register
<a href="#">CPACR_EL1</a>	Architectural Feature Access Control Register
<a href="#">CPTR_EL2</a>	Architectural Feature Trap Register (EL2)
<a href="#">CPTR_EL3</a>	Architectural Feature Trap Register (EL3)
<a href="#">DPSR_EL0</a>	Debug Saved Program Status Register
<a href="#">ELR_EL1</a>	Exception Link Register (EL1)
<a href="#">ELR_EL2</a>	Exception Link Register (EL2)
<a href="#">ELR_EL3</a>	Exception Link Register (EL3)
<a href="#">ESR_EL1</a>	Exception Syndrome Register (EL1)
<a href="#">ESR_EL2</a>	Exception Syndrome Register (EL2)
<a href="#">ESR_EL3</a>	Exception Syndrome Register (EL3)
<a href="#">FAR_EL1</a>	Fault Address Register (EL1)
<a href="#">FAR_EL2</a>	Fault Address Register (EL2)

Name	Description
<a href="#">FAR_EL3</a>	Fault Address Register (EL3)
<a href="#">ID_AA64PFR1_EL1</a>	AArch64 Processor Feature Register 1
<a href="#">PMBSR_EL1</a>	Profiling Buffer Status/syndrome Register
<a href="#">SP_EL0</a>	Stack Pointer (EL0)
<a href="#">SP_EL1</a>	Stack Pointer (EL0)
<a href="#">SP_EL2</a>	Stack Pointer (EL0)
<a href="#">SP_EL3</a>	Stack Pointer (EL0)
<a href="#">SPSR_EL1</a>	Saved Program Status Register (EL1)
<a href="#">SPSR_EL2</a>	Saved Program Status Register (EL2)
<a href="#">SPSR_EL3</a>	Saved Program Status Register (EL3)
<a href="#">TPIDR_EL0</a>	EL0 Read/Write Software Thread ID Register
<a href="#">TPIDR_EL1</a>	EL1 Software Thread ID Register
<a href="#">TPIDR_EL2</a>	EL2 Software Thread ID Register
<a href="#">TPIDR_EL3</a>	EL3 Software Thread ID Register
<a href="#">TPIDRRO_EL0</a>	EL0 Read-Only Software Thread ID Register
<a href="#">VBAR_EL1</a>	Vector Base Address Register (EL1)
<a href="#">VBAR_EL2</a>	Vector Base Address Register (EL2)
<a href="#">VBAR_EL3</a>	Vector Base Address Register (EL3)

### 3.1.3 New registers added by Morello

Name	Description
<a href="#">CCTLR_EL0</a>	Capability Control Register (EL0)
<a href="#">CCTLR_EL1</a>	Capability Control Register (EL1)
<a href="#">CCTLR_EL2</a>	Capability Control Register (EL2)
<a href="#">CCTLR_EL3</a>	Capability Control Register (EL3)
<a href="#">CDBGDTR_EL0</a>	Capability Debug Data Transfer Register, half-duplex
<a href="#">CDLR_EL0</a>	Capability Debug Link Register
<a href="#">CHCR_EL2</a>	Capability Hypervisor Configuration Register
<a href="#">CID_EL0</a>	Compartment ID Register
<a href="#">DDC_EL0</a>	Default Data Capability (EL0)
<a href="#">DDC_EL1</a>	Default Data Capability (EL1)
<a href="#">DDC_EL2</a>	Default Data Capability (EL2)
<a href="#">DDC_EL3</a>	Default Data Capability (EL3)
<a href="#">RDCC_EL0</a>	Restricted Default Data Capability

---

Name	Description
<a href="#">RSP_ELO</a>	Restricted Stack Pointer
<a href="#">RTPIDR_ELO</a>	Restricted Read/Write Software Thread ID Register

---

### 3.1.4 External registers

---

Name	Description
<a href="#">DBGDTR2A</a>	Debug Data Transfer Register 2A
<a href="#">DBGDTR2B</a>	Debug Data Transfer Register 2B
<a href="#">EDSCR2</a>	External Debug Status and Control Register 2

---

## 3.2 Alphabetical list of registers

### 3.2.1 CCTLR\_EL0, Capability Control Register (EL0)

The CCTLR\_EL0 characteristics are:

#### Purpose

Provides control of capability-related functionality at EL0.

#### Attributes


CCTLR\_EL0 is a 64-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to CCTLR\_EL0 are UNDEFINED.

#### Field descriptions

The CCTLR\_EL0 bit assignments are:



#### Bits [63:8]

Reserved, RES0.

#### SBL, bit [7]

Enable capability sealing by branch-and-link instructions at EL0

Value	Meaning
0b0	Branch-and-link instructions which generate a capability do not seal the return address
0b1	Branch-and-link instructions which generate a capability seal the return address with object type 1

This field resets to an architecturally UNKNOWN value.

#### PERMVCT, bit [6]

Permit access to CNTVCT\_EL0 without PCC System permission at EL0

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL0 requires PCC System permission
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

**Bit [5]**

Reserved, RES0.

**ADRDPB, bit [4]**

ADRD instruction base register selection at EL0

Value	Meaning
0b0	ADRD instruction uses DDC as a base register
0b1	ADRD instruction uses C28 as a base register

This field resets to an architecturally UNKNOWN value.

**PCCBO, bit [3]**

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL0

Value	Meaning
0b0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

**DDCBO, bit [2]**

DDC base offset enable for accesses using a 64-bit base register at EL0

Value	Meaning
0b0	Accesses do not add DDC base to the accessed address.
0b1	Accesses add DDC base to the accessed address.

This field resets to an architecturally UNKNOWN value.

**Bits [1:0]**

Reserved, RES0.

**Accessing the CCTLR\_ELO**

**Read using name CCTLR\_ELO**

The assembler syntax is:

MRS <Xt>, CCTLR\_ELO

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0001	0b0010	0b010

**Accessibility:**

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
3          if TargetELForCapabilityExceptions() == EL1 then
4              AArch64.SystemAccessTrap(EL1, 0x18);
5          elseif TargetELForCapabilityExceptions() == EL2 then
6              AArch64.SystemAccessTrap(EL2, 0x18);
7          else
8              AArch64.SystemAccessTrap(EL3, 0x18);
9          elseif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
10             then
11             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
12                 AArch64.SystemAccessTrap(EL2, 0x29);
13             else
14                 AArch64.SystemAccessTrap(EL1, 0x29);
15             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
16                 AArch64.SystemAccessTrap(EL2, 0x29);
17             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18                 AArch64.SystemAccessTrap(EL2, 0x29);
19             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
20                 AArch64.SystemAccessTrap(EL2, 0x29);
21             elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22                 AArch64.SystemAccessTrap(EL3, 0x29);
23             else
24                 return CCTLR_ELO;
25     elseif PSTATE.EL == EL1 then
26         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27             if TargetELForCapabilityExceptions() == EL1 then
28                 AArch64.SystemAccessTrap(EL1, 0x18);
29             elseif TargetELForCapabilityExceptions() == EL2 then
30                 AArch64.SystemAccessTrap(EL2, 0x18);
31             else
32                 AArch64.SystemAccessTrap(EL3, 0x18);
33             elseif CPACR_EL1.CEN == 'x0' then
34                 AArch64.SystemAccessTrap(EL1, 0x29);
35             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
36                 AArch64.SystemAccessTrap(EL2, 0x29);
37             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38                 AArch64.SystemAccessTrap(EL2, 0x29);
39             elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40                 AArch64.SystemAccessTrap(EL3, 0x29);
41             else
42                 return CCTLR_ELO;
43     elseif PSTATE.EL == EL2 then
44         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
45             if TargetELForCapabilityExceptions() == EL2 then
46                 AArch64.SystemAccessTrap(EL2, 0x18);
47             else
48                 AArch64.SystemAccessTrap(EL3, 0x18);
49             elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
50                 AArch64.SystemAccessTrap(EL2, 0x29);
51             elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then

```

```

51     AArch64.SystemAccessTrap(EL2, 0x29);
52     elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
53         AArch64.SystemAccessTrap(EL3, 0x29);
54     else
55         return CCTLR_ELO;
56 elif PSTATE.EL == EL3 then
57     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
58         AArch64.SystemAccessTrap(EL3, 0x18);
59     elif CPTR_EL3.EC == '0' then
60         AArch64.SystemAccessTrap(EL3, 0x29);
61     else
62         return CCTLR_ELO;

```

### Write using name `CCTLR_ELO`

The assembler syntax is:

```
MSR CCTLR_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0001	0b0010	0b010

Accessibility:

```

1  if PSTATE.EL == ELO then
2      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
3          if TargetELForCapabilityExceptions() == EL1 then
4              AArch64.SystemAccessTrap(EL1, 0x18);
5          elif TargetELForCapabilityExceptions() == EL2 then
6              AArch64.SystemAccessTrap(EL2, 0x18);
7          else
8              AArch64.SystemAccessTrap(EL3, 0x18);
9      elif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
10         then
11          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
12              AArch64.SystemAccessTrap(EL2, 0x29);
13          else
14              AArch64.SystemAccessTrap(EL1, 0x29);
15      elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
16          AArch64.SystemAccessTrap(EL2, 0x29);
17      elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18          AArch64.SystemAccessTrap(EL2, 0x29);
19      elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
20          AArch64.SystemAccessTrap(EL2, 0x29);
21      elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22          AArch64.SystemAccessTrap(EL3, 0x29);
23      else
24          CCTLR_ELO = X[t];
25 elif PSTATE.EL == EL1 then
26     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27         if TargetELForCapabilityExceptions() == EL1 then
28             AArch64.SystemAccessTrap(EL1, 0x18);
29         elif TargetELForCapabilityExceptions() == EL2 then
30             AArch64.SystemAccessTrap(EL2, 0x18);
31         else
32             AArch64.SystemAccessTrap(EL3, 0x18);
33     elif CPACR_EL1.CEN == 'x0' then
34         AArch64.SystemAccessTrap(EL1, 0x29);
35     elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
36         AArch64.SystemAccessTrap(EL2, 0x29);
37     elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38         AArch64.SystemAccessTrap(EL2, 0x29);
39     elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40         AArch64.SystemAccessTrap(EL3, 0x29);
41     else
42         CCTLR_ELO = X[t];
43 elif PSTATE.EL == EL2 then
44     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
45         if TargetELForCapabilityExceptions() == EL2 then

```

## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
45     AArch64.SystemAccessTrap(EL2, 0x18);
46     else
47         AArch64.SystemAccessTrap(EL3, 0x18);
48     elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
49         AArch64.SystemAccessTrap(EL2, 0x29);
50     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
51         AArch64.SystemAccessTrap(EL2, 0x29);
52     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
53         AArch64.SystemAccessTrap(EL3, 0x29);
54     else
55         CCTLR_EL0 = X[t];
56     elsif PSTATE.EL == EL3 then
57         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
58             AArch64.SystemAccessTrap(EL3, 0x18);
59         elsif CPTR_EL3.EC == '0' then
60             AArch64.SystemAccessTrap(EL3, 0x29);
61         else
62             CCTLR_EL0 = X[t];
```



### 3.2.2 CCTLR\_EL1, Capability Control Register (EL1)

The CCTLR\_EL1 characteristics are:

**Purpose**

Provides control of capability-related functionality at EL1.

**Attributes**


CCTLR\_EL1 is a 64-bit register.

**Configuration**

This register is present only when Morello is implemented. Otherwise, direct accesses to CCTLR\_EL1 are UNDEFINED.

**Field descriptions**

The CCTLR\_EL1 bit assignments are:



**Bits [63:8]**

Reserved, RES0.

**SBL, bit [7]**

Enable capability sealing by branch-and-link instructions at EL1

Value	Meaning
0b0	Branch-and-link instructions which generate a capability do not seal the return address
0b1	Branch-and-link instructions which generate a capability seal the return address with object type 1

This field resets to an architecturally UNKNOWN value.

**PERMVCT, bit [6]**

Permit access to CNTVCT\_EL0 without PCC System permission at EL1

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL1 requires PCC System permission
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

**C64E, bit [5]**

Capability mode on exception entry to EL1

Value	Meaning
0b0	On exception entry PSTATE.C64 is set to 0.
0b1	On exception entry PSTATE.C64 is set to 1.

This field resets to 0b0.

**ADRDPB, bit [4]**

ADRDP instruction base register selection at EL1

Value	Meaning
0b0	ADRDP uses DDC as a base register
0b1	ADRDP uses C28 as a base register

This field resets to an architecturally UNKNOWN value.

**PCCBO, bit [3]**

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL1

Value	Meaning
0b0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

**DDCBO, bit [2]**

DDC base offset enable for accesses using a 64-bit base register at EL1

Value	Meaning
0b0	Accesses do not add DDC base to the accessed address.
0b1	Accesses add DDC base to the accessed address.

This field resets to an architecturally UNKNOWN value.

**TGEN1, bit [1]**

Page table tag generation bit for TTBR1\_EL1 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the page table LC field is 3.
0b1	Generates a fault when loading a valid capability from memory where the page table LC field is 2.

This field resets to an architecturally UNKNOWN value.

**TGEN0, bit [0]**

Page table tag generation bit for TTBR0\_EL1 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the page table LC field is 3.
0b1	Generates a fault when loading a valid capability from memory where the page table LC field is 2.

This field resets to an architecturally UNKNOWN value.

**Accessing the CCTLR\_EL1**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic CCTLR\_EL1 or CCTLR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

**Read using name CCTLR\_EL1**

The assembler syntax is:

MRS <Xt>, CCTLR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif CPACR_EL1.CEN == 'x0' then
12             AArch64.SystemAccessTrap(EL1, 0x29);
13         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14             AArch64.SystemAccessTrap(EL2, 0x29);
15         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16             AArch64.SystemAccessTrap(EL2, 0x29);
17         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18             AArch64.SystemAccessTrap(EL3, 0x29);
19         else
20             return CCTLR_EL1;
21     elsif PSTATE.EL == EL2 then
22         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23             if TargetELForCapabilityExceptions() == EL2 then
24                 AArch64.SystemAccessTrap(EL2, 0x18);
25             else
26                 AArch64.SystemAccessTrap(EL3, 0x18);
27             elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28                 AArch64.SystemAccessTrap(EL2, 0x29);
29             elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30                 AArch64.SystemAccessTrap(EL2, 0x29);
31             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32                 AArch64.SystemAccessTrap(EL3, 0x29);
33             elsif HCR_EL2.E2H == '1' then
34                 return CCTLR_EL2;
35             else
36                 return CCTLR_EL1;
37     elsif PSTATE.EL == EL3 then
38         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39             AArch64.SystemAccessTrap(EL3, 0x18);
40         elsif CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             return CCTLR_EL1;

```

### Write using name CCTLR\_EL1

The assembler syntax is:

MSR CCTLR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif CPACR_EL1.CEN == 'x0' then
12             AArch64.SystemAccessTrap(EL1, 0x29);
13         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14             AArch64.SystemAccessTrap(EL2, 0x29);

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

15     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16         AArch64.SystemAccessTrap(EL2, 0x29);
17     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18         AArch64.SystemAccessTrap(EL3, 0x29);
19     else
20         CCTLR_EL1 = X[t];
21     elsif PSTATE.EL == EL2 then
22         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23             if TargetELForCapabilityExceptions() == EL2 then
24                 AArch64.SystemAccessTrap(EL2, 0x18);
25             else
26                 AArch64.SystemAccessTrap(EL3, 0x18);
27             elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28                 AArch64.SystemAccessTrap(EL2, 0x29);
29             elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30                 AArch64.SystemAccessTrap(EL2, 0x29);
31             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32                 AArch64.SystemAccessTrap(EL3, 0x29);
33             elsif HCR_EL2.E2H == '1' then
34                 CCTLR_EL2 = X[t];
35             else
36                 CCTLR_EL1 = X[t];
37     elsif PSTATE.EL == EL3 then
38         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39             AArch64.SystemAccessTrap(EL3, 0x18);
40         elsif CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             CCTLR_EL1 = X[t];

```

### Read using name CCTLR\_EL12

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0010	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8             if TargetELForCapabilityExceptions() == EL2 then
9                 AArch64.SystemAccessTrap(EL2, 0x18);
10            else
11                AArch64.SystemAccessTrap(EL3, 0x18);
12            elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13                AArch64.SystemAccessTrap(EL2, 0x29);
14            elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15                AArch64.SystemAccessTrap(EL3, 0x29);
16            else
17                return CCTLR_EL1;
18        else
19            UNDEFINED;
20    elsif PSTATE.EL == EL3 then
21        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
22            if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23                AArch64.SystemAccessTrap(EL3, 0x18);
24            elsif CPTR_EL3.EC == '0' then
25                AArch64.SystemAccessTrap(EL3, 0x29);
26            else
27                return CCTLR_EL1;
28        else

```

29 UNDEFINED;

### Write using name CCTLR\_EL12

The assembler syntax is:

MSR CCTLR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0010	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elseif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8              if TargetELForCapabilityExceptions() == EL2 then
9                  AArch64.SystemAccessTrap(EL2, 0x18);
10             else
11                 AArch64.SystemAccessTrap(EL3, 0x18);
12             elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13                 AArch64.SystemAccessTrap(EL2, 0x29);
14             elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15                 AArch64.SystemAccessTrap(EL3, 0x29);
16             else
17                 CCTLR_EL1 = X[t];
18             else
19                 UNDEFINED;
20  elseif PSTATE.EL == EL3 then
21      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
22          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23              AArch64.SystemAccessTrap(EL3, 0x18);
24          elseif CPTR_EL3.EC == '0' then
25              AArch64.SystemAccessTrap(EL3, 0x29);
26          else
27              CCTLR_EL1 = X[t];
28          else
29              UNDEFINED;
    
```

### 3.2.3 CCTLR\_EL2, Capability Control Register (EL2)

The CCTLR\_EL2 characteristics are:

**Purpose**

Provides control of capability-related functionality at EL2.

**Attributes**

CCTLR\_EL2 is a 64-bit register.

**Configuration**


If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

This register is present only when Morello is implemented. Otherwise, direct accesses to CCTLR\_EL2 are UNDEFINED.

### Field descriptions

The CCTLR\_EL2 bit assignments are:



**Bits [63:8]**

Reserved, RES0.

**SBL, bit [7]**

Enable capability sealing by branch-and-link instructions at EL2

Value	Meaning
0b0	Branch-and-link instructions which generate a capability do not seal the return address
0b1	Branch-and-link instructions which generate a capability seal the return address with object type 1

This field resets to an architecturally UNKNOWN value.

**PERMVCT, bit [6]**

Permit access to CNTVCT\_EL0 without PCC System permission at EL2

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL2 requires PCC System permission

Value	Meaning
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

**C64E, bit [5]**

Capability mode on exception entry to EL2

Value	Meaning
0b0	On exception entry PSTATE.C64 is set to 0.
0b1	On exception entry PSTATE.C64 is set to 1.

This field resets to 0b0.

**ADRDPB, bit [4]**

ADRD P instruction base register selection at EL2

Value	Meaning
0b0	ADRD P uses DDC as a base register
0b1	ADRD P uses C28 as a base register

This field resets to an architecturally UNKNOWN value.

**PCCBO, bit [3]**

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL2

Value	Meaning
0b0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.



### **DDCBO, bit [2]**

DDC base offset enable for accesses using a 64-bit base register at EL2

Value	Meaning
0b0	Accesses do not add DDC base to the accessed address.
0b1	Accesses add DDC base to the accessed address.

This field resets to an architecturally UNKNOWN value.

### **TGEN1, bit [1]**

**When ARMv8.1-VHE is implemented and HCR\_EL2.E2H == 1:**

Page table tag generation bit for TTBR1\_EL2 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the page table LC field is 3.
0b1	Generates a fault when loading a valid capability from memory where the page table LC field is 2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

### **TGEN0, bit [0]**

Page table tag generation bit for TTBR0\_EL2 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the page table LC field is 3.
0b1	Generates a fault when loading a valid capability from memory where the page table LC field is 2.

This field resets to an architecturally UNKNOWN value.

## **Accessing the CCTLR\_EL2**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic CCTLR\_EL2 or CCTLR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### **Read using name CCTLR\_EL2**

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13        elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14            AArch64.SystemAccessTrap(EL2, 0x29);
15        elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16            AArch64.SystemAccessTrap(EL3, 0x29);
17        else
18            return CCTLR_EL2;
19    elseif PSTATE.EL == EL3 then
20        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21            AArch64.SystemAccessTrap(EL3, 0x18);
22        elseif CPTR_EL3.EC == '0' then
23            AArch64.SystemAccessTrap(EL3, 0x29);
24        else
25            return CCTLR_EL2;
    
```

Write using name **CCTLR\_EL2**

The assembler syntax is:

```
MSR CCTLR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13        elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14            AArch64.SystemAccessTrap(EL2, 0x29);
15        elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16            AArch64.SystemAccessTrap(EL3, 0x29);
17        else
18            CCTLR_EL2 = X[t];
19    elseif PSTATE.EL == EL3 then
    
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

20  if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21      AArch64.SystemAccessTrap(EL3, 0x18);
22  elseif CPTR_EL3.EC == '0' then
23      AArch64.SystemAccessTrap(EL3, 0x29);
24  else
25      CCTLR_EL2 = X[t];

```

### Read using name CCTLR\_EL1

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elseif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11     elseif CPACR_EL1.CEN == 'x0' then
12         AArch64.SystemAccessTrap(EL1, 0x29);
13     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14         AArch64.SystemAccessTrap(EL2, 0x29);
15     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16         AArch64.SystemAccessTrap(EL2, 0x29);
17     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18         AArch64.SystemAccessTrap(EL3, 0x29);
19     else
20         return CCTLR_EL1;
21 elseif PSTATE.EL == EL2 then
22     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23         if TargetELForCapabilityExceptions() == EL2 then
24             AArch64.SystemAccessTrap(EL2, 0x18);
25         else
26             AArch64.SystemAccessTrap(EL3, 0x18);
27     elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28         AArch64.SystemAccessTrap(EL2, 0x29);
29     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30         AArch64.SystemAccessTrap(EL2, 0x29);
31     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32         AArch64.SystemAccessTrap(EL3, 0x29);
33     elseif HCR_EL2.E2H == '1' then
34         return CCTLR_EL2;
35     else
36         return CCTLR_EL1;
37 elseif PSTATE.EL == EL3 then
38     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39         AArch64.SystemAccessTrap(EL3, 0x18);
40     elseif CPTR_EL3.EC == '0' then
41         AArch64.SystemAccessTrap(EL3, 0x29);
42     else
43         return CCTLR_EL1;

```

### Write using name CCTLR\_EL1

The assembler syntax is:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

MSR CCTLR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif CPACR_EL1.CEN == 'x0' then
12             AArch64.SystemAccessTrap(EL1, 0x29);
13         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14             AArch64.SystemAccessTrap(EL2, 0x29);
15         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16             AArch64.SystemAccessTrap(EL2, 0x29);
17         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18             AArch64.SystemAccessTrap(EL3, 0x29);
19         else
20             CCTLR_EL1 = X[t];
21     elsif PSTATE.EL == EL2 then
22         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23             if TargetELForCapabilityExceptions() == EL2 then
24                 AArch64.SystemAccessTrap(EL2, 0x18);
25             else
26                 AArch64.SystemAccessTrap(EL3, 0x18);
27             elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28                 AArch64.SystemAccessTrap(EL2, 0x29);
29             elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30                 AArch64.SystemAccessTrap(EL2, 0x29);
31             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32                 AArch64.SystemAccessTrap(EL3, 0x29);
33             elsif HCR_EL2.E2H == '1' then
34                 CCTLR_EL2 = X[t];
35             else
36                 CCTLR_EL1 = X[t];
37         elsif PSTATE.EL == EL3 then
38             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39                 AArch64.SystemAccessTrap(EL3, 0x18);
40             elsif CPTR_EL3.EC == '0' then
41                 AArch64.SystemAccessTrap(EL3, 0x29);
42             else
43                 CCTLR_EL1 = X[t];

```

### 3.2.4 CCTLR\_EL3, Capability Control Register (EL3)

The CCTLR\_EL3 characteristics are:

**Purpose**

Provides control of capability-related functionality at EL3.

**Attributes**


CCTLR\_EL3 is a 64-bit register.

**Configuration**

This register is present only when Morello is implemented and HaveEL(EL3). Otherwise, direct accesses to CCTLR\_EL3 are UNDEFINED.

### Field descriptions

The CCTLR\_EL3 bit assignments are:



**Bits [63:8]**

Reserved, RES0.

**SBL, bit [7]**

Enable capability sealing by branch-and-link instructions at EL3

Value	Meaning
0b0	Branch-and-link instructions which generate a capability do not seal the return address
0b1	Branch-and-link instructions which generate a capability seal the return address with object type 1

This field resets to an architecturally UNKNOWN value.

**PERMVCT, bit [6]**

Permit access to CNTVCT\_EL0 without PCC System permission at EL3

Value	Meaning
0b0	Access to CNTVCT_EL0 at EL3 requires PCC System permission
0b1	This field has no effect

This field resets to an architecturally UNKNOWN value.

**C64E, bit [5]**

Capability mode on exception entry to EL3

Value	Meaning
0b0	On exception entry PSTATE.C64 is set to 0.
0b1	On exception entry PSTATE.C64 is set to 1.

This field resets to 0b0.

**ADRDPB, bit [4]**

ADRDP instruction base register selection at EL3

Value	Meaning
0b0	ADRDP uses DDC as a base register
0b1	ADRDP uses C28 as a base register

This field resets to an architecturally UNKNOWN value.

**PCCBO, bit [3]**

PCC base offset enable for A64 instructions writing PC or generating a PC derived 64-bit value at EL3

Value	Meaning
0b0	Accesses do not add PCC base to the address written to PC, and do not subtract PCC base from the address read from PCC.
0b1	Accesses add PCC base to the address written to PC, and subtract PCC base from the address read from PCC.

Note: this affects the following instructions:

- BR Xn
- RET Xn
- BL imm (the value written to LR)
- BLR Xn (both the Xn and LR values)
- ADR(P) Xd, label

This field resets to an architecturally UNKNOWN value.

**DDCBO, bit [2]**

DDC base offset enable for accesses using a 64-bit base register at EL3

Value	Meaning
0b0	Accesses do not add DDC base to the accessed address.
0b1	Accesses add DDC base to the accessed address.

This field resets to an architecturally UNKNOWN value.

**Bit [1]**

Reserved, RES0.

**TGEN0, bit [0]**

Page table tag generation bit for TTBR0\_EL3 based accesses

Value	Meaning
0b0	Generates a fault when loading a valid capability from memory where the page table LC field is 3.
0b1	Generates a fault when loading a valid capability from memory where the page table LC field is 2.

This field resets to an architecturally UNKNOWN value.

**Accessing the CCTLR\_EL3**

**Read using name CCTLR\_EL3**

The assembler syntax is:

```
MRS <Xt>, CCTLR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    elseif CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    else
13        return CCTLR_EL3;
```

### Write using name `CCTLR_EL3`

The assembler syntax is:

```
MSR CCTLR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b010

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    elseif CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    else
13        CCTLR_EL3 = X[t];
```



### 3.2.5 CDBGDTR\_EL0, Capability Debug Data Transfer Register, half-duplex

The CDBGDTR\_EL0 characteristics are:

#### Purpose

Transfers 129 bits of data between the PE and an external debugger. Can transfer both ways using only a single register.

#### Attributes

CDBGDTR\_EL0 is a 129-bit register.

#### Configuration

AArch64 System register CDBGDTR\_EL0[63:0] is architecturally mapped to AArch64 System register DBGDTR\_EL0[63:0].

AArch64 System register CDBGDTR\_EL0[128] is architecturally mapped to External register [EDSCR2](#)[0].

AArch64 System register CDBGDTR\_EL0[127:96] is architecturally mapped to External register [DBGDTR2B](#)[31:0].

AArch64 System register CDBGDTR\_EL0[95:64] is architecturally mapped to External register [DBGDTR2A](#)[31:0].

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch32 System register [DBGDTRRXint](#)[31:0]when written.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to External register [DBGDTRRX\\_EL0](#)[31:0]when written.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch64 System register [DBGDTRRX\\_EL0](#)[31:0]when written.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch32 System register [DBGDTRTXint](#)[31:0]when written.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to External register [DBGDTRTX\\_EL0](#)[31:0]when written.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch64 System register [DBGDTRTX\\_EL0](#)[31:0]when written.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch32 System register [DBGDTRTXint](#)[31:0]when read.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to External register [DBGDTRTX\\_EL0](#)[31:0]when read.

AArch64 System register CDBGDTR\_EL0[63:32] is architecturally mapped to AArch64 System register [DBGDTRTX\\_EL0](#)[31:0]when read.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch32 System register [DBGDTRRXint](#)[31:0]when read.


AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to External register [DBGDTRRX\\_EL0](#)[31:0]when read.

AArch64 System register CDBGDTR\_EL0[31:0] is architecturally mapped to AArch64 System register [DBGDTRRX\\_EL0](#)[31:0]when read.

This register is present only when Morello is implemented. Otherwise, direct accesses to CDBGDTR\_EL0 are UNDEFINED.

## Field descriptions

The CDBGDTR\_EL0 bit assignments are:



### Bits [128:0]

Writes to this register set:

- EDSCR2.DTRTAG to bit[128] of this field
- DTR2B to bits[127:96] of this field
- DTR2A to bits[95:64] of this field
- DTRRX to bits[63:32] of this field
- DTRTX to bits[31:0] of this field
- TXfull to 1

If RXfull is set to 1, reads of this register return:

- EDSCR2.DTRTAG in bit[128] of this field
- DTR2B in bits[127:96] of this field
- DTR2A in bits[95:64] of this field
- DTRTX in bits[63:32] of this field
- DTRRX in bits[31:0] of this field

If RXfull is set to 0, reads of this register return an UNKNOWN value.

After the read, RXfull is cleared to 0.

## Accessing the CDBGDTR\_EL0

### Read using name CDBGDTR\_EL0

The assembler syntax is:

MRS <Ct>, CDBGDTR\_EL0

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b10	0b011	0b0000	0b0100	0b000

Accessibility:

```

1 if !Halted() then
2     UNDEFINED;
3 elseif PSTATE.EL IN {EL0, EL1} && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
4     ↪CPACR_EL1.CEN != '11' then
5     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6         AArch64.SystemAccessTrap(EL2, 0x29);
7     else
8         AArch64.SystemAccessTrap(EL1, 0x29);
9 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
10    ↪CPTR_EL2.CEN != '11' then
11    AArch64.SystemAccessTrap(EL2, 0x29);
12 elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13    AArch64.SystemAccessTrap(EL2, 0x29);
14 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
15    ↪CPTR_EL2.TC == '1' then
16    AArch64.SystemAccessTrap(EL2, 0x29);
17 elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18    AArch64.SystemAccessTrap(EL3, 0x29);
19 else
20     return CDBGDTR_EL0;

```

**Write using name CDBGDTR\_EL0**

The assembler syntax is:

MSR CDBGDTR\_EL0, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b10	0b011	0b0000	0b0100	0b000

Accessibility:

```

1 if !Halted() then
2     UNDEFINED;
3 elseif PSTATE.EL IN {EL0, EL1} && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
4     ↪CPACR_EL1.CEN != '11' then
5     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6         AArch64.SystemAccessTrap(EL2, 0x29);
7     else
8         AArch64.SystemAccessTrap(EL1, 0x29);
9 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
10    ↪CPTR_EL2.CEN != '11' then
11    AArch64.SystemAccessTrap(EL2, 0x29);
12 elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13    AArch64.SystemAccessTrap(EL2, 0x29);
14 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
15    ↪CPTR_EL2.TC == '1' then
16    AArch64.SystemAccessTrap(EL2, 0x29);
17 elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18    AArch64.SystemAccessTrap(EL3, 0x29);
19 else
20     CDBGDTR_EL0 = C[t];

```

### 3.2.6 CDLR\_EL0, Capability Debug Link Register

The CDLR\_EL0 characteristics are:

#### Purpose

In Debug state, holds the capability to restart from.

#### Attributes

CDLR\_EL0 is a 129-bit register.

#### Configuration


AArch64 System register CDLR\_EL0[31:0] is architecturally mapped to AArch32 System register DLR[31:0].

AArch64 System register CDLR\_EL0[63:0] is architecturally mapped to AArch64 System register DLR\_EL0[63:0].

This register is present only when Morello is implemented. Otherwise, direct accesses to CDLR\_EL0 are UNDEFINED.

#### Field descriptions

The CDLR\_EL0 bit assignments are:



#### Bits [128:0]

Restart capability.

#### Accessing the CDLR\_EL0

##### Read using name CDLR\_EL0

The assembler syntax is:

MRS <Ct>, CDLR\_EL0

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b001

Accessibility:

```

1 if !Halted() then
2     UNDEFINED;
3 elseif PSTATE.EL IN {EL0, EL1} && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
4     ↪CPACR_EL1.CEN != '11' then
5     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6         AArch64.SystemAccessTrap(EL2, 0x29);
7     else
8         AArch64.SystemAccessTrap(EL1, 0x29);
9 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
10    ↪CPTR_EL2.CEN != '11' then
11    AArch64.SystemAccessTrap(EL2, 0x29);
12 elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13    AArch64.SystemAccessTrap(EL2, 0x29);
14 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
15    ↪CPTR_EL2.TC == '1' then
16    AArch64.SystemAccessTrap(EL2, 0x29);
17 elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18    AArch64.SystemAccessTrap(EL3, 0x29);
19 else
20    return CDLR_EL0;

```

**Write using name CDLR\_EL0**

The assembler syntax is:

MSR CDLR\_EL0, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b001

Accessibility:

```

1 if !Halted() then
2     UNDEFINED;
3 elseif PSTATE.EL IN {EL0, EL1} && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
4     ↪CPACR_EL1.CEN != '11' then
5     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6         AArch64.SystemAccessTrap(EL2, 0x29);
7     else
8         AArch64.SystemAccessTrap(EL1, 0x29);
9 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
10    ↪CPTR_EL2.CEN != '11' then
11    AArch64.SystemAccessTrap(EL2, 0x29);
12 elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13    AArch64.SystemAccessTrap(EL2, 0x29);
14 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
15    ↪CPTR_EL2.TC == '1' then
16    AArch64.SystemAccessTrap(EL2, 0x29);
17 elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18    AArch64.SystemAccessTrap(EL3, 0x29);
19 else
20    CDLR_EL0 = C[t];

```

### 3.2.7 CHCR\_EL2, Capability Hypervisor Configuration Register

The CHCR\_EL2 characteristics are:

**Purpose**

Provides control over privileged access to capabilities

**Attributes**

CHCR\_EL2 is a 64-bit register.

**Configuration**


If EL2 is not implemented, this register is RES0 from EL3.

The bits in this register behave as if they are 0 for all purposes other than direct reads of the register if EL2 is not enabled in the current Security state.

This register is present only when Morello is implemented. Otherwise, direct accesses to CHCR\_EL2 are UNDEFINED.

#### Field descriptions

The CHCR\_EL2 bit assignments are:



**Bits [63:1]**

Reserved, RES0.

**SETTAG, bit [0]**

Access to privileged capability-modifying operations, which set or store Capability Tag

Value	Meaning
0b0	No effect.
0b1	Privileged capability-modifying operations clear the tag if executed at EL1.

This field resets to an architecturally UNKNOWN value.

#### Accessing the CHCR\_EL2

**Read using name CHCR\_EL2**

The assembler syntax is:

```
MRS <Xt>, CHCR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b011

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13        elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14            AArch64.SystemAccessTrap(EL2, 0x29);
15        elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16            AArch64.SystemAccessTrap(EL3, 0x29);
17        else
18            return CHCR_EL2;
19    elseif PSTATE.EL == EL3 then
20        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21            AArch64.SystemAccessTrap(EL3, 0x18);
22        elseif CPTR_EL3.EC == '0' then
23            AArch64.SystemAccessTrap(EL3, 0x29);
24        else
25            return CHCR_EL2;

```

Write using name *CHCR\_EL2*

The assembler syntax is:

MSR CHCR\_EL2, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b011

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13        elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14            AArch64.SystemAccessTrap(EL2, 0x29);
15        elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16            AArch64.SystemAccessTrap(EL3, 0x29);
17        else
18            CHCR_EL2 = X[t];
19    elseif PSTATE.EL == EL3 then
20        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21            AArch64.SystemAccessTrap(EL3, 0x18);
22        elseif CPTR_EL3.EC == '0' then

```

## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
23     AArch64.SystemAccessTrap(EL3, 0x29);  
24     else  
25         CHCR_EL2 = X[t];
```



### 3.2.8 CID\_EL0, Compartment ID Register

The CID\_EL0 characteristics are:

#### Purpose

Provides a number that can be used to separate out different context numbers with each Exception level.

#### Attributes


CID\_EL0 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to CID\_EL0 are UNDEFINED.

#### Field descriptions

The CID\_EL0 bit assignments are:



#### Bits [128:0]

Compartment ID

This field resets to an architecturally UNKNOWN value.

#### Accessing the CID\_EL0

##### Read using name CID\_EL0

The assembler syntax is:

```
MRS <Ct>, CID_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b111

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4             AArch64.SystemAccessTrap(EL2, 0x29);
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

5         else
6             AArch64.SystemAccessTrap(EL1, 0x29);
7         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8             AArch64.SystemAccessTrap(EL2, 0x29);
9         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10            AArch64.SystemAccessTrap(EL2, 0x29);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14            AArch64.SystemAccessTrap(EL3, 0x29);
15         else
16             return CID_EL0;
17     elsif PSTATE.EL == EL1 then
18         if CPACR_EL1.CEN == 'x0' then
19             AArch64.SystemAccessTrap(EL1, 0x29);
20         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
21             AArch64.SystemAccessTrap(EL2, 0x29);
22         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
23             AArch64.SystemAccessTrap(EL2, 0x29);
24         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
25             AArch64.SystemAccessTrap(EL3, 0x29);
26         else
27             return CID_EL0;
28     elsif PSTATE.EL == EL2 then
29         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30             AArch64.SystemAccessTrap(EL2, 0x29);
31         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
32             AArch64.SystemAccessTrap(EL2, 0x29);
33         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
34             AArch64.SystemAccessTrap(EL3, 0x29);
35         else
36             return CID_EL0;
37     elsif PSTATE.EL == EL3 then
38         if CPTR_EL3.EC == '0' then
39             AArch64.SystemAccessTrap(EL3, 0x29);
40         else
41             return CID_EL0;

```

**Write using name CID\_EL0**

The assembler syntax is:

MSR CID\_EL0, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b111

Accessibility:

```

1     if PSTATE.EL == EL0 then
2         if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4                 AArch64.SystemAccessTrap(EL2, 0x29);
5             else
6                 AArch64.SystemAccessTrap(EL1, 0x29);
7         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8             AArch64.SystemAccessTrap(EL2, 0x29);
9         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10            AArch64.SystemAccessTrap(EL2, 0x29);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14            AArch64.SystemAccessTrap(EL3, 0x29);
15         else
16             CID_EL0 = C[t];
17     elsif PSTATE.EL == EL1 then
18         if CPACR_EL1.CEN == 'x0' then
19             AArch64.SystemAccessTrap(EL1, 0x29);
20         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
21     AArch64.SystemAccessTrap(EL2, 0x29);
22     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
23     AArch64.SystemAccessTrap(EL2, 0x29);
24     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
25     AArch64.SystemAccessTrap(EL3, 0x29);
26     else
27     CID_ELO = C[t];
28 elsif PSTATE.EL == EL2 then
29     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30     AArch64.SystemAccessTrap(EL2, 0x29);
31     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
32     AArch64.SystemAccessTrap(EL2, 0x29);
33     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
34     AArch64.SystemAccessTrap(EL3, 0x29);
35     else
36     CID_ELO = C[t];
37 elsif PSTATE.EL == EL3 then
38     if CPTR_EL3.EC == '0' then
39     AArch64.SystemAccessTrap(EL3, 0x29);
40     else
41     CID_ELO = C[t];
```

### 3.2.9 CNTVCT\_EL0, Counter-timer Virtual Count register

The CNTVCT\_EL0 characteristics are:

#### Purpose

Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value minus the virtual offset visible in CNTVOFF\_EL2.

#### Attributes

CNTVCT\_EL0 is a 64-bit register.

#### Configuration


The value of this register is the same as the value of CNTPCT\_EL0 in the following conditions:

- When EL2 is not implemented.
- When EL2 is implemented, HCR\_EL2.E2H is 1, and this register is read from EL2.
- When EL2 is implemented and enabled in the current Security state, HCR\_EL2.{E2H, TGE} is {1, 1}, and this register is read from EL0 or EL2.

AArch64 System register CNTVCT\_EL0[63:0] is architecturally mapped to AArch32 System register CNTVCT[63:0].

#### Field descriptions

The CNTVCT\_EL0 bit assignments are:



#### Bits [63:0]

Virtual count value.

#### Accessing the CNTVCT\_EL0

##### Read using name CNTVCT\_EL0

The assembler syntax is:

```
MRS <Xt>, CNTVCT_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2   if IsFeatureImplemented("Morello") && CTLR_EL0.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
   ↪ !Halted() then
3     if TargetELForCapabilityExceptions() == EL1 then
4       AArch64.SystemAccessTrap(EL1, 0x18);
5     elseif TargetELForCapabilityExceptions() == EL2 then
6       AArch64.SystemAccessTrap(EL2, 0x18);
7     else

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
8      AArch64.SystemAccessTrap(EL3, 0x18);
9      elseif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CNTKCTL_EL1.EL0VCTEN ==
      ↪'0' then
10         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
11             AArch64.SystemAccessTrap(EL2, 0x18);
12         else
13             AArch64.SystemAccessTrap(EL1, 0x18);
14         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CNTHCTL_EL2.EL0VCTEN == '0'
      ↪then
15             AArch64.SystemAccessTrap(EL2, 0x18);
16         else
17             return CNTVCT_EL0;
18     elseif PSTATE.EL == EL1 then
19         if IsFeatureImplemented("Morello") && CCTLR_EL1.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
      ↪!Halted() then
20             if TargetELForCapabilityExceptions() == EL1 then
21                 AArch64.SystemAccessTrap(EL1, 0x18);
22             elseif TargetELForCapabilityExceptions() == EL2 then
23                 AArch64.SystemAccessTrap(EL2, 0x18);
24             else
25                 AArch64.SystemAccessTrap(EL3, 0x18);
26         else
27             return CNTVCT_EL0;
28     elseif PSTATE.EL == EL2 then
29         if IsFeatureImplemented("Morello") && CCTLR_EL2.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
      ↪!Halted() then
30             if TargetELForCapabilityExceptions() == EL2 then
31                 AArch64.SystemAccessTrap(EL2, 0x18);
32             else
33                 AArch64.SystemAccessTrap(EL3, 0x18);
34         else
35             return CNTVCT_EL0;
36     elseif PSTATE.EL == EL3 then
37         if IsFeatureImplemented("Morello") && CCTLR_EL3.PERMVCT == '0' && !CapIsSystemAccessEnabled() &&
      ↪!Halted() then
38             AArch64.SystemAccessTrap(EL3, 0x18);
39         else
40             return CNTVCT_EL0;
```

### 3.2.10 CPACR\_EL1, Architectural Feature Access Control Register

The CPACR\_EL1 characteristics are:

#### Purpose

Controls access to trace, SVE, Advanced SIMD and floating-point, and the Morello architecture.

#### Attributes

CPACR\_EL1 is a 64-bit register.


#### Configuration

When HCR\_EL2.{E2H, TGE} == {1, 1}, the fields in this register have no effect on execution at EL0 and EL1. In this case, the controls provided by CPTR\_EL2 are used.

AArch64 System register CPACR\_EL1[31:0] is architecturally mapped to AArch32 System register CPACR[31:0].

#### Field descriptions

The CPACR\_EL1 bit assignments are:



#### Bits [63:29]

Reserved, RES0.

#### TTA, bit [28]

Traps EL0 and EL1 System register accesses to all implemented trace registers to EL1, or to EL2 when it is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1, from both Execution states as follows:

- In AArch64 state, accesses to trace registers are trapped, reported using EC syndrome value 0x18.
- In AArch32 state, MRC and MCR accesses to trace registers are trapped, reported using EC syndrome value 0x05.
- In AArch32 state, MRRC and MCRR accesses to trace registers are trapped, reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	This control causes EL0 and EL1 System register accesses to all implemented trace registers to be trapped.

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPACR\_EL1.TTA is 1.
- The Armv8-A architecture does not provide traps on trace register accesses through the optional

memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not implemented, this bit is RES0.

This field resets to an architecturally UNKNOWN value.

#### **Bits [27:22]**

Reserved, RES0.

#### **FPEN, bits [21:20]**

Traps EL0 and EL1 accesses to the SVE, Advanced SIMD, and floating-point registers to EL1, reported using EC syndrome value 0x07, or to EL2 reported using EC syndrome value 0x00, when EL2 is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1, from both Execution states as follows:

- In AArch64 state, accesses to FPCR, FPSR, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See x‘The SIMD and floating-point registers, V0-V31’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- FPCSR, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See x‘Advanced SIMD and floating-point System registers’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Value	Meaning
0b00	This control causes any instructions at EL0 or EL1 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by <a href="#">CPACR_EL1.ZEN</a> .
0b01	This control causes any instructions at EL0 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by <a href="#">CPACR_EL1.ZEN</a> , but does not cause any instruction at EL1 to be trapped.
0b10	This control causes any instructions at EL0 or EL1 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by <a href="#">CPACR_EL1.ZEN</a> .
0b11	This control does not cause any instructions to be trapped.

Writes to MVFR0, MVFR1 and MVFR2 from EL1 or higher are CONstrained UNPREDICTABLE and whether these accesses can be trapped by this control depends on implemented CONstrained UNPREDICTABLE behavior.

- Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.
- Accesses from EL0 to FPSID, MVFR0, MVFR1, MVFR2, and FPEXC are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of [CPACR\\_EL1.FPEN](#) is not 0b11.

This field resets to an architecturally UNKNOWN value.

#### **CEN, bits [19:18]**

**When Morello is implemented:**

Traps Morello instructions and instructions that access Morello System registers at EL0 and EL1 to EL1, or to EL2 when it is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1.

Value	Meaning
0b00	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b01	This control causes these instructions executed at EL0 to be trapped, but does not cause any instructions at EL1 to be trapped.
0b10	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b11	This control does not cause any instructions to be trapped.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**ZEN, bits [17:16]**

**When SVE is implemented:**

Traps SVE instructions and instructions that access SVE System registers at EL0 and EL1 to EL1, or to EL2 when it is implemented and enabled for the current Security state and HCR\_EL2.TGE is 1.

Value	Meaning
0b00	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b01	This control causes these instructions executed at EL0 to be trapped, but does not cause any instruction at EL1 to be trapped.
0b10	This control causes these instructions executed at EL0 or EL1 to be trapped.
0b11	This control does not cause any instruction to be trapped.

If xSVE is not implemented, this field is RES0.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bits [15:0]**

Reserved, RES0.

**Accessing the CPACR\_EL1**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic CPACR\_EL1



or CPACR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name CPACR\_EL1

The assembler syntax is:

```
MRS <Xt>, CPACR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x18);
13         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14             AArch64.SystemAccessTrap(EL3, 0x18);
15         else
16             return CPACR_EL1;
17     elsif PSTATE.EL == EL2 then
18         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19             if TargetELForCapabilityExceptions() == EL2 then
20                 AArch64.SystemAccessTrap(EL2, 0x18);
21             else
22                 AArch64.SystemAccessTrap(EL3, 0x18);
23             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
24                 AArch64.SystemAccessTrap(EL3, 0x18);
25             elsif HCR_EL2.E2H == '1' then
26                 return CPTR_EL2;
27             else
28                 return CPACR_EL1;
29     elsif PSTATE.EL == EL3 then
30         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
31             AArch64.SystemAccessTrap(EL3, 0x18);
32         else
33             return CPACR_EL1;

```

### Write using name CPACR\_EL1

The assembler syntax is:

```
MSR CPACR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

Accessibility:

```
1  if PSTATE.EL == EL0 then
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

2  UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x18);
13         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14             AArch64.SystemAccessTrap(EL3, 0x18);
15         else
16             CPACR_EL1 = X[t];
17     elsif PSTATE.EL == EL2 then
18         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19             if TargetELForCapabilityExceptions() == EL2 then
20                 AArch64.SystemAccessTrap(EL2, 0x18);
21             else
22                 AArch64.SystemAccessTrap(EL3, 0x18);
23             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
24                 AArch64.SystemAccessTrap(EL3, 0x18);
25             elsif HCR_EL2.E2H == '1' then
26                 CPTR_EL2 = X[t];
27             else
28                 CPACR_EL1 = X[t];
29     elsif PSTATE.EL == EL3 then
30         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
31             AArch64.SystemAccessTrap(EL3, 0x18);
32         else
33             CPACR_EL1 = X[t];

```

### Read using name CPACR\_EL12

The assembler syntax is:

MRS <Xt>, CPACR\_EL12

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8              if TargetELForCapabilityExceptions() == EL2 then
9                  AArch64.SystemAccessTrap(EL2, 0x18);
10             else
11                 AArch64.SystemAccessTrap(EL3, 0x18);
12             elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
13                 AArch64.SystemAccessTrap(EL3, 0x18);
14             else
15                 return CPACR_EL1;
16         else
17             UNDEFINED;
18     elsif PSTATE.EL == EL3 then
19         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
20             if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21                 AArch64.SystemAccessTrap(EL3, 0x18);
22             else
23                 return CPACR_EL1;
24         else
25             UNDEFINED;

```

**Write using name CPACR\_EL12**

The assembler syntax is:

MSR CPACR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elseif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8              if TargetELForCapabilityExceptions() == EL2 then
9                  AArch64.SystemAccessTrap(EL2, 0x18);
10             else
11                 AArch64.SystemAccessTrap(EL3, 0x18);
12             elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
13                 AArch64.SystemAccessTrap(EL3, 0x18);
14             else
15                 CPACR_EL1 = X[t];
16             else
17                 UNDEFINED;
18  elseif PSTATE.EL == EL3 then
19      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
20          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21              AArch64.SystemAccessTrap(EL3, 0x18);
22          else
23              CPACR_EL1 = X[t];
24          else
25              UNDEFINED;
    
```

### 3.2.11 CPTR\_EL2, Architectural Feature Trap Register (EL2)

The CPTR\_EL2 characteristics are:

#### Purpose

Controls:

- Trapping to EL2 of access to CPACR, [CPACR\\_EL1](#), trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.
- EL2 access to trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.

#### Attributes

CPTR\_EL2 is a 64-bit register.

#### Configuration

If EL2 is not implemented, this register is RES0 from EL3.


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register CPTR\_EL2[31:0] is architecturally mapped to AArch32 System register HCPTR[31:0].

#### Field descriptions

The CPTR\_EL2 bit assignments are:

**When ARMv8.1-VHE is implemented and HCR\_EL2.E2H == 1:**



#### Bits [63:32]

Reserved, RES0.

#### TCPAC, bit [31]

When HCR\_EL2.TGE is 0, traps EL1 accesses to [CPACR\\_EL1](#) reported using EC syndrome value 0x18, and accesses to CPACR reported using EC syndrome value 0x03, to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	EL1 accesses to <a href="#">CPACR_EL1</a> and CPACR are trapped to EL2 when EL2 is enabled in the current Security state.

When HCR\_EL2.TGE is 1, this control does not cause any instructions to be trapped.

[CPACR\\_EL1](#) and CPACR are not accessible at EL0.

This field resets to an architecturally UNKNOWN value.

**Bit [30:29]**

Reserved, RES0.

**TTA, bit [28]**

Traps System register accesses to all implemented trace registers to EL2 when EL2 is enabled in the current Security state, from both Execution states, as follows:

- In AArch64 state, accesses to trace registers with op0=2, op1=1 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1, are trapped to EL2, reported using EC syndrome value 0x05.
- In AArch32 state, MRRC or MCRR accesses to trace registers with cpnum=14, opc1=1, are trapped to EL2, reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any attempt at EL0, EL1 or EL2, to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state.

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR\_EL2.TTA is 1.
- EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is RES0.

This field resets to an architecturally UNKNOWN value.

**Bits [27:22]**

Reserved, RES0.

**FPEN, bits [21:20]**

Traps EL0, EL2 and, when HCR\_EL2.TGE is 0, EL1 accesses to the SVE, Advanced SIMD and floating-point registers to EL2 when EL2 is enabled in the current Security state, from both Execution states.

Value	Meaning
0b00	This control causes any instructions at EL0, EL1, or EL2 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, subject to the exception prioritization rules, unless they are trapped by <a href="#">CPTR_EL2.ZEN</a> .
0b01	When HCR_EL2.TGE is 0, this control does not cause any instructions to be trapped. When HCR_EL2.TGE is 1, this control causes instructions at EL0 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by <a href="#">CPTR_EL2.ZEN</a> , but does not cause any instruction at EL2 to be trapped.
0b10	This control causes any instructions at EL0, EL1, or EL2 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, subject to the exception prioritization rules, unless they are trapped by <a href="#">CPTR_EL2.ZEN</a> .
0b11	This control does not cause any instructions to be trapped.

Writes to MVFR0, MVFR1, and MVFR2 from EL1 or higher are **CONSTRAINED UNPREDICTABLE** and whether these accesses can be trapped by this control depends on implemented **CONSTRAINED UNPREDICTABLE** behavior.

- Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.
- Accesses from EL0 to FPSID, MVFR0, MVFR1, MVFR2, and FPEXC are **UNDEFINED**, and any resulting exception is higher priority than an exception that would be generated because the value of [CPTR\\_EL2.FPEN](#) is not 0b11.

This field resets to an architecturally **UNKNOWN** value.

### **CEN, bits [19:18]**

#### **When Morello is implemented:**

Traps execution at EL2, EL1, and EL0 of Morello instructions or instructions that access Morello System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b00	This control causes execution at EL2, EL1, and EL0 of Morello instructions to be trapped, subject to the exception prioritization rules.
0b01	When HCR_EL2.TGE is 0, this control does not cause any instructions to be trapped. When HCR_EL2.TGE is 1, this control causes these instructions executed at EL0 to be trapped, but does not cause any instructions at EL2 to be trapped.
0b10	This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.
0b11	This control does not cause any instructions to be trapped.

This field resets to an architecturally **UNKNOWN** value.

#### **Otherwise:**

RES0

**ZEN, bits [17:16]**

**When SVE is implemented:**

Traps execution at EL2, EL1, and EL0 of SVE instructions or instructions that access SVE System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b00	This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.
0b01	When HCR_EL2.TGE is 0, this control does not cause any instruction to be trapped. When HCR_EL2.TGE is 1, this control causes these instructions executed at EL0 to be trapped, but does not cause any instruction at EL2 to be trapped.
0b10	This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.
0b11	This control does not cause any instruction to be trapped.

This field resets to an architecturally UNKNOWN value.


**Otherwise:**

RES0

**Bits [15:0]**

Reserved, RES0.

**Otherwise:**



This format applies in all Armv8.0 implementations.

**Bits [63:32]**

Reserved, RES0.

**TCPAC, bit [31]**

Traps EL1 accesses to CPACR\_EL1, reported using EC syndrome value 0x18 and accesses to CPACR, reported using EC syndrome value 0x03, to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.

Value	Meaning
0b1	EL1 accesses to <a href="#">CPACR_EL1</a> and CPACR are trapped to EL2 when EL2 is enabled in the current Security state.

When HCR\_EL2.TGE is 1, this control does not cause any instructions to be trapped.

[CPACR\\_EL1](#) and CPACR are not accessible at EL0.

This field resets to an architecturally UNKNOWN value.

**Bit [30:21]**

Reserved, RES0.

**TTA, bit [20]**

Traps System register accesses to all implemented trace registers to EL2 when EL2 is enabled in the current Security state, from both Execution states as follows:

- In AArch64 state, accesses to trace registers with op0=2, op1=1 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1 are trapped to EL2, reported using EC syndrome value 0x05.
- In AArch32 state, MRRC or MCRR accesses to trace registers with cpnum=14, opc1=1 are trapped to EL2, reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any attempt at EL0, EL1, or EL2, to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state, unless it is trapped by CPACR.TRCDIS or <a href="#">CPACR_EL1.TTA</a> .

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than an exception that would be generated because the value of [CPTR\\_EL2.TTA](#) is 1.
- EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is RES0.

This field resets to an architecturally UNKNOWN value.



**Bits [19:14]**

Reserved, RES0.

**Bits [13:12]**

Reserved, RES1.

**Bit [11]**

Reserved, RES0.

**TFP, bit [10]**

Traps accesses to SVE, Advanced SIMD and floating-point functionality to EL2 when EL2 is enabled in the current Security state, from both Execution states, as follows:

- In AArch64 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value 0x07:
  - FPCR, FPSR, FPEXC32\_EL2, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See x‘The SIMD and floating-point registers, V0-V31’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- In AArch32 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value 0x07:
  - MVFR0, MVFR1, MVFR2, FPCSR, FPEXC, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See x‘Advanced SIMD and floating-point System registers’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile. For the purposes of this trap, the architecture defines a VMSR access to FPSID from EL1 or higher as an access to a SIMD and floating point register. Otherwise, permitted VMSR accesses to FPSID are ignored.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any attempt at EL0, EL1 or EL2, to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point execution is trapped to EL2 when EL2 is enabled in the current Security state, subject to the exception prioritization rules, unless it is trapped by <a href="#">CPTR_EL2.TZ</a> .

FPEXC32\_EL2 is not accessible from EL0 using AArch64.

FPSID, MRFR0, MVFR1, and FPEXC are not accessible from EL0 using AArch32.

This field resets to an architecturally UNKNOWN value.

**TC, bit [9]**

**When Morello is implemented:**

Traps execution at EL2, EL1, or EL0 of Morello instructions and instructions that access Morello System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b0	Does not cause Morello instructions to be trapped.

Value	Meaning
0b1	Causes Morello instructions to be trapped.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES1

**TZ, bit [8]**

**When SVE is implemented:**

Traps execution at EL2, EL1, or EL0 of SVE instructions and instructions that access SVE System registers to EL2 when EL2 is enabled in the current Security state.

Value	Meaning
0b0	This control does not cause any instruction to be trapped.
0b1	This control causes these instructions to be trapped, subject to the exception prioritization rules.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES1

**Bits [7:0]**

Reserved, RES1.

**Accessing the CPTR\_EL2**

**Read using name CPTR\_EL2**

The assembler syntax is:

```
MRS <Xt>, CPTR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b010

**Accessibility:**

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
    
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

10     AArch64.SystemAccessTrap(EL3, 0x18);
11     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
12         AArch64.SystemAccessTrap(EL3, 0x18);
13     else
14         return CPTR_EL2;
15 elsif PSTATE.EL == EL3 then
16     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17         AArch64.SystemAccessTrap(EL3, 0x18);
18     else
19         return CPTR_EL2;

```

### Write using name CPTR\_EL2

The assembler syntax is:

MSR CPTR\_EL2, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
12        AArch64.SystemAccessTrap(EL3, 0x18);
13    else
14        CPTR_EL2 = X[t];
15 elsif PSTATE.EL == EL3 then
16     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17         AArch64.SystemAccessTrap(EL3, 0x18);
18     else
19         CPTR_EL2 = X[t];

```

### Read using name CPACR\_EL1

The assembler syntax is:

MRS <Xt>, CPACR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        elseif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x18);
13        elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14            AArch64.SystemAccessTrap(EL3, 0x18);
15        else
16            return CPACR_EL1;
17    elseif PSTATE.EL == EL2 then
18        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19            if TargetELForCapabilityExceptions() == EL2 then
20                AArch64.SystemAccessTrap(EL2, 0x18);
21            else
22                AArch64.SystemAccessTrap(EL3, 0x18);
23            elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
24                AArch64.SystemAccessTrap(EL3, 0x18);
25            elseif HCR_EL2.E2H == '1' then
26                return CPTR_EL2;
27            else
28                return CPACR_EL1;
29    elseif PSTATE.EL == EL3 then
30        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
31            AArch64.SystemAccessTrap(EL3, 0x18);
32        else
33            return CPACR_EL1;

```

**Write using name CPACR\_EL1**

The assembler syntax is:

MSR CPACR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

Accessibility:

```

1     if PSTATE.EL == EL0 then
2         UNDEFINED;
3     elseif PSTATE.EL == EL1 then
4         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5             if TargetELForCapabilityExceptions() == EL1 then
6                 AArch64.SystemAccessTrap(EL1, 0x18);
7             elseif TargetELForCapabilityExceptions() == EL2 then
8                 AArch64.SystemAccessTrap(EL2, 0x18);
9             else
10                AArch64.SystemAccessTrap(EL3, 0x18);
11            elseif EL2Enabled() && !ELUsingAArch32(EL2) && CPTR_EL2.TCPAC == '1' then
12                AArch64.SystemAccessTrap(EL2, 0x18);
13            elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
14                AArch64.SystemAccessTrap(EL3, 0x18);
15            else
16                CPACR_EL1 = X[t];
17    elseif PSTATE.EL == EL2 then
18        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19            if TargetELForCapabilityExceptions() == EL2 then
20                AArch64.SystemAccessTrap(EL2, 0x18);
21            else
22                AArch64.SystemAccessTrap(EL3, 0x18);
23            elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.TCPAC == '1' then
24                AArch64.SystemAccessTrap(EL3, 0x18);
25            elseif HCR_EL2.E2H == '1' then
26                CPTR_EL2 = X[t];
27        else

```

## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
28     CPACR_EL1 = X[t];
29 elseif PSTATE.EL == EL3 then
30     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
31         AArch64.SystemAccessTrap(EL3, 0x18);
32     else
33         CPACR_EL1 = X[t];
```

### 3.2.12 CPTR\_EL3, Architectural Feature Trap Register (EL3)

The CPTR\_EL3 characteristics are:

#### Purpose

Controls:

- Trapping to EL3 of access to [CPACR\\_EL1](#), [CPTR\\_EL2](#), trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.
- EL3 access to trace functionality, SVE, Advanced SIMD and floating-point functionality, and to the Morello architecture.

#### Attributes


CPTR\_EL3 is a 64-bit register.

#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to CPTR\_EL3 are UNDEFINED.

#### Field descriptions

The CPTR\_EL3 bit assignments are:



#### Bits [63:32]

Reserved, RES0.

#### TCPAC, bit [31]

Traps all of the following to EL3, from both Security states and both Execution states.

- EL2 accesses to [CPTR\\_EL2](#), reported using EC syndrome value 0x18, or HCPTR, reported using EC syndrome value 0x03.
- EL2 and EL1 accesses to [CPACR\\_EL1](#) reported using EC syndrome value 0x18, or CPACR reported using EC syndrome value 0x03.

When CPTR\_EL3.TCPAC is:

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	EL2 accesses to the <a href="#">CPTR_EL2</a> or HCPTR, and EL2 and EL1 accesses to the <a href="#">CPACR_EL1</a> or CPACR, are trapped to EL3, unless they are trapped by <a href="#">CPTR_EL2.TCPAC</a> .

This field resets to an architecturally UNKNOWN value.

**Bit [30:21]**

Reserved, RES0.

**TTA, bit [20]**

Traps System register accesses. Accesses to the trace registers, from all Exception levels, both Security states, and both Execution states are trapped to EL3 as follows:

- In AArch64 state, Trace registers with op0=2, op1=1, are trapped to EL3 and reported using EC syndrome value 0x18.
- In AArch32 state, accesses using MCR or MRC to the Trace registers with cpnum=14 and opc1=1 are reported using EC syndrome value 0x05.
- In AArch32 state, accesses using MCRR or MRRC to the Trace registers with cpnum=14 and opc1=1 are reported using EC syndrome value 0x0C.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any System register access to the trace registers is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by CPACR.TRCDIS, CPACR_EL1.TTA or CPTR_EL2.TTA.

If System register access to trace functionality is not supported, this bit is RES0.

The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are UNDEFINED, and any resulting exception is higher priority than this trap exception.

EL3 does not provide traps on trace register accesses through the Memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see x‘Register access instructions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**Bits [19:11]**

Reserved, RES0.

**TFP, bit [10]**

Traps all accesses to SVE, Advanced SIMD and floating-point functionality, from all Exception levels, both Security states, and both Execution states, to EL3. Defined values are:

This includes the following registers, all reported using EC syndrome value 0x07:

- FPCR, FPSR, FPEXC32\_EL2, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See x‘The SIMD and floating-point registers, V0-V31’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- MVFR0, MVFR1, MVFR2, FPCSR, FPEXC, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See x‘Advanced SIMD and floating-point System registers’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Permitted VMSR accesses to FPSID are ignored, but for the purposes of this trap the architecture define a VMSR access to the FPSID from EL1 or higher as an access to a SIMD and floating-point register.

Value	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	Any attempt at any Exception level to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point is trapped to EL3, subject to the exception prioritization rules, unless it is trapped by <a href="#">CPTR_EL3.EZ</a> .

FPEXC32\_EL2 is not accessible from EL0 using AArch64.

FPSID, MRFR0, MVFR1, and FPEXC are not accessible from EL0 using AArch32.

This field resets to an architecturally UNKNOWN value.

**EC, bit [9]**

**When Morello is implemented:**

Traps all accesses to the Morello architecture and registers from all Exception levels, and both Security states, to EL3.

Value	Meaning
0b0	This control causes these instructions executed at any Exception level to be trapped, subject to the exception prioritization rules.
0b1	This control does not cause any instructions to be trapped.

This field resets to 0b0.

**Otherwise:**

RES0

**EZ, bit [8]**

**When SVE is implemented:**

Traps all accesses to SVE functionality and registers from all Exception levels, and both Security states, to EL3.

Value	Meaning
0b0	This control causes these instructions executed at any Exception level to be trapped, subject to the exception prioritization rules.
0b1	This control does not cause any instruction to be trapped.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**



RES0

**Bits [7:0]**

Reserved, RES0.

**Accessing the CPTR\_EL3**

**Read using name CPTR\_EL3**

The assembler syntax is:

MRS <Xt>, CPTR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    else
11        return CPTR_EL3;
    
```

**Write using name CPTR\_EL3**

The assembler syntax is:

MSR CPTR\_EL3, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    else
11        CPTR_EL3 = X[t];
    
```

### 3.2.13 CSCR\_EL3, Capability Secure Configuration Register

The CSCR\_EL3 characteristics are:

**Purpose**

Provides control over privileged access to capabilities

**Attributes**


CSCR\_EL3 is a 64-bit register.

**Configuration**

This register is present only when Morello is implemented and HaveEL(EL3). Otherwise, direct accesses to CSCR\_EL3 are UNDEFINED.

### Field descriptions

The CSCR\_EL3 bit assignments are:



**Bits [63:1]**

Reserved, RES0.

**SETTAG, bit [0]**

Access to privileged capability-modifying operations, which set or store Capability Tag

Value	Meaning
0b0	No effect.
0b1	Privileged capability-modifying operations clear the tag if executed at EL2 or EL1.

This field resets to an architecturally UNKNOWN value.

### Accessing the CSCR\_EL3

**Read using name CSCR\_EL3**

The assembler syntax is:

```
MRS <Xt>, CSCR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b011

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9          AArch64.SystemAccessTrap(EL3, 0x18);
10     elsif CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         return CSCR_EL3;
  
```

**Write using name CSCR\_EL3**

The assembler syntax is:

MSR CSCR\_EL3, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b011

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9          AArch64.SystemAccessTrap(EL3, 0x18);
10     elsif CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         CSCR_EL3 = X[t];
  
```

### 3.2.14 DBGDTR2A, Debug Data Transfer Register 2A

The DBGDTR2A characteristics are:

#### Purpose

Allows external debuggers to access capability state within PE. Transfers lower 32 bits of the upper half of capabilities. It is a component of the Debug Communications Channel.

#### Attributes

DBGDTR2A is a 32-bit register.


#### Configuration

External register DBGDTR2A[31:0] is architecturally mapped to AArch64 System register [CDBGDTR\\_EL0](#)[95:64].

This register is present only when Morello is implemented. Otherwise, direct accesses to DBGDTR2A are RES0.

#### Field descriptions

The DBGDTR2A bit assignments are:



#### Bits [31:0]

Data transfer register for bits 95:64 of capability transfers.

On a cold reset, this field resets to an UNKNOWN value.

#### Accessing the DBGDTR2A

If `EDSCR.ITE == 0` when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is **CONSTRAINED UNPREDICTABLE**, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

**DBGDTR2A can be accessed through the external debug interface:**

Component	Offset	Instance
Debug	0x040	DBGDTR2A

This interface is accessible as follows:

- When `IsCorePowered()`, `!DoubleLockStatus()`, `!OSLockStatus()` and `SoftwareLockStatus()` access to this register is **RO**.
- When `IsCorePowered()`, `!DoubleLockStatus()`, `!OSLockStatus()` and `!SoftwareLockStatus()` access to this register is **RW**.
- Otherwise access to this register returns an **ERROR**.

### 3.2.15 DBGDTR2B, Debug Data Transfer Register 2B

The DBGDTR2B characteristics are:

#### Purpose

Allows external debuggers to access capability state within PE. Transfers higher 32 bits of the upper half of capabilities. It is a component of the Debug Communications Channel.

#### Attributes

DBGDTR2B is a 32-bit register.

#### Configuration

External register DBGDTR2B[31:0] is architecturally mapped to AArch64 System register [CDBGDTR\\_EL0](#)[127:96].

This register is present only when Morello is implemented. Otherwise, direct accesses to DBGDTR2B are RES0.

#### Field descriptions

The DBGDTR2B bit assignments are:



#### Bits [31:0]

Data transfer register for bits 127:96 of capability transfers.

On a cold reset, this field resets to an UNKNOWN value.

#### Accessing the DBGDTR2B

If EDSCR.ITE == 0 when the PE exits Debug state on receiving a Restart request trigger event, the behavior of any operation issued by a DTR access in memory access mode that has not completed execution is CONstrained UNPREDICTABLE, and must do one of the following:

- It must complete execution in Debug state before the PE executes the restart sequence.
- It must complete execution in Non-debug state before the PE executes the restart sequence.
- It must be abandoned. This means that the instruction does not execute. Any registers or memory accessed by the instruction are left in an UNKNOWN state.

**DBGDTR2B can be accessed through the external debug interface:**

Component	Offset	Instance
Debug	0x044	DBGDTR2B

This interface is accessible as follows:

- When `IsCorePowered()`, `!DoubleLockStatus()`, `!OSLockStatus()` and `SoftwareLockStatus()` access to this register is **RO**.
- When `IsCorePowered()`, `!DoubleLockStatus()`, `!OSLockStatus()` and `!SoftwareLockStatus()` access to this register is **RW**.
- Otherwise access to this register returns an **ERROR**.

### 3.2.16 DDC\_EL0, Default Data Capability (EL0)

The DDC\_EL0 characteristics are:

#### Purpose

Holds the default data capability associated with EL0 when the PE is in Executive.

#### Attributes


DDC\_EL0 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL0 are UNDEFINED.

#### Field descriptions

The DDC\_EL0 bit assignments are:



#### Bits [128:0]

Default data capability.

This field resets to 0x1FFFFC000000100050000000000000000.

#### Accessing the DDC\_EL0

##### Read using name DDC\_EL0

The assembler syntax is:

```
MRS <Ct>, DDC_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b001

#### Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if PSTATE.SP == '0' then
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

5      UNDEFINED;
6      elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          UNDEFINED;
8      elseif CPACR_EL1.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL1, 0x29);
10     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11         AArch64.SystemAccessTrap(EL2, 0x29);
12     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13         AArch64.SystemAccessTrap(EL2, 0x29);
14     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15         AArch64.SystemAccessTrap(EL3, 0x29);
16     else
17         return DDC_EL0;
18 elseif PSTATE.EL == EL2 then
19     if PSTATE.SP == '0' then
20         UNDEFINED;
21     elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22         UNDEFINED;
23     elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
24         AArch64.SystemAccessTrap(EL2, 0x29);
25     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
26         AArch64.SystemAccessTrap(EL2, 0x29);
27     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
28         AArch64.SystemAccessTrap(EL3, 0x29);
29     else
30         return DDC_EL0;
31 elseif PSTATE.EL == EL3 then
32     if PSTATE.SP == '0' then
33         UNDEFINED;
34     elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35         UNDEFINED;
36     elseif CPTR_EL3.EC == '0' then
37         AArch64.SystemAccessTrap(EL3, 0x29);
38     else
39         return DDC_EL0;

```

### Write using name DDC\_EL0

The assembler syntax is:

```
MSR DDC_EL0, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      if PSTATE.SP == '0' then
5          UNDEFINED;
6      elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          UNDEFINED;
8      elseif CPACR_EL1.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL1, 0x29);
10     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11         AArch64.SystemAccessTrap(EL2, 0x29);
12     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13         AArch64.SystemAccessTrap(EL2, 0x29);
14     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15         AArch64.SystemAccessTrap(EL3, 0x29);
16     else
17         DDC_EL0 = C[t];
18 elseif PSTATE.EL == EL2 then
19     if PSTATE.SP == '0' then
20         UNDEFINED;
21     elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22         UNDEFINED;

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

23     elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
24         AArch64.SystemAccessTrap(EL2, 0x29);
25     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
26         AArch64.SystemAccessTrap(EL2, 0x29);
27     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
28         AArch64.SystemAccessTrap(EL3, 0x29);
29     else
30         DDC_EL0 = C[t];
31 elsif PSTATE.EL == EL3 then
32     if PSTATE.SP == '0' then
33         UNDEFINED;
34     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35         UNDEFINED;
36     elsif CPTR_EL3.EC == '0' then
37         AArch64.SystemAccessTrap(EL3, 0x29);
38     else
39         DDC_EL0 = C[t];

```

### Read using name DDC

The assembler syntax is:

MRS <Ct>, DDC

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
    ↳CPACR_EL1.CEN != '11' then
2      if EL2Enabled() && HCR_EL2.TGE == '1' then
3          AArch64.SystemAccessTrap(EL2, 0x29);
4      else
5          AArch64.SystemAccessTrap(EL1, 0x29);
6  elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7      AArch64.SystemAccessTrap(EL1, 0x29);
8  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
    ↳CPTR_EL2.CEN != '11' then
9      AArch64.SystemAccessTrap(EL2, 0x29);
10 elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
    ↳CPTR_EL2.CEN == 'x0' then
11     AArch64.SystemAccessTrap(EL2, 0x29);
12 elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
    ↳CPTR_EL2.TC == '1' then
13     AArch64.SystemAccessTrap(EL2, 0x29);
14 elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15     AArch64.SystemAccessTrap(EL3, 0x29);
16 elsif IsInRestricted() then
17     return RDDC_EL0;
18 elsif PSTATE.SP == '0' then
19     return DDC_EL0;
20 elsif PSTATE.EL == EL0 then
21     return DDC_EL0;
22 elsif PSTATE.EL == EL1 then
23     return DDC_EL1;
24 elsif PSTATE.EL == EL2 then
25     return DDC_EL2;
26 elsif PSTATE.EL == EL3 then
27     return DDC_EL3;

```

### Write using name DDC

The assembler syntax is:



Chapter 3. Register definitions  
3.2. Alphabetical list of registers

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
   ↳CPACR_EL1.CEN != '11' then
2   if EL2Enabled() && HCR_EL2.TGE == '1' then
3     AArch64.SystemAccessTrap(EL2, 0x29);
4   else
5     AArch64.SystemAccessTrap(EL1, 0x29);
6   elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7     AArch64.SystemAccessTrap(EL1, 0x29);
8   elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
   ↳CPTR_EL2.CEN != '11' then
9     AArch64.SystemAccessTrap(EL2, 0x29);
10  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
   ↳CPTR_EL2.CEN == 'x0' then
11    AArch64.SystemAccessTrap(EL2, 0x29);
12  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
   ↳CPTR_EL2.TC == '1' then
13    AArch64.SystemAccessTrap(EL2, 0x29);
14  elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15    AArch64.SystemAccessTrap(EL3, 0x29);
16  elsif IsInRestricted() then
17    RDDC_ELO = C[t];
18  elsif PSTATE.SP == '0' then
19    DDC_ELO = C[t];
20  elsif PSTATE.EL == EL0 then
21    DDC_ELO = C[t];
22  elsif PSTATE.EL == EL1 then
23    DDC_EL1 = C[t];
24  elsif PSTATE.EL == EL2 then
25    DDC_EL2 = C[t];
26  elsif PSTATE.EL == EL3 then
27    DDC_EL3 = C[t];

```

### 3.2.17 DDC\_EL1, Default Data Capability (EL1)

The DDC\_EL1 characteristics are:

#### Purpose

Holds the default data capability associated with EL1 when the PE is in Executive.

#### Attributes


DDC\_EL1 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL1 are UNDEFINED.

#### Field descriptions

The DDC\_EL1 bit assignments are:



#### Bits [128:0]

Default data capability.

This field resets to 0x1FFFFC000000100050000000000000000.

#### Accessing the DDC\_EL1

##### Read using name DDC\_EL1

The assembler syntax is:

```
MRS <Ct>, DDC_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b001

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
```

```

5  elif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          UNDEFINED;
8      elif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11         AArch64.SystemAccessTrap(EL2, 0x29);
12     elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13         AArch64.SystemAccessTrap(EL3, 0x29);
14     else
15         return DDC_EL1;
16 elif PSTATE.EL == EL3 then
17     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
18         UNDEFINED;
19     elif CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);
21     else
22         return DDC_EL1;

```

### Write using name *DDC\_EL1*

The assembler syntax is:

```
MSR DDC_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          UNDEFINED;
8      elif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11         AArch64.SystemAccessTrap(EL2, 0x29);
12     elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13         AArch64.SystemAccessTrap(EL3, 0x29);
14     else
15         DDC_EL1 = C[t];
16 elif PSTATE.EL == EL3 then
17     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
18         UNDEFINED;
19     elif CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);
21     else
22         DDC_EL1 = C[t];

```

### Read using name *DDC*

The assembler syntax is:

```
MRS <Ct>, DDC
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
   ↳CPACR_EL1.CEN != '11' then
2   if EL2Enabled() && HCR_EL2.TGE == '1' then
3     AArch64.SystemAccessTrap(EL2, 0x29);
4   else
5     AArch64.SystemAccessTrap(EL1, 0x29);
6   elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7     AArch64.SystemAccessTrap(EL1, 0x29);
8   elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
   ↳CPTR_EL2.CEN != '11' then
9     AArch64.SystemAccessTrap(EL2, 0x29);
10  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
   ↳CPTR_EL2.CEN == 'x0' then
11  AArch64.SystemAccessTrap(EL2, 0x29);
12  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
   ↳CPTR_EL2.TC == '1' then
13  AArch64.SystemAccessTrap(EL2, 0x29);
14  elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15  AArch64.SystemAccessTrap(EL3, 0x29);
16  elsif IsInRestricted() then
17    return RDDC_EL0;
18  elsif PSTATE.SP == '0' then
19    return DDC_EL0;
20  elsif PSTATE.EL == EL0 then
21    return DDC_EL0;
22  elsif PSTATE.EL == EL1 then
23    return DDC_EL1;
24  elsif PSTATE.EL == EL2 then
25    return DDC_EL2;
26  elsif PSTATE.EL == EL3 then
27    return DDC_EL3;

```

Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
   ↳CPACR_EL1.CEN != '11' then
2   if EL2Enabled() && HCR_EL2.TGE == '1' then
3     AArch64.SystemAccessTrap(EL2, 0x29);
4   else
5     AArch64.SystemAccessTrap(EL1, 0x29);
6   elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7     AArch64.SystemAccessTrap(EL1, 0x29);
8   elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
   ↳CPTR_EL2.CEN != '11' then
9     AArch64.SystemAccessTrap(EL2, 0x29);
10  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
   ↳CPTR_EL2.CEN == 'x0' then
11  AArch64.SystemAccessTrap(EL2, 0x29);
12  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
   ↳CPTR_EL2.TC == '1' then

```

```
13     AArch64.SystemAccessTrap(EL2, 0x29);
14 elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15     AArch64.SystemAccessTrap(EL3, 0x29);
16 elseif IsInRestricted() then
17     RDDC_ELO = C[t];
18 elseif PSTATE.SP == '0' then
19     DDC_ELO = C[t];
20 elseif PSTATE.EL == EL0 then
21     DDC_ELO = C[t];
22 elseif PSTATE.EL == EL1 then
23     DDC_EL1 = C[t];
24 elseif PSTATE.EL == EL2 then
25     DDC_EL2 = C[t];
26 elseif PSTATE.EL == EL3 then
27     DDC_EL3 = C[t];
```

### 3.2.18 DDC\_EL2, Default Data Capability (EL2)

The DDC\_EL2 characteristics are:

#### Purpose

Holds the default data capability associated with EL2 when the PE is in Executive.

#### Attributes

DDC\_EL2 is a 129-bit register.


#### Configuration

This register has no effect if EL2 is not enabled in the current Security state.

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL2 are UNDEFINED.

#### Field descriptions

The DDC\_EL2 bit assignments are:



#### Bits [128:0]

Default data capability.

This field resets to 0x1FFFC00000010005000000000000000.

#### Accessing the DDC\_EL2

##### Read using name DDC\_EL2

The assembler syntax is:

```
MRS <Ct>, DDC_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b001

Accessibility:

```
1 if PSTATE.EL == EL0 then
2   UNDEFINED;
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9          UNDEFINED;
10     elif CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         return DDC_EL2;

```

**Write using name DDC\_EL2**

The assembler syntax is:

MSR DDC\_EL2, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9          UNDEFINED;
10     elif CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         DDC_EL2 = C[t];

```

**Read using name DDC**

The assembler syntax is:

MRS <Ct>, DDC

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
2      CPACR_EL1.CEN != '11' then
3      if EL2Enabled() && HCR_EL2.TGE == '1' then
4          AArch64.SystemAccessTrap(EL2, 0x29);
5      else
6          AArch64.SystemAccessTrap(EL1, 0x29);
7  elif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
8      AArch64.SystemAccessTrap(EL1, 0x29);

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

8  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
    ↪CPTR_EL2.CEN != '11' then
9      AArch64.SystemAccessTrap(EL2, 0x29);
10 elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
    ↪CPTR_EL2.CEN == 'x0' then
11      AArch64.SystemAccessTrap(EL2, 0x29);
12 elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
    ↪CPTR_EL2.TC == '1' then
13      AArch64.SystemAccessTrap(EL2, 0x29);
14 elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15      AArch64.SystemAccessTrap(EL3, 0x29);
16 elsif IsInRestricted() then
17     return RDDC_EL0;
18 elsif PSTATE.SP == '0' then
19     return DDC_EL0;
20 elsif PSTATE.EL == EL0 then
21     return DDC_EL0;
22 elsif PSTATE.EL == EL1 then
23     return DDC_EL1;
24 elsif PSTATE.EL == EL2 then
25     return DDC_EL2;
26 elsif PSTATE.EL == EL3 then
27     return DDC_EL3;

```

### Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

### Accessibility:

```

1  if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
    ↪CPACR_EL1.CEN != '11' then
2      if EL2Enabled() && HCR_EL2.TGE == '1' then
3          AArch64.SystemAccessTrap(EL2, 0x29);
4      else
5          AArch64.SystemAccessTrap(EL1, 0x29);
6  elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7      AArch64.SystemAccessTrap(EL1, 0x29);
8  elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
    ↪CPTR_EL2.CEN != '11' then
9      AArch64.SystemAccessTrap(EL2, 0x29);
10 elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
    ↪CPTR_EL2.CEN == 'x0' then
11      AArch64.SystemAccessTrap(EL2, 0x29);
12 elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
    ↪CPTR_EL2.TC == '1' then
13      AArch64.SystemAccessTrap(EL2, 0x29);
14 elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15      AArch64.SystemAccessTrap(EL3, 0x29);
16 elsif IsInRestricted() then
17     RDDC_EL0 = C[t];
18 elsif PSTATE.SP == '0' then
19     DDC_EL0 = C[t];
20 elsif PSTATE.EL == EL0 then
21     DDC_EL0 = C[t];
22 elsif PSTATE.EL == EL1 then
23     DDC_EL1 = C[t];
24 elsif PSTATE.EL == EL2 then
25     DDC_EL2 = C[t];
26 elsif PSTATE.EL == EL3 then
27     DDC_EL3 = C[t];

```



### 3.2.19 DDC\_EL3, Default Data Capability (EL3)

The DDC\_EL3 characteristics are:

#### Purpose

Holds the default data capability associated with EL3 when the PE is in Executive.

#### Attributes


DDC\_EL3 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to DDC\_EL3 are UNDEFINED.

#### Field descriptions

The DDC\_EL3 bit assignments are:



#### Bits [128:0]

Default data capability.

This field resets to 0x1FFFFC000000100050000000000000000.

#### Accessing the DDC\_EL3

##### Read using name DDC

The assembler syntax is:

```
MRS <Ct>, DDC
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

#### Accessibility:

```
1 if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
  ↳ CPACR_EL1.CEN != '11' then
2   if EL2Enabled() && HCR_EL2.TGE == '1' then
3     AArch64.SystemAccessTrap(EL2, 0x29);
```

```

4     else
5         AArch64.SystemAccessTrap(EL1, 0x29);
6     elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7         AArch64.SystemAccessTrap(EL1, 0x29);
8     elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
9         ↪CPTR_EL2.CEN != '11' then
10        AArch64.SystemAccessTrap(EL2, 0x29);
11    elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
12        ↪CPTR_EL2.CEN == 'x0' then
13        AArch64.SystemAccessTrap(EL2, 0x29);
14    elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
15        ↪CPTR_EL2.TC == '1' then
16        AArch64.SystemAccessTrap(EL2, 0x29);
17    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18        AArch64.SystemAccessTrap(EL3, 0x29);
19    elsif IsInRestricted() then
20        return RDDC_EL0;
21    elsif PSTATE.SP == '0' then
22        return DDC_EL0;
23    elsif PSTATE.EL == EL0 then
24        return DDC_EL0;
25    elsif PSTATE.EL == EL1 then
26        return DDC_EL1;
27    elsif PSTATE.EL == EL2 then
28        return DDC_EL2;
29    elsif PSTATE.EL == EL3 then
30        return DDC_EL3;

```

### Write using name DDC

The assembler syntax is:

MSR DDC, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
2     ↪CPACR_EL1.CEN != '11' then
3     if EL2Enabled() && HCR_EL2.TGE == '1' then
4         AArch64.SystemAccessTrap(EL2, 0x29);
5     else
6         AArch64.SystemAccessTrap(EL1, 0x29);
7     elsif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
8         AArch64.SystemAccessTrap(EL1, 0x29);
9     elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
10        ↪CPTR_EL2.CEN != '11' then
11        AArch64.SystemAccessTrap(EL2, 0x29);
12    elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
13        ↪CPTR_EL2.CEN == 'x0' then
14        AArch64.SystemAccessTrap(EL2, 0x29);
15    elsif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
16        ↪CPTR_EL2.TC == '1' then
17        AArch64.SystemAccessTrap(EL2, 0x29);
18    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
19        AArch64.SystemAccessTrap(EL3, 0x29);
20    elsif IsInRestricted() then
21        RDDC_EL0 = C[t];
22    elsif PSTATE.SP == '0' then
23        DDC_EL0 = C[t];
24    elsif PSTATE.EL == EL0 then
25        DDC_EL0 = C[t];
26    elsif PSTATE.EL == EL1 then
27        DDC_EL1 = C[t];
28    elsif PSTATE.EL == EL2 then
29        DDC_EL2 = C[t];
30    elsif PSTATE.EL == EL3 then
31        DDC_EL3 = C[t];

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

27 `DDC_EL3 = C[t];`

### 3.2.20 DSPSR\_EL0, Debug Saved Program Status Register

The DSPSR\_EL0 characteristics are:

#### Purpose

Holds the saved process state for Debug state. On entering Debug state, PSTATE information is written to this register. On exiting Debug state, values are copied from this register to PSTATE.

#### Attributes

DSPSR\_EL0 is a 64-bit register.


#### Configuration

AArch64 System register DSPSR\_EL0[31:0] is architecturally mapped to AArch32 System register DSPSR[31:0].

#### Field descriptions

The DSPSR\_EL0 bit assignments are:

#### When exiting Debug state to AArch32 state:



#### Bits [63:32]

Reserved, RES0.

#### N, bit [31]

Negative Condition flag. Copied to PSTATE.N on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Z, bit [30]

Zero Condition flag. Copied to PSTATE.Z on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### C, bit [29]

Carry Condition flag. Copied to PSTATE.C on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### V, bit [28]

Overflow Condition flag. Copied to PSTATE.V on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

#### Q, bit [27]

Overflow or saturation flag. Copied to PSTATE.Q on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**IT[1:0], bits [26:25]**

If-Then. Copied to PSTATE.IT[1:0] on exiting Debug state.

On exiting Debug state DSPSR\_ELO.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**Bit [24]**

Reserved, RES0.

**SSBS, bit [23]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Copied to PSTATE.SSBS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Copied to PSTATE.PAN on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Copied to PSTATE.SS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Copied to PSTATE.IL on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**GE, bits [19:16]**

Greater than or Equal flags. Copied to PSTATE.GE on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**IT[7:2], bits [15:10]**

If-Then. Copied to PSTATE.IT[7:2] on exiting Debug state.

DSPSR\_ELO.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**E, bit [9]**

Endianness. Copied to PSTATE.E on exiting Debug state.

If the implementation does not support big-endian operation, DSPSR\_EL0.E is RES0. If the implementation does not support little-endian operation, DSPSR\_EL0.E is RES1. On exiting Debug state, if the implementation does not support big-endian operation at the Exception level being returned to, DSPSR\_EL0.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, DSPSR\_EL0.E is RES1.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Copied to PSTATE.A on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Copied to PSTATE.I on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Copied to PSTATE.F on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**T, bit [5]**

T32 Instruction set state. Copied to PSTATE.T on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**M[4], bit [4]**

Execution state. Copied to PSTATE.nRW on exiting Debug state.

Value	Meaning
0b1	AArch32 execution state.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**

AArch32 Mode. Copied to PSTATE.M[3:0] on exiting Debug state.


Value	Meaning
0b0000	User.
0b0001	FIQ.
0b0010	IRQ.
0b0011	Supervisor.
0b0110	Monitor.
0b0111	Abort.
0b1010	Hyp.

Value	Meaning
0b1011	Undefined.
0b1111	System.

Other values are reserved. If DSPSR\_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm@Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**When entering Debug state from AArch64 state and exiting Debug state to AArch64 state:**



**Bits [63:32]**

Reserved, RES0.

**N, bit [31]**

Negative Condition flag. Set to the value of PSTATE.N on entering Debug state, and copied to PSTATE.N on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Z, bit [30]**

Zero Condition flag. Set to the value of PSTATE.Z on entering Debug state, and copied to PSTATE.Z on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**C, bit [29]**

Carry Condition flag. Set to the value of PSTATE.C on entering Debug state, and copied to PSTATE.C on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**V, bit [28]**

Overflow Condition flag. Set to the value of PSTATE.V on entering Debug state, and copied to PSTATE.V on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Bit [27]**

Reserved, RES0.

**C64, bit [26]**

**When Morello is implemented:**

Current instruction set state. Set to the value of PSTATE.C64 on entering Debug state, and copied to PSTATE.C64 on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bit [25:24]**

Reserved, RES0.

**UAO, bit [23]**

**When ARMv8.2-UAO is implemented:**

User Access Override. Set to the value of PSTATE.UAO on entering Debug state, and copied to PSTATE.UAO on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on entering Debug state, and copied to PSTATE.PAN on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on entering Debug state, and conditionally copied to PSTATE.SS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on entering Debug state, and copied to PSTATE.IL on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Bits [19:13]**

Reserved, RES0.

**SSBS, bit [12]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on entering Debug state, and copied to PSTATE.SSBS on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**



RES0

**Bits [11:10]**

Reserved, RES0.

**D, bit [9]**

Debug exception mask. Set to the value of PSTATE.D on entering Debug state, and copied to PSTATE.D on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Set to the value of PSTATE.A on entering Debug state, and copied to PSTATE.A on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on entering Debug state, and copied to PSTATE.I on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on entering Debug state, and copied to PSTATE.F on exiting Debug state.

This field resets to an architecturally UNKNOWN value.

**Bit [5]**

Reserved, RES0.

**M[4], bit [4]**

Execution state. Set to 0b0, the value of PSTATE.nRW, on entering Debug state from AArch64 state, and copied to PSTATE.nRW on exiting Debug state.

Value	Meaning
0b0	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RES0.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**

AArch64 Exception level and selected Stack Pointer.

Value	Meaning
0b0000	EL0t.
0b0100	EL1t.

Value	Meaning
0b0101	EL1h.
0b1000	EL2t.
0b1001	EL2h.
0b1100	EL3t.
0b1101	EL3h.

Other values are reserved. If DSPSR\_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm@Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on entering Debug state and copied to PSTATE.EL on exiting Debug state.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on entering Debug state and copied to PSTATE.SP on exiting Debug state

This field resets to an architecturally UNKNOWN value.

## Accessing the DSPSR\_EL0

### Read using name DSPSR\_EL0

The assembler syntax is:

```
MRS <Xt>, DSPSR_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b000

Accessibility:

```
1 if !Halted() then
2   UNDEFINED;
3 else
4   return DSPSR_EL0;
```

### Write using name DSPSR\_EL0

The assembler syntax is:

```
MSR DSPSR_EL0, <Xt>
```

The encoding for this is in the System instruction encoding space:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

<b>op0</b>	<b>op1</b>	<b>CRn</b>	<b>CRm</b>	<b>op2</b>
0b11	0b011	0b0100	0b0101	0b000

Accessibility:

```
1 if !Halted() then  
2     UNDEFINED;  
3 else  
4     DSPSR_ELO = X[t];
```

### 3.2.21 EDSCR2, External Debug Status and Control Register 2

The EDSCR2 characteristics are:

**Purpose**

Extended control register for the debug implementation

**Attributes**

EDSCR2 is a 32-bit register.


**Configuration**

External register EDSCR2[0] is architecturally mapped to AArch64 System register [CDBGDTR\\_EL0](#)[128].

This register is present only when Morello is implemented. Otherwise, direct accesses to EDSCR2 are RES0.

**Field descriptions**

The EDSCR2 bit assignments are:



**Bits [31:5]**

Reserved, RES0.

**CE, bits [4:1]**

Access to Morello Feature status. In Debug state, each bit gives the current access to the Morello architecture extension at each Exception level as controlled by CPTR\_ELx and CPACR\_EL1:

Value	Meaning
0b1111	All Exception levels have access to the Morello architecture extension or the PE is in Non-debug state.
0b1110	The PE is in Debug state. EL0 does not have access to the Morello architecture extension. All other Exception levels have access to the Morello architecture extension.
0b1100	The PE is in Debug state. EL0 and EL1 do not have access to the Morello architecture extension. All other Exception levels have access to the Morello architecture extension.
0b1000	The PE is in Debug state. EL3 has access to the Morello architecture extension. All other Exception levels do not have access to the Morello architecture extension.
0b0000	The PE is in Debug state. No Exception level has access to the Morello architecture extension.

In Non-debug state, this field is RAO.

Access to this field is **RO**.

**DTRTAG, bit [0]**

Capability data transfer register tag.

On a cold reset, this field resets to an UNKNOWN value.

**Accessing the EDSCR2**

Access to EDSCR2 is only possible externally

**EDSCR2 can be accessed through the external debug interface:**

Component	Offset	Instance
Debug	0x048	EDSCR2

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus() access to this register is **RO**.
- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and !SoftwareLockStatus() access to this register is **RW**.
- Otherwise access to this register returns an ERROR.

### 3.2.22 ELR\_EL1, Exception Link Register (EL1)

The ELR\_EL1 characteristics are:

#### Purpose

When taking an exception to EL1, holds the address to return to.


#### Attributes

ELR\_EL1 is a 129-bit register.

#### Field descriptions

The ELR\_EL1 bit assignments are:

**When Morello is implemented and Capability access at EL1 is not trapped:**




#### **Bits [128:0]**

Return address.

An exception return from EL1 using AArch64 makes ELR\_EL1 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**When Morello is implemented and Capability access at EL1 is trapped:**



**Bits [128:64]**

Reserved, RES0.


**Bits [63:0]**

Return address.

An exception return from EL1 using AArch64 makes ELR\_EL1 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Return address.

An exception return from EL1 using AArch64 makes ELR\_EL1 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**Accessing the ELR\_EL1**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic ELR\_EL1 or ELR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

**Read using name ELR\_EL1**

The assembler syntax is:

```
MRS <Xt>, ELR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     return ELR_EL1<63:0>;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         return ELR_EL2<63:0>;
8     else
9         return ELR_EL1<63:0>;
10 elseif PSTATE.EL == EL3 then
11     return ELR_EL1<63:0>;
  
```

### Write using name ELR\_EL1

The assembler syntax is:

```
MSR ELR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     ELR_EL1 = ZeroExtend(X[t]);
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         ELR_EL2 = ZeroExtend(X[t]);
8     else
9         ELR_EL1 = ZeroExtend(X[t]);
10 elseif PSTATE.EL == EL3 then
11     ELR_EL1 = ZeroExtend(X[t]);
  
```

### Read using name ELR\_EL12

The assembler syntax is:

```
MRS <Xt>, ELR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

Accessibility:



Chapter 3. Register definitions  
 3.2. Alphabetical list of registers

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          return ELR_EL1<63:0>;
8      else
9          UNDEFINED;
10  elsif PSTATE.EL == EL3 then
11      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
12          return ELR_EL1<63:0>;
13      else
14          UNDEFINED;

```

**Write using name ELR\_EL12**

The assembler syntax is:

MSR ELR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          ELR_EL1 = ZeroExtend(X[t]);
8      else
9          UNDEFINED;
10  elsif PSTATE.EL == EL3 then
11      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
12          ELR_EL1 = ZeroExtend(X[t]);
13      else
14          UNDEFINED;

```

**Read using name ELR\_EL2**

The assembler syntax is:

MRS <Xt>, ELR\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;

```

```

5  elif PSTATE.EL == EL2 then
6      return ELR_EL2<63:0>;
7  elif PSTATE.EL == EL3 then
8      return ELR_EL2<63:0>;

```

### Write using name *ELR\_EL2*

The assembler syntax is:

```
MSR ELR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      ELR_EL2 = ZeroExtend(X[t]);
7  elif PSTATE.EL == EL3 then
8      ELR_EL2 = ZeroExtend(X[t]);

```

### Read using name *CELR\_EL1*

The assembler syntax is:

```
MRS <Ct>, CELR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elif PSTATE.EL == EL1 then
4      if CPACR_EL1.CEN == 'x0' then
5          AArch64.SystemAccessTrap(EL1, 0x29);
6      elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7          AArch64.SystemAccessTrap(EL2, 0x29);
8      elif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         return ELR_EL1;
14  elif PSTATE.EL == EL2 then
15     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16         AArch64.SystemAccessTrap(EL2, 0x29);
17     elif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18         AArch64.SystemAccessTrap(EL2, 0x29);
19     elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

21     elsif HCR_EL2.E2H == '1' then
22         return ELR_EL2;
23     else
24         return ELR_EL1;
25 elsif PSTATE.EL == EL3 then
26     if CPTR_EL3.EC == '0' then
27         AArch64.SystemAccessTrap(EL3, 0x29);
28     else
29         return ELR_EL1;

```

**Write using name CELR\_EL1**

The assembler syntax is:

MSR CELR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if CPACR_EL1.CEN == 'x0' then
5          AArch64.SystemAccessTrap(EL1, 0x29);
6      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7          AArch64.SystemAccessTrap(EL2, 0x29);
8      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         ELR_EL1 = C[t];
14 elsif PSTATE.EL == EL2 then
15     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16         AArch64.SystemAccessTrap(EL2, 0x29);
17     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18         AArch64.SystemAccessTrap(EL2, 0x29);
19     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);
21     elsif HCR_EL2.E2H == '1' then
22         ELR_EL2 = C[t];
23     else
24         ELR_EL1 = C[t];
25 elsif PSTATE.EL == EL3 then
26     if CPTR_EL3.EC == '0' then
27         AArch64.SystemAccessTrap(EL3, 0x29);
28     else
29         ELR_EL1 = C[t];

```

**Read using name CELR\_EL12**

The assembler syntax is:

MRS <Ct>, CELR\_EL12

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          if HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
8              AArch64.SystemAccessTrap(EL2, 0x29);
9          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
10             AArch64.SystemAccessTrap(EL3, 0x29);
11         else
12             return ELR_EL1;
13         else
14             UNDEFINED;
15     elsif PSTATE.EL == EL3 then
16         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
17             if CPTR_EL3.EC == '0' then
18                 AArch64.SystemAccessTrap(EL3, 0x29);
19             else
20                 return ELR_EL1;
21         else
22             UNDEFINED;
    
```

### Write using name CELR\_EL12

The assembler syntax is:

MSR CELR\_EL12, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          if HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
8              AArch64.SystemAccessTrap(EL2, 0x29);
9          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
10             AArch64.SystemAccessTrap(EL3, 0x29);
11         else
12             ELR_EL1 = C[t];
13         else
14             UNDEFINED;
15     elsif PSTATE.EL == EL3 then
16         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
17             if CPTR_EL3.EC == '0' then
18                 AArch64.SystemAccessTrap(EL3, 0x29);
19             else
20                 ELR_EL1 = C[t];
21         else
22             UNDEFINED;
    
```

### Read using name CELR\_EL2

The assembler syntax is:

MRS <Ct>, CELR\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     return ELR_EL2;
7 elseif PSTATE.EL == EL3 then
8     return ELR_EL2;
```

### Write using name *CELR\_EL2*

The assembler syntax is:

```
MSR CELR_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     ELR_EL2 = C[t];
7 elseif PSTATE.EL == EL3 then
8     ELR_EL2 = C[t];
```

### 3.2.23 ELR\_EL2, Exception Link Register (EL2)

The ELR\_EL2 characteristics are:

**Purpose**

When taking an exception to EL2, holds the address to return to.

**Attributes**

ELR\_EL2 is a 129-bit register.

**Configuration**


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register ELR\_EL2[31:0] is architecturally mapped to AArch32 System register ELR\_hyp[31:0].

**Field descriptions**

The ELR\_EL2 bit assignments are:

**When Morello is implemented and Capability access at EL2 is not trapped:**




**Bits [128:0]**

Return address.

An exception return from EL2 using AArch64 makes ELR\_EL2 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**When Morello is implemented and Capability access at EL2 is trapped:**



**Bits [128:64]**

Reserved, RES0.


**Bits [63:0]**

Return address.

An exception return from EL2 using AArch64 makes ELR\_EL2 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Return address.

An exception return from EL2 using AArch64 makes ELR\_EL2 become UNKNOWN.

When EL2 is in AArch32 Execution state and an exception is taken from EL0, EL1, or EL2 to EL3 and AArch64 execution, the upper 32-bits of ELR\_EL2 are either set to 0 or hold the same value that they did before AArch32 execution. Which option is adopted is determined by an implementation, and might vary dynamically within an implementation. Correspondingly software must regard the value as being an UNKNOWN choice between the two values.

This field resets to an architecturally UNKNOWN value.

**Accessing the ELR\_EL2**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic ELR\_EL2 or ELR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

**Read using name ELR\_EL2**

The assembler syntax is:

```
MRS <Xt>, ELR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     return ELR_EL2<63:0>;
7 elsif PSTATE.EL == EL3 then
8     return ELR_EL2<63:0>;
    
```

### Write using name *ELR\_EL2*

The assembler syntax is:

```
MSR ELR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     ELR_EL2 = ZeroExtend(X[t]);
7 elsif PSTATE.EL == EL3 then
8     ELR_EL2 = ZeroExtend(X[t]);
    
```

### Read using name *ELR\_EL1*

The assembler syntax is:

```
MRS <Xt>, ELR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
    
```



```

4     return ELR_EL1<63:0>;
5   elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7       return ELR_EL2<63:0>;
8     else
9       return ELR_EL1<63:0>;
10  elseif PSTATE.EL == EL3 then
11    return ELR_EL1<63:0>;

```

### Write using name *ELR\_EL1*

The assembler syntax is:

```
MSR ELR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1   if PSTATE.EL == EL0 then
2     UNDEFINED;
3   elseif PSTATE.EL == EL1 then
4     ELR_EL1 = ZeroExtend(X[t]);
5   elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7       ELR_EL2 = ZeroExtend(X[t]);
8     else
9       ELR_EL1 = ZeroExtend(X[t]);
10  elseif PSTATE.EL == EL3 then
11    ELR_EL1 = ZeroExtend(X[t]);

```

### Read using name *CELR\_EL2*

The assembler syntax is:

```
MRS <Ct>, CELR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1   if PSTATE.EL == EL0 then
2     UNDEFINED;
3   elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5   elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
7       AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9       AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11      AArch64.SystemAccessTrap(EL3, 0x29);
12    else
13      return ELR_EL2;

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

14  elsif PSTATE.EL == EL3 then
15      if CPTR_EL3.EC == '0' then
16          AArch64.SystemAccessTrap(EL3, 0x29);
17      else
18          return ELR_EL2;

```

**Write using name CELR\_EL2**

The assembler syntax is:

MSR CELR\_EL2, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
7          AArch64.SystemAccessTrap(EL2, 0x29);
8      elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         ELR_EL2 = C[t];
14  elsif PSTATE.EL == EL3 then
15      if CPTR_EL3.EC == '0' then
16          AArch64.SystemAccessTrap(EL3, 0x29);
17      else
18         ELR_EL2 = C[t];

```

**Read using name CELR\_EL1**

The assembler syntax is:

MRS <Ct>, CELR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if CPACR_EL1.CEN == 'x0' then
5          AArch64.SystemAccessTrap(EL1, 0x29);
6      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7          AArch64.SystemAccessTrap(EL2, 0x29);
8      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL2, 0x29);

```

```

10     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     else
13         return ELR_EL1;
14 elsif PSTATE.EL == EL2 then
15     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16         AArch64.SystemAccessTrap(EL2, 0x29);
17     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18         AArch64.SystemAccessTrap(EL2, 0x29);
19     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);
21     elsif HCR_EL2.E2H == '1' then
22         return ELR_EL2;
23     else
24         return ELR_EL1;
25 elsif PSTATE.EL == EL3 then
26     if CPTR_EL3.EC == '0' then
27         AArch64.SystemAccessTrap(EL3, 0x29);
28     else
29         return ELR_EL1;
  
```

### Write using name CELR\_EL1

The assembler syntax is:

```
MSR CELR_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     if CPACR_EL1.CEN == 'x0' then
5         AArch64.SystemAccessTrap(EL1, 0x29);
6     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    else
13        ELR_EL1 = C[t];
14 elsif PSTATE.EL == EL2 then
15     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16         AArch64.SystemAccessTrap(EL2, 0x29);
17     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18         AArch64.SystemAccessTrap(EL2, 0x29);
19     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);
21     elsif HCR_EL2.E2H == '1' then
22         ELR_EL2 = C[t];
23     else
24         ELR_EL1 = C[t];
25 elsif PSTATE.EL == EL3 then
26     if CPTR_EL3.EC == '0' then
27         AArch64.SystemAccessTrap(EL3, 0x29);
28     else
29         ELR_EL1 = C[t];
  
```

### 3.2.24 ELR\_EL3, Exception Link Register (EL3)

The ELR\_EL3 characteristics are:

#### Purpose

When taking an exception to EL3, holds the address to return to.

#### Attributes

ELR\_EL3 is a 129-bit register.


#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to ELR\_EL3 are UNDEFINED.

#### Field descriptions

The ELR\_EL3 bit assignments are:

**When Morello is implemented and Capability access at EL3 is not trapped:**




#### Bits [128:0]

Return address.

An exception return from EL3 using AArch64 makes ELR\_EL3 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**When Morello is implemented and Capability access at EL3 is trapped:**



**Bits [128:64]**

Reserved, RES0.


**Bits [63:0]**

Return address.

An exception return from EL3 using AArch64 makes ELR\_EL3 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Return address.

An exception return from EL3 using AArch64 makes ELR\_EL3 become UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**Accessing the ELR\_EL3**

**Read using name ELR\_EL3**

The assembler syntax is:

MRS <Xt>, ELR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elsif PSTATE.EL == EL3 then
8     return ELR_EL3<63:0>;
  
```

### Write using name *ELR\_EL3*

The assembler syntax is:

```
MSR ELR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elsif PSTATE.EL == EL3 then
8     ELR_EL3 = ZeroExtend(X[t]);
  
```

### Read using name *CELR\_EL3*

The assembler syntax is:

```
MRS <Ct>, CELR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b001

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elsif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9         AArch64.SystemAccessTrap(EL3, 0x29);
10    else
11        return ELR_EL3;
  
```

### Write using name *CELR\_EL3*

The assembler syntax is:

```
MSR CELR_EL3, <Ct>
```

The encoding for this is in the System instruction encoding space:

<b>op0</b>	<b>op1</b>	<b>CRn</b>	<b>CRm</b>	<b>op2</b>
0b11	0b110	0b0100	0b0000	0b001

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9         AArch64.SystemAccessTrap(EL3, 0x29);
10    else
11        ELR_EL3 = C[t];
```

### 3.2.25 ESR\_EL1, Exception Syndrome Register (EL1)

The ESR\_EL1 characteristics are:

#### Purpose

Holds syndrome information for an exception taken to EL1.

#### Attributes


ESR\_EL1 is a 64-bit register.

#### Configuration

AArch64 System register ESR\_EL1[31:0] is architecturally mapped to AArch32 System register DFSR[31:0].

#### Field descriptions

The ESR\_EL1 bit assignments are:



ESR\_EL1 is made UNKNOWN as a result of an exception return from EL1.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL1, the value of ESR\_EL1 is UNKNOWN. The value written to ESR\_EL1 must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

#### Bits [63:32]

Reserved, RES0.

#### EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.

For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

Value	Meaning	Link	Applies
0b000000	Unknown reason.	<a href="#">ISS</a> - exceptions with an unknown reason	
0b000001	Trapped WFI or WFE instruction execution. Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.	<a href="#">ISS</a> - an exception from a WFI or WFE instruction	
0b000011	Trapped MCR or MRC access with (coproc==0b1111) that is not reported using EC 0b000000.	<a href="#">ISS</a> - an exception from an MCR or MRC access	



Value	Meaning	Link	Applies
0b000100	Trapped MCRR or MRRC access with (coproc==0b1111) that is not reported using EC 0b000000.	<a href="#">ISS</a> - an exception from an MCRR or MRRC access	
0b000101	Trapped MCR or MRC access with (coproc==0b1110).	<a href="#">ISS</a> - an exception from an MCR or MRC access	
0b000110	Trapped LDC or STC access. The only architected uses of these instruction are: <ul style="list-style-type: none"> <li>• An STC to write data to memory from DBGDTRRXint.</li> <li>• An LDC to read data from memory to DBGDTRTXint.</li> </ul>	<a href="#">ISS</a> - an exception from an LDC or STC instruction	
0b000111	Access to SVE, Advanced SIMD, or floating-point functionality trapped by <a href="#">CPACR_EL1.FPEN</a> , <a href="#">CPTR_EL2.FPEN</a> , <a href="#">CPTR_EL2.TFP</a> , or <a href="#">CPTR_EL3.TFP</a> control. Excludes exceptions resulting from <a href="#">CPACR_EL1</a> when the value of HCR_EL2.TGE is 1, or because SVE or Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in 'EC encodings when routing exceptions to EL2' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D1.10.4.	<a href="#">ISS</a> - an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from <a href="#">CPACR_EL1.FPEN</a> , <a href="#">CPTR_EL2.FPEN</a> or <a href="#">CPTR_ELx.TFP</a>	
0b001100	Trapped MRRC access with (coproc==0b1110).	<a href="#">ISS</a> - an exception from an MCRR or MRRC access	
0b001110	Illegal Execution state.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b010001	SVC instruction execution in AArch32 state. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TGE is 1.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	
0b010101	SVC instruction execution in AArch64 state.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	

Value	Meaning	Link	Applies
0b011000	<p>Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001, 0b000111 or 0b101010.</p> <p>If xARMv8.0-CSV2 is implemented, also Cache Speculation Variant exceptions.</p> <p>If xARMv8.2-EVT is implemented, also traps for EL1 and EL0 Cache controls. This includes all instructions that cause exceptions that are part of the encoding space defined in 'System instruction class encoding overview' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section C5.2.2, except for those exceptions reported using EC values 0b000000, 0b000001, or 0b000111.</p>	<p><a href="#">ISS</a> - an exception from MSR, MRS, or System instruction execution in AArch64 state</p>	
0b011001	<p>Access to SVE functionality trapped as a result of <a href="#">CPACR_EL1.ZEN</a>, <a href="#">CPTR_EL2.ZEN</a>, <a href="#">CPTR_EL2.TZ</a>, or <a href="#">CPTR_EL3.EZ</a>, that is not reported using EC 0b000000.</p> <p>This EC is defined only if xSVE is implemented.</p>	<p><a href="#">ISS</a> - an exception from an access to SVE functionality, resulting from <a href="#">CPACR_EL1.ZEN</a>, <a href="#">CPTR_EL2.ZEN</a>, <a href="#">CPTR_EL2.TZ</a>, or <a href="#">CPTR_EL3.EZ</a></p>	
0b100000	<p>Instruction Abort from a lower Exception level, that might be using AArch32 or AArch64.</p> <p>Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>	<p><a href="#">ISS</a> - an exception from an Instruction Abort</p>	
0b100001	<p>Instruction Abort taken without a change in Exception level.</p> <p>Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>	<p><a href="#">ISS</a> - an exception from an Instruction Abort</p>	
0b100010	<p>PC alignment fault exception.</p>	<p><a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault</p>	

Value	Meaning	Link	Applies
0b100100	Data Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from a Data Abort	
0b100101	Data Abort taken without a change in Exception level. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from a Data Abort	
0b100110	SP alignment fault exception.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b101000	Trapped floating-point exception taken from AArch32 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	<a href="#">ISS</a> - an exception from a trapped floating-point exception	
0b101001	Access to the Morello architecture trapped as a result of <a href="#">CPACR_EL1.CEN</a> , <a href="#">CPTR_EL2.CEN</a> , <a href="#">CPTR_EL2.TC</a> , or <a href="#">CPTR_EL3.EC</a> .	<a href="#">ISS</a> - an exception from an access to the Morello architecture	When Morello is implemented
0b101010	Trapped capability MSR or MRS instruction execution. This EC value is valid if Morello architecture is implemented, otherwise it is reserved. Used for trapped accesses to capability System registers via MSR or MRS instructions.	<a href="#">ISS</a> - an exception from capability MSR or MRS instruction execution	When Morello is implemented
0b101100	Trapped floating-point exception taken from AArch64 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	<a href="#">ISS</a> - an exception from a trapped floating-point exception	

Value	Meaning	Link	Applies
0b101111	SError interrupt.	<a href="#">ISS</a> - an SError interrupt	
0b110000	Breakpoint exception from a lower Exception level, that might be using AArch32 or AArch64.	<a href="#">ISS</a> - an exception from a Breakpoint or Vector Catch debug exception	
0b110001	Breakpoint exception taken without a change in Exception level.	<a href="#">ISS</a> - an exception from a Breakpoint or Vector Catch debug exception	
0b110010	Software Step exception from a lower Exception level, that might be using AArch32 or AArch64.	<a href="#">ISS</a> - an exception from a Software Step exception	
0b110011	Software Step exception taken without a change in Exception level.	<a href="#">ISS</a> - an exception from a Software Step exception	
0b110100	Watchpoint exception from a lower Exception level, that might be using AArch32 or AArch64.	<a href="#">ISS</a> - an exception from a Watchpoint exception	
0b110101	Watchpoint exception taken without a change in Exception level.	<a href="#">ISS</a> - an exception from a Watchpoint exception	
0b111000	BKPT instruction execution in AArch32 state.	<a href="#">ISS</a> - an exception from execution of a Breakpoint instruction	
0b111100	BRK instruction execution in AArch64 state. This is reported in <a href="#">ESR_EL3</a> only if a BRK instruction is executed.	<a href="#">ISS</a> - an exception from execution of a Breakpoint instruction	

All other EC values are reserved by Arm, and:

- Unused values in the range 0b000000 - 0b101100 (0x00 - 0x2C) are reserved for future use for synchronous exceptions.
- Unused values in the range 0b101101 - 0b111111 (0x2D - 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is **CONSTRAINED UNPREDICTABLE**, as described in 'Reserved values in System and memory-mapped registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11.

This field resets to an architecturally UNKNOWN value.

### **IL, bit [25]**

Instruction Length for synchronous exceptions. Possible values of this bit are:

Value	Meaning
0b0	16-bit instruction trapped.

Value	Meaning
0b1	32-bit instruction trapped. This value is also used when the exception is one of the following: <ul style="list-style-type: none"> <li>• An SError interrupt.</li> <li>• An Instruction Abort exception.</li> <li>• A PC alignment fault exception.</li> <li>• An SP alignment fault exception.</li> <li>• A Data Abort exception for which the value of the ISV bit is 0.</li> <li>• An Illegal Execution state exception.</li> <li>• Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning:                             <ul style="list-style-type: none"> <li>– 0b0: 16-bit T32 BKPT instruction.</li> <li>– 0b1: 32-bit A32 BKPT instruction or A64 BRK instruction.</li> </ul> </li> <li>• An exception reported using EC value 0b000000.</li> </ul>

This field resets to an architecturally UNKNOWN value.

**ISS, bits [24:0]**

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.


Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number. For an exception taken from AArch32 state, x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not UNPREDICTABLE, the field takes the value 0b1111.
- If the instruction that generated the exception was UNPREDICTABLE, the field takes an UNKNOWN value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b1111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RES0.

**exceptions with an unknown reason**



**Bits [24:0]**

Reserved, RES0.

When an exception is reported using this EC code the IL field is set to 1.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction or that is not accessible at the current Exception level and Security state, including:

- A read access using a System register pattern that is not allocated for reads or that does not permit reads at the current Exception level and Security state.
- A write access using a System register pattern that is not allocated for writes or that does not permit writes at the current Exception level and Security state.
- Instruction encodings that are unallocated.
- Instruction encodings for instructions that are not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is not accessible in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is not accessible in Non-debug state.
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR\_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR\_EL2.HCD or SCR\_EL3.HCE.
  - An SMC instruction when disabled by SCR\_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS instruction to access [SP\\_ELO](#) when the value of SPSel.SP is 0.
- Attempted execution, in Debug state, of:
  - A DCPS1 instruction when the value of HCR\_EL2.TGE is 1 and EL2 is disabled or not implemented in the current Security state.
  - A DCPS2 instruction from EL1 or EL0 when EL2 is disabled or not implemented in the current Security state.
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13\_mon. See x‘Traps to EL3 of monitor functionality from Secure EL1 using AArch32’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MRS (banked register) or an MSR (banked register) instruction to SPSR\_mon, SP\_mon, or LR\_mon.
- An exception that is taken to EL2 because the value of HCR\_EL2.TGE is 1 that, if the value of HCR\_EL2.TGE was 0 would have been reported with an ESR\_ELx.EC value of 0b000111.
- When SVE is not implemented, attempted execution of:
  - An SVE instruction.
  - An MSR or MRS instruction to access ZCR\_EL1, ZCR\_EL2, or ZCR\_EL3.

**an exception from a WFI or WFE instruction**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [19:1]

Reserved, RES0.

#### TI, bit [0]

Trapped instruction. Possible values of this bit are:


Value	Meaning
0b0	WFI trapped.
0b1	WFE trapped.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

**an exception from an MCR or MRC access**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**Opc2, bits [19:17]**

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

This field resets to an architecturally UNKNOWN value.

**Opc1, bits [16:14]**



The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCR instruction.
0b1	Read from System register space. MRC or VMRS instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000011:

- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, ELOPCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU} for execution of cache maintenance instructions at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID registers at EL0 and EL1 using AArch32 state, MCR or

- MRC access (coproc == 0b1111) trapped to EL2.
- [CPTR\\_EL2.TCPAC](#), for accesses to [CPACR\\_EL1](#) or CPACR using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- [HSTR\\_EL2.T<n>](#), for accesses to System registers using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- [CNTHCTL\\_EL2.EL1PCEN](#), for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- [MDCR\\_EL2.{TPM, TPMCR}](#), for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- [CPTR\\_EL2.TAM](#), for accesses to Activity Monitors registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- [CPTR\\_EL3.TCPAC](#), for accesses to CPACR from EL1 and EL2, and accesses to HCPTR from EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- [MDCR\\_EL3.TPM](#), for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- [CPTR\\_EL3.TAM](#), for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- See x‘Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile for information on other traps using EC value 0b000011.


The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- [CPACR\\_EL1.TTA](#) for accesses to trace registers, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- [MDSCR\\_EL1.TDCC](#), for accesses to the Debug Communications Channel (DCC) registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- [HCR\\_EL2.TID0](#), for accesses to the JIDR register in the ID group 0 at EL0 and EL1 using AArch32, MRC access (coproc == 0b1110) trapped to EL2.
- [CPTR\\_EL2.TTA](#), for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDRA](#), for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDOSA](#), for accesses to powerdown debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDA](#), for accesses to other debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [CPTR\\_EL3.TTA](#), for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- [MDCR\\_EL3.TDOSA](#), for accesses to powerdown debug registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- [MDCR\\_EL3.TDA](#), for accesses to other debug registers, using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b001000:

- [HCR\\_EL2.TID0](#), for accesses to the FPSID register in ID group 0 at EL1 using AArch32 state, VMRS access trapped to EL2.
- [HCR\\_EL2.TID3](#), for accesses to registers in ID group 3 including MVFR0, MVFR1 and MVFR2, VMRS access trapped to EL2.

**an exception from an MCRR or MRRC access**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**Opc1, bits [19:16]**

The Opc1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Bit [15]**

Reserved, RES0.

**Rt2, bits [14:10]**

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCRR instruction.
0b1	Read from System register space. MRRC instruction.

This field resets to an architecturally UNKNOWN value.


The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000100:

- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, ELOPCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{CR, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.{EN}, for accesses to Activity Monitors registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- [CPACR\\_EL1.TTA](#) for accesses to trace registers using MCR or MRC instructions, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- [MDCR\\_EL1.TDCC](#), for accesses to the Debug Communications Channel (DCC) registers DBGDSAR and DBGDRAR at EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- [CPTR\\_EL2.TTA](#), for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDRA](#), for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- [CPTR\\_EL3.TTA](#), for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- [MDCR\\_EL3.TDOSA](#), for traps to powerdown debug registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- [MDCR\\_EL3.TDA](#), for accesses to other debug registers, using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.

**an exception from an LDC or STC instruction**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.

- With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**imm8, bits [19:12]**

The immediate value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Bits [11:10]**

Reserved, RES0.

**Rn, bits [9:5]**

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**Offset, bit [4]**

Indicates whether the offset is added or subtracted:

Value	Meaning
0b0	Subtract offset.
0b1	Add offset.

This bit corresponds to the U bit in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

**AM, bits [3:1]**

Addressing mode. The permitted values of this field are:

Value	Meaning
0b000	Immediate unindexed.
0b001	Immediate post-indexed.
0b010	Immediate offset.
0b011	Immediate pre-indexed.
0b100	For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.

Value	Meaning
0b110	For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONstrained UNPREDICTABLE, as described in x‘Reserved values in System and memory-mapped registers and translation table entries’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to memory. STC instruction.
0b1	Read from memory. LDC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe the configuration settings for the traps that are reported using EC value 0b000110:

- MDSCR\_EL1.TDCC, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint trapped to EL1 or EL2.
- MDCR\_EL2.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL2.
- MDCR\_EL3.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL3.

***an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR\_EL1.FPEN, CPTR\_EL2.FPEN or CPTR\_ELx.TFP***



The accesses covered by this trap include:

- Execution of SVE or Advanced SIMD and floating-point instructions.
- Accesses to the Advanced SIMD and floating-point System registers.

For an implementation that does not include either SVE or support for floating-point and Advanced SIMD, the exception is reported using the EC value 0b000000.

#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.

Value	Meaning
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.


### Bits [19:0]

Reserved, RES0.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- CPACR\_EL1.FPEN, for accesses to SIMD and floating-point registers trapped to EL1.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL2.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL3.

**an exception from an access to SVE functionality, resulting from CPACR\_EL1.ZEN, CPTR\_EL2.ZEN, CPTR\_EL2.TZ, or CPTR\_EL3.EZ**



### Bits [24:0]

**When SVE is implemented:**

Reserved, RES0.



**Otherwise:**


RES0

The accesses covered by this trap include:

- Execution of SVE instructions.
- Accesses to the SVE system registers, ZCR\_ELx and ID\_AA64ZFR0\_EL1.

For an implementation that does not include SVE, the exception is reported using the EC value 0b000000.

**an exception from an Illegal Execution state, or a PC or SP alignment fault**



**Bits [24:0]**

Reserved, RES0.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. For more information about these exceptions see x‘The Illegal Execution state exception’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘PC alignment checking’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

x‘Stack pointer alignment checking’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the configuration settings for generating SP alignment fault exceptions.

**an exception from HVC or SVC instruction execution**



**Bits [24:16]**

Reserved, RES0.

**imm16, bits [15:0]**

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see x‘SVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘HVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

For A64 instructions, see x‘SVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘HVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from SMC instruction execution in AArch32 state**



For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RES0.

For an SMC instruction that is trapped to EL2 from EL1 because HCR\_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

This field resets to an architecturally UNKNOWN value.

**CCKNOWNPASS, bit [19]**

Indicates whether the instruction might have failed its condition code check.

Value	Meaning
0b0	The instruction was unconditional, or was conditional and passed its condition code check.
0b1	The instruction was conditional, and might have failed its condition code check.

In an implementation in which an SMC instruction that fails its code check is not trapped, this field can always return the value 0.

This field resets to an architecturally UNKNOWN value.

**Bits [18:0]**

Reserved, RES0.

HCR\_EL2.TSC describes the configuration settings for trapping SMC instructions to EL2.

See x‘System calls’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the case where these exceptions are trapped to EL3.

**an exception from SMC instruction execution in AArch64 state**



**Bits [24:16]**

Reserved, RES0.

**imm16, bits [15:0]**

The value of the immediate field from the issued SMC instruction.

This field resets to an architecturally UNKNOWN value.


The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

HCR\_EL2.TSC describes the configuration settings for trapping SMC from EL1 modes.

x‘System calls’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the case where these exceptions are trapped to EL3.

**an exception from MSR, MRS, or System instruction execution in AArch64 state**



**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op2, bits [19:17]**

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op1, bits [16:14]**

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

For exceptions caused by System instructions, see x‘System’ subsection of ‘Branches, exception generating and System instructions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile for the encoding values returned by an instruction.

The following fields describe configuration settings for generating the exception that is reported using EC value 0b011000:

- SCTLR\_EL1.UCI, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UCT, for accesses to CTR\_EL0 using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.DZE, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UMA, for accesses to the PSTATE interrupt masks using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CPACR\_EL1.TTA, for accesses to the trace registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.

- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to the Performance Monitor registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TDZ, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU}, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register, ACTLR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID group 1, ID group 2 or ID group 3 registers, using AArch64 state, MSR or MRS access trapped to EL2.
- [CPTR\\_EL2](#).TCPAC, for accesses to [CPACR\\_EL1](#), using AArch64 state, MSR or MRS access trapped to EL2.
- [CPTR\\_EL2](#).TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TTRF, for accesses to the trace filter register, TRFCR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDA, for accesses to debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL2.
- [CPTR\\_EL2](#).TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.APK, for accesses to Pointer authentication key registers. using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{NV, NV1}, for Nested virtualization register access, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.AT, for execution of AT S1E\* instructions, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access, trapped to EL2.
- SCR\_EL3.APK, for accesses to Pointer authentication key registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.ST, for accesses to the Counter-timer Physical Secure timer registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access trapped to EL3.
- [CPTR\\_EL3](#).TCPAC, for accesses to [CPTR\\_EL2](#) and [CPACR\\_EL1](#) using AArch64 state, MSR or MRS access trapped to EL3.


- **CPTR\_EL3.TTA**, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL3.
- **MDCR\_EL3.TTRF**, for accesses to the filter trace control registers, TRFCR\_EL1 and TRFCR\_EL2, using AArch64 state, MSR or MRS access trapped to EL3.
- **MDCR\_EL3.TDA**, for accesses to debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- **MDCR\_EL3.TDOSA**, for accesses to powerdown debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- **MDCR\_EL3.TPM**, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL3.
- **CPTR\_EL3.TAM**, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access, trapped to EL3.
- If xARMv8.2-EVT is implemented, HCR\_EL2.{TTLBOS, TTLBIS, TICAB, TOCU, TID4} and HCR2.{TTLBIS, TICAB, TOCU, TID4} control traps for EL1 and EL0 Cache controls that use this EC value.

**an IMPLEMENTATION DEFINED exception to EL3**



**IMPLEMENTATION DEFINED, bits [24:0]** IMPLEMENTATION DEFINED

**an exception from an Instruction Abort**



**Bits [24:13]**

Reserved, RES0.

**SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and IFSC is 0b010000, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the IFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

**FnV, bit [10]**

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

#### EA, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### Bit [8]

Reserved, RES0.

#### S1PTW, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

This field resets to an architecturally UNKNOWN value.

#### Bit [6]

Reserved, RES0.

#### IFSC, bits [5:0]

Instruction Fault Status Code. Possible values of this field are:

Value	Meaning
0b000000	Address size fault, level 0 of translation or translation table base register
0b000001	Address size fault, level 1
0b000010	Address size fault, level 2
0b000011	Address size fault, level 3
0b000100	Translation fault, level 0
0b000101	Translation fault, level 1

Value	Meaning
0b000110	Translation fault, level 2
0b000111	Translation fault, level 3
0b001001	Access flag fault, level 1
0b001010	Access flag fault, level 2
0b001011	Access flag fault, level 3
0b001101	Permission fault, level 1
0b001110	Permission fault, level 2
0b001111	Permission fault, level 3
0b010000	Synchronous External abort, not on translation table walk
0b010100	Synchronous External abort, on translation table walk, level 0
0b010101	Synchronous External abort, on translation table walk, level 1
0b010110	Synchronous External abort, on translation table walk, level 2
0b010111	Synchronous External abort, on translation table walk, level 3
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b110000	TLB conflict abort
0b110001	Unsupported atomic hardware update fault, if the implementation includes x[ ARMv8.1-TTHM]](v8.1.TTHM A_armv8_architecture_extensions.fm). Otherwise reserved.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved.

Armv8.2 requires the implementation of the RAS Extension.

For more information about the lookup level associated with a fault, see x‘The level associated with MMU faults’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.


Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.



If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

**an exception from a Data Abort**



**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

Value	Meaning
0b0	No valid instruction syndrome. ISS[23:14] are RES0.
0b1	ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR\_EL2 except the following stage 2 aborts:

- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111, including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive, excluding those with writeback and excluding accesses of a capability.
- AArch32 instructions where the instruction:
  - Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
  - Is not performing register writeback.
  - Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR\_EL1 or ESR\_EL3.

When the RAS Extension is implemented, ISV is 0 for any synchronous External abort.

For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

When the RAS Extension is not implemented, the value of ISV on a synchronous External abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

This field resets to an architecturally UNKNOWN value.

**SAS, bits [23:22]**

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

Value	Meaning
0b00	Byte
0b01	Halfword
0b10	Word

Value	Meaning
0b11	Doubleword

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SSE, bit [21]**

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

Value	Meaning
0b0	Sign-extension not required.
0b1	Data item must be sign-extended.

For all other operations this bit is 0.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SRT, bits [20:16]**

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SE, bit [15]**

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction loads/stores a 32-bit wide register.
0b1	Instruction loads/stores a 64-bit wide register.

This field specifies the register width identified by the instruction, not the Execution state.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

### AR, bit [14]

Acquire/Release. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction did not have acquire/release semantics.
0b1	Instruction did have acquire/release semantics.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

### Bit [13]

Reserved, RES0.

### SET, bits [12:11]

Synchronous Error Type. When the RAS Extension is implemented and DFSC is 0b010000, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

### FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is valid only if the DFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

### EA, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

### CM, bit [8]

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Data Abort was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

### S1PTW, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

This field resets to an architecturally UNKNOWN value.

### WnR, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Abort caused by an instruction reading from a memory location.
0b1	Abort caused by an instruction writing to a memory location.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read of the address specified by the instruction would have generated the fault which is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2

aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.

For Page table LC or SC permission violation faults from an atomic instruction that both reads and writes a valid capability from a memory location, this bit is set to 1 if a write of a valid capability from the memory location would have generated the fault which is being reported, otherwise it is set to 0.

This field is UNKNOWN for:

- An External abort on an Atomic access.
- A fault reported using a DFSC value of 0b110101 or 0b110001, indicating an unsupported Exclusive or atomic access.

This field resets to an architecturally UNKNOWN value.

**DFSC, bits [5:0]**

Data Fault Status Code. Possible values of this field are:

Value	Meaning
0b000000	Address size fault, level 0 of translation or translation table base register.
0b000001	Address size fault, level 1.
0b000010	Address size fault, level 2.
0b000011	Address size fault, level 3.
0b000100	Translation fault, level 0.
0b000101	Translation fault, level 1.
0b000110	Translation fault, level 2.
0b000111	Translation fault, level 3.
0b001001	Access flag fault, level 1.
0b001010	Access flag fault, level 2.
0b001011	Access flag fault, level 3.
0b001101	Permission fault, level 1.
0b001110	Permission fault, level 2.
0b001111	Permission fault, level 3.
0b010000	Synchronous External abort, not on translation table walk.
0b010001	Synchronous Tag Check fail
0b010100	Synchronous External abort, on translation table walk, level 0.
0b010101	Synchronous External abort, on translation table walk, level 1.
0b010110	Synchronous External abort, on translation table walk, level 2.
0b010111	Synchronous External abort, on translation table walk, level 3.
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0.
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.

Value	Meaning
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.
0b100001	Alignment fault.
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b101100	Page table LC or SC permission violation fault.
0b110000	TLB conflict abort.
0b110001	Unsupported atomic hardware update fault, if the implementation includes x[ ARMv8.1-TTHM]](v8.1.TTHMIA_armv8_architecture_extensions.fm). Otherwise reserved.
0b110100	IMPLEMENTATION DEFINED fault (Lockdown).
0b110101	IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access).
0b111101	Section Domain Fault, used only for faults reported in the PAR_EL1.
0b111110	Page Domain Fault, used only for faults reported in the PAR_EL1.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved.


For more information about the lookup level associated with a fault, see x‘The level associated with MMU faults’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

***an exception from an access to the Morello architecture***




**Bits [24:0]**

Reserved, RES0.

In an implementation that supports Morello architecture, from an Exception level using AArch64, the [CPACR\\_EL1.CEN](#), [CPTR\\_EL2.{CEN, DC}](#) and [CPTR\\_EL3.EC](#) bits control whether Morello instructions and

accesses to Morello System registers are trapped.

**an exception from capability MSR or MRS instruction execution**



**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op2, bits [19:17]**

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op1, bits [16:14]**

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Ct, bits [9:5]**

The Ct value from the issued instruction, the capability register used for the transfer.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.


**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

**an exception from a trapped floating-point exception**



**Bit [24]**

Reserved, RES0.

**TFV, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

Value	Meaning
0b0	The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.
0b1	One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see x'Floating- point exception traps' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

This field resets to an architecturally UNKNOWN value.

**Bits [22:11]**

Reserved, RES0.

**VECITR, bits [10:8]**

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**IDF, bit [7]**

Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Input denormal floating-point exception has not occurred.



Value	Meaning
0b1	Input denormal floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [6:5]

Reserved, RES0.

#### IXF, bit [4]

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Inexact floating-point exception has not occurred.
0b1	Inexact floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### UFF, bit [3]

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Underflow floating-point exception has not occurred.
0b1	Underflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### OFF, bit [2]

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Overflow floating-point exception has not occurred.
0b1	Overflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### DZF, bit [1]

Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the

possible values of this bit are:

Value	Meaning
0b0	Divide by Zero floating-point exception has not occurred.
0b1	Divide by Zero floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### IOF, bit [0]

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:


Value	Meaning
0b0	Invalid Operation floating-point exception has not occurred.
0b1	Invalid Operation floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

In an implementation that supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

#### an SError interrupt



#### IDS, bit [24]

IMPLEMENTATION DEFINED syndrome. Possible values of this bit are:

Value	Meaning
0b0	Bits[23:0] of the ISS field holds the fields described in this encoding. If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are RES0.
0b1	Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt.

This field was previously called ISV.

This field resets to an architecturally UNKNOWN value.

**Bits [23:14]**

Reserved, RES0.

**IESB, bit [13]**

**When ARMv8.2-IESB is implemented:**

Implicit error synchronization event.

Value	Meaning
0b0	The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately.
0b1	The SError interrupt was synchronized by the implicit error synchronization event and taken immediately.

This field is RES0 if the value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension and xARMv8.2-IESB.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**AET, bits [12:10]**

Asynchronous Error Type.

When the RAS Extension is implemented and DFSC is 0b010001, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:

Value	Meaning
0b000	Uncontainable error (UC).
0b001	Unrecoverable error (UEU).
0b010	Restartable error (UEO).
0b011	Recoverable error (UER).
0b110	Corrected error (CE).

All other values are reserved.

If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

**EA, bit [9]**

External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

**Bits [8:6]**

Reserved, RES0.

**DFSC, bits [5:0]**

Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:

Value	Meaning
0b000000	Uncategorized.
0b010001	Asynchronous SError interrupt.

All other values are reserved.

If the RAS Extension is not implemented, this field is RES0.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

***an exception from a Breakpoint or Vector Catch debug exception***



**Bits [24:6]**

Reserved, RES0.

**IFSC, bits [5:0]**

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions:

- For exceptions from AArch64, see x‘Breakpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- For exceptions from AArch32, see x‘Breakpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘Vector Catch exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from a Software Step exception**



**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:

Value	Meaning
0b0	EX bit is RES0.
0b1	EX bit is valid.

See the EX bit description for more information.

This field resets to an architecturally UNKNOWN value.

**Bits [23:7]**

Reserved, RES0.

**EX, bit [6]**

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.

Value	Meaning
0b0	An instruction other than a Load- Exclusive instruction was stepped.
0b1	A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RES0, indicating no syndrome data is available.

This field resets to an architecturally UNKNOWN value.


**IFSC, bits [5:0]**

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Software Step exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile,.

**an exception from a Watchpoint exception**



**Bits [24:14]**

Reserved, RES0.

**Bit [13]**

Reserved, RES0.

**Bits [12:9]**

Reserved, RES0.

**CM, bit [8]**

Cache maintenance. Indicates whether the Watchpoint exception came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Watchpoint exception was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Watchpoint exception was generated by either the execution of a cache maintenance instruction or by a synchronous Watchpoint exception on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

**Bit [7]**

Reserved, RES0.

**WnR, bit [6]**

Write not Read. Indicates whether the Watchpoint exception was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Watchpoint exception caused by an instruction reading from a memory location.
0b1	Watchpoint exception caused by an instruction writing to a memory location.

For Watchpoint exceptions on cache maintenance and address translation instructions, this bit always returns a value of 1.

For Watchpoint exceptions from an atomic instruction, this field is set to 0 if a read of the location would have generated the Watchpoint exception, otherwise it is set to 1.

If multiple watchpoints match on the same access, it is UNPREDICTABLE which watchpoint generates the Watchpoint exception.

This field resets to an architecturally UNKNOWN value.

**DFSC, bits [5:0]**

Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Watchpoint exceptions' in the Arm® Architecture

Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from execution of a Breakpoint instruction**



**Bits [24:16]**

Reserved, RES0.


**Comment, bits [15:0]**

Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Breakpoint instruction exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from a Pointer Authentication instruction when HCR\_EL2.API == 0 || SCR\_EL3.API == 0**




**Bits [24:0]**

Reserved, RES0.

For more information about generating these exceptions, see:

- HCR\_EL2.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL2.
- SCR\_EL3.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL3.

**an exception from a Pointer Authentication instruction authentication failure**



**Bits [24:2]**

Reserved, RES0.

**Bit [1], bit [1]**

This field indicates whether the exception is as a result of an Instruction key or a Data key.

Value	Meaning
0b0	Instruction Key.
0b1	Data Key.

This field resets to an architecturally UNKNOWN value.

**Bit [0], bit [0]**

This field indicates whether the exception is as a result of an A key or a B key.

Value	Meaning
0b0	A key.
0b1	B key.

This field resets to an architecturally UNKNOWN value.

The following instructions generate an exception when the Pointer Authentication Code (PAC) is incorrect:

- AUTIASP, AUTIAZ, AUTIA1716.
- AUTIBSP, AUTIBZ, AUTIB1716.
- AUTIA, AUTDA, AUTIB, AUTDB.
- AUTIZA, AUTIZB, AUTDZA, AUTDZB.

It is IMPLEMENTATION DEFINED whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a translation fault when the address is accessed:

- RETAA, RETAB.
- BRAA, BRAB, BLRAA, BLRAB.
- BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETAA, ERETAB.
- LDRAA, LDRAB, whether the authenticated address is written back to the base register or not.

## Accessing the ESR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic ESR\_EL1 or ESR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name ESR\_EL1

The assembler syntax is:

```
MRS <Xt>, ESR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRMV == '1' then
12        AArch64.SystemAccessTrap(EL2, 0x18);
13    else
14        return ESR_EL1;
15 elseif PSTATE.EL == EL2 then
16     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17         if TargetELForCapabilityExceptions() == EL2 then
18             AArch64.SystemAccessTrap(EL2, 0x18);

```



Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

19     else
20         AArch64.SystemAccessTrap(EL3, 0x18);
21     elsif HCR_EL2.E2H == '1' then
22         return ESR_EL2;
23     else
24         return ESR_EL1;
25 elsif PSTATE.EL == EL3 then
26     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27         AArch64.SystemAccessTrap(EL3, 0x18);
28     else
29         return ESR_EL1;

```

**Write using name ESR\_EL1**

The assembler syntax is:

MSR ESR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elsif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11    elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
12        AArch64.SystemAccessTrap(EL2, 0x18);
13    else
14        ESR_EL1 = X[t];
15 elsif PSTATE.EL == EL2 then
16     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17         if TargetELForCapabilityExceptions() == EL2 then
18             AArch64.SystemAccessTrap(EL2, 0x18);
19         else
20             AArch64.SystemAccessTrap(EL3, 0x18);
21     elsif HCR_EL2.E2H == '1' then
22         ESR_EL2 = X[t];
23     else
24         ESR_EL1 = X[t];
25 elsif PSTATE.EL == EL3 then
26     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27         AArch64.SystemAccessTrap(EL3, 0x18);
28     else
29         ESR_EL1 = X[t];

```

**Read using name ESR\_EL12**

The assembler syntax is:

MRS <Xt>, ESR\_EL12

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0010	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8             if TargetELForCapabilityExceptions() == EL2 then
9                 AArch64.SystemAccessTrap(EL2, 0x18);
10            else
11                AArch64.SystemAccessTrap(EL3, 0x18);
12            else
13                return ESR_EL1;
14        else
15            UNDEFINED;
16 elseif PSTATE.EL == EL3 then
17     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19             AArch64.SystemAccessTrap(EL3, 0x18);
20         else
21             return ESR_EL1;
22     else
23         UNDEFINED;
  
```

Write using name *ESR\_EL12*

The assembler syntax is:

MSR ESR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0010	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8             if TargetELForCapabilityExceptions() == EL2 then
9                 AArch64.SystemAccessTrap(EL2, 0x18);
10            else
11                AArch64.SystemAccessTrap(EL3, 0x18);
12            else
13                ESR_EL1 = X[t];
14        else
15            UNDEFINED;
16 elseif PSTATE.EL == EL3 then
17     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19             AArch64.SystemAccessTrap(EL3, 0x18);
20         else
21             ESR_EL1 = X[t];
22     else
23         UNDEFINED;
  
```

### Read using name ESR\_EL2

The assembler syntax is:

```
MRS <Xt>, ESR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            return ESR_EL2;
13 elseif PSTATE.EL == EL3 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         AArch64.SystemAccessTrap(EL3, 0x18);
16     else
17         return ESR_EL2;
```

### Write using name ESR\_EL2

The assembler syntax is:

```
MSR ESR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            ESR_EL2 = X[t];
13 elseif PSTATE.EL == EL3 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         AArch64.SystemAccessTrap(EL3, 0x18);
16     else
17         ESR_EL2 = X[t];
```

*Chapter 3. Register definitions*  
*3.2. Alphabetical list of registers*

### 3.2.26 ESR\_EL2, Exception Syndrome Register (EL2)

The ESR\_EL2 characteristics are:

#### Purpose

Holds syndrome information for an exception taken to EL2.

#### Attributes

ESR\_EL2 is a 64-bit register.

#### Configuration


If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register ESR\_EL2[31:0] is architecturally mapped to AArch32 System register HSR[31:0].

#### Field descriptions

The ESR\_EL2 bit assignments are:



ESR\_EL2 is made UNKNOWN as a result of an exception return from EL2.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL2, the value of ESR\_EL2 is UNKNOWN. The value written to ESR\_EL2 must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

#### Bits [63:32]

Reserved, RES0.

#### EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.

For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

Value	Meaning	Link	Applies
0b000000	Unknown reason.	<a href="#">ISS</a> - exceptions with an unknown reason	
0b000001	Trapped WFI or WFE instruction execution. Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.	<a href="#">ISS</a> - an exception from a WFI or WFE instruction	

Value	Meaning	Link	Applies
0b000011	Trapped MCR or MRC access with (coproc==0b1111) that is not reported using EC 0b000000.	<a href="#">ISS</a> - an exception from an MCR or MRC access	
0b000100	Trapped MCRR or MRRC access with (coproc==0b1111) that is not reported using EC 0b000000.	<a href="#">ISS</a> - an exception from an MCRR or MRRC access	
0b000101	Trapped MCR or MRC access with (coproc==0b1110).	<a href="#">ISS</a> - an exception from an MCR or MRC access	
0b000110	Trapped LDC or STC access. The only architected uses of these instruction are: <ul style="list-style-type: none"> <li>• An STC to write data to memory from DBGDTRRXint.</li> <li>• An LDC to read data from memory to DBGDTRTXint.</li> </ul>	<a href="#">ISS</a> - an exception from an LDC or STC instruction	
0b000111	Access to SVE, Advanced SIMD, or floating-point functionality trapped by <a href="#">CPACR_EL1.FPEN</a> , <a href="#">CPTR_EL2.FPEN</a> , <a href="#">CPTR_EL2.TFP</a> , or <a href="#">CPTR_EL3.TFP</a> control. Excludes exceptions resulting from <a href="#">CPACR_EL1</a> when the value of <a href="#">HCR_EL2.TGE</a> is 1, or because SVE or Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in 'EC encodings when routing exceptions to EL2' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D1.10.4.	<a href="#">ISS</a> - an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from <a href="#">CPACR_EL1.FPEN</a> , <a href="#">CPTR_EL2.FPEN</a> or <a href="#">CPTR_ELx.TFP</a>	
0b001000	Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.	<a href="#">ISS</a> - an exception from an MCR or MRC access	
0b001100	Trapped MRRC access with (coproc==0b1110).	<a href="#">ISS</a> - an exception from an MCRR or MRRC access	
0b001110	Illegal Execution state.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b010001	SVC instruction execution in AArch32 state. This is reported in <a href="#">ESR_EL2</a> only when the exception is generated because the value of <a href="#">HCR_EL2.TGE</a> is 1.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	
0b010010	HVC instruction execution in AArch32 state, when HVC is not disabled.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	

Value	Meaning	Link	Applies
0b010011	SMC instruction execution in AArch32 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	<a href="#">ISS</a> - an exception from SMC instruction execution in AArch32 state	
0b010101	SVC instruction execution in AArch64 state.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	
0b010110	HVC instruction execution in AArch64 state, when HVC is not disabled.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	
0b010111	SMC instruction execution in AArch64 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	<a href="#">ISS</a> - an exception from SMC instruction execution in AArch64 state	
0b011000	Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001, 0b000111 or 0b101010. If xARMv8.0-CSV2 is implemented, also Cache Speculation Variant exceptions. If xARMv8.2-EVT is implemented, also traps for EL1 and EL0 Cache controls. This includes all instructions that cause exceptions that are part of the encoding space defined in 'System instruction class encoding overview' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section C5.2.2, except for those exceptions reported using EC values 0b000000, 0b000001, or 0b000111.	<a href="#">ISS</a> - an exception from MSR, MRS, or System instruction execution in AArch64 state	
0b011001	Access to SVE functionality trapped as a result of CPACR_EL1.ZEN, CPTR_EL2.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ, that is not reported using EC 0b000000. This EC is defined only if xSVE is implemented.	<a href="#">ISS</a> - an exception from an access to SVE functionality, resulting from CPACR_EL1.ZEN, CPTR_EL2.ZEN, CPTR_EL2.TZ, or CPTR_EL3.EZ	
0b100000	Instruction Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from an Instruction Abort	

Value	Meaning	Link	Applies
0b100001	Instruction Abort taken without a change in Exception level. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from an Instruction Abort	
0b100010	PC alignment fault exception.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b100100	Data Abort from a lower Exception level, excluding Data Aborts taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support. These Data Aborts might be generated from Exception levels using AArch32 or AArch64. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from a Data Abort	
0b100101	Data Abort without a change in Exception level, or Data Aborts taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from a Data Abort	
0b100110	SP alignment fault exception.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b101000	Trapped floating-point exception taken from AArch32 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	<a href="#">ISS</a> - an exception from a trapped floating-point exception	



Value	Meaning	Link	Applies
0b101001	Access to the Morello architecture trapped as a result of <a href="#">CPACR_EL1.CEN</a> , <a href="#">CPTR_EL2.CEN</a> , <a href="#">CPTR_EL2.TC</a> , or <a href="#">CPTR_EL3.EC</a> .	<a href="#">ISS</a> - an exception from an access to the Morello architecture	When Morello is implemented
0b101010	Trapped capability MSR or MRS instruction execution. This EC value is valid if Morello architecture is implemented, otherwise it is reserved. Used for trapped accesses to capability System registers via MSR or MRS instructions.	<a href="#">ISS</a> - an exception from capability MSR or MRS instruction execution	When Morello is implemented
0b101100	Trapped floating-point exception taken from AArch64 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	<a href="#">ISS</a> - an exception from a trapped floating-point exception	
0b101111	SError interrupt.	<a href="#">ISS</a> - an SError interrupt	
0b110000	Breakpoint exception from a lower Exception level, that might be using AArch32 or AArch64.	<a href="#">ISS</a> - an exception from a Breakpoint or Vector Catch debug exception	
0b110001	Breakpoint exception taken without a change in Exception level.	<a href="#">ISS</a> - an exception from a Breakpoint or Vector Catch debug exception	
0b110010	Software Step exception from a lower Exception level, that might be using AArch32 or AArch64.	<a href="#">ISS</a> - an exception from a Software Step exception	
0b110011	Software Step exception taken without a change in Exception level.	<a href="#">ISS</a> - an exception from a Software Step exception	
0b110100	Watchpoint from a lower Exception level, excluding Watchpoint Exceptions taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support. These Watchpoint Exceptions might be generated from Exception levels using AArch32 or AArch64	<a href="#">ISS</a> - an exception from a Watchpoint exception	
0b110101	Watchpoint exceptions without a change in Exception level, or Watchpoint exceptions taken to EL2 as a result of accesses generated associated with VNCR_EL2 as part of nested virtualization support.	<a href="#">ISS</a> - an exception from a Watchpoint exception	
0b111000	BKPT instruction execution in AArch32 state.	<a href="#">ISS</a> - an exception from execution of a Breakpoint instruction	

Value	Meaning	Link	Applies
0b111010	Vector Catch exception from AArch32 state. The only case where a Vector Catch exception is taken to an Exception level that is using AArch64 is when the exception is routed to EL2 and EL2 is using AArch64.	<a href="#">ISS</a> - an exception from a Breakpoint or Vector Catch debug exception	
0b111100	BRK instruction execution in AArch64 state. This is reported in <a href="#">ESR_EL3</a> only if a BRK instruction is executed.	<a href="#">ISS</a> - an exception from execution of a Breakpoint instruction	

All other EC values are reserved by Arm, and:

- Unused values in the range 0b000000 - 0b101100 (0x00 - 0x2C) are reserved for future use for synchronous exceptions.
- Unused values in the range 0b101101 - 0b111111 (0x2D - 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is **CONSTRAINED UNPREDICTABLE**, as described in 'Reserved values in System and memory-mapped registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11.

This field resets to an architecturally **UNKNOWN** value.

### **IL, bit [25]**

Instruction Length for synchronous exceptions. Possible values of this bit are:

Value	Meaning
0b0	16-bit instruction trapped.
0b1	32-bit instruction trapped. This value is also used when the exception is one of the following: <ul style="list-style-type: none"> <li>• An SError interrupt.</li> <li>• An Instruction Abort exception.</li> <li>• A PC alignment fault exception.</li> <li>• An SP alignment fault exception.</li> <li>• A Data Abort exception for which the value of the ISV bit is 0.</li> <li>• An Illegal Execution state exception.</li> <li>• Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning:               <ul style="list-style-type: none"> <li>– 0b0: 16-bit T32 BKPT instruction.</li> <li>– 0b1: 32-bit A32 BKPT instruction or A64 BRK instruction.</li> </ul> </li> <li>• An exception reported using EC value 0b000000.</li> </ul>

This field resets to an architecturally UNKNOWN value.

**ISS, bits [24:0]**

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.


Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number. For an exception taken from AArch32 state, x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not UNPREDICTABLE, the field takes the value 0b11111.
- If the instruction that generated the exception was UNPREDICTABLE, the field takes an UNKNOWN value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b11111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RES0.

**exceptions with an unknown reason**



**Bits [24:0]**

Reserved, RES0.

When an exception is reported using this EC code the IL field is set to 1.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction or that is not accessible at the current Exception level and Security state, including:
  - A read access using a System register pattern that is not allocated for reads or that does not permit reads at the current Exception level and Security state.
  - A write access using a System register pattern that is not allocated for writes or that does not permit writes at the current Exception level and Security state.
  - Instruction encodings that are unallocated.
  - Instruction encodings for instructions that are not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is not accessible in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is not accessible in Non-debug state.
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR\_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR\_EL2.HCD or SCR\_EL3.HCE.
  - An SMC instruction when disabled by SCR\_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS instruction to access [SP\\_ELO](#) when the value of SPSel.SP is 0.

- Attempted execution, in Debug state, of:
  - A DCPS1 instruction when the value of HCR\_EL2.TGE is 1 and EL2 is disabled or not implemented in the current Security state.
  - A DCPS2 instruction from EL1 or EL0 when EL2 is disabled or not implemented in the current Security state.
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13\_mon. See x‘Traps to EL3 of monitor functionality from Secure EL1 using AArch32’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MRS (banked register) or an MSR (banked register) instruction to SPSR\_mon, SP\_mon, or LR\_mon.
- An exception that is taken to EL2 because the value of HCR\_EL2.TGE is 1 that, if the value of HCR\_EL2.TGE was 0 would have been reported with an ESR\_ELx.EC value of 0b000111.
- When SVE is not implemented, attempted execution of:
  - An SVE instruction.
  - An MSR or MRS instruction to access ZCR\_EL1, ZCR\_EL2, or ZCR\_EL3.

**an exception from a WFI or WFE instruction**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.

- With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**Bits [19:1]**

Reserved, RES0.

**TI, bit [0]**

Trapped instruction. Possible values of this bit are:


Value	Meaning
0b0	WFI trapped.
0b1	WFE trapped.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

**an exception from an MCR or MRC access**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### **COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### **Opc2, bits [19:17]**

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

This field resets to an architecturally UNKNOWN value.

#### **Opc1, bits [16:14]**

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

This field resets to an architecturally UNKNOWN value.

#### **CRn, bits [13:10]**

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### **Rt, bits [9:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### **CRm, bits [4:1]**

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

This field resets to an architecturally UNKNOWN value.

### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCR instruction.
0b1	Read from System register space. MRC or VMRS instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000011:

- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, EL0PCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU} for execution of cache maintenance instructions at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1 or CPACR using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.EL1PCEN, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL3.TCPAC, for accesses to CPACR from EL1 and EL2, and accesses to HCPTR from EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- See x‘Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile for information on other traps using EC value 0b000011.


The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- [CPACR\\_EL1.TTA](#) for accesses to trace registers, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- [MDSCR\\_EL1.TDCC](#), for accesses to the Debug Communications Channel (DCC) registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- [HCR\\_EL2.TID0](#), for accesses to the JIDR register in the ID group 0 at EL0 and EL1 using AArch32, MRC access (coproc == 0b1110) trapped to EL2.
- [CPTR\\_EL2.TTA](#), for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDRA](#), for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDOSA](#), for accesses to powerdown debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [MDCR\\_EL2.TDA](#), for accesses to other debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- [CPTR\\_EL3.TTA](#), for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- [MDCR\\_EL3.TDOSA](#), for accesses to powerdown debug registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- [MDCR\\_EL3.TDA](#), for accesses to other debug registers, using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b001000:

- [HCR\\_EL2.TID0](#), for accesses to the FPSID register in ID group 0 at EL1 using AArch32 state, VMRS access trapped to EL2.
- [HCR\\_EL2.TID3](#), for accesses to registers in ID group 3 including MVFR0, MVFR1 and MVFR2, VMRS access trapped to EL2.

**an exception from an MCRR or MRRC access**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and



only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### **Opc1, bits [19:16]**

The Opc1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### **Bit [15]**

Reserved, RES0.

#### **Rt2, bits [14:10]**

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### **Rt, bits [9:5]**

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

#### **CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### **Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCRR instruction.
0b1	Read from System register space. MRRC instruction.

This field resets to an architecturally UNKNOWN value.


The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000100:

- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, ELOPCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{CR, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.{EN}, for accesses to Activity Monitors registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- CPACR\_EL1.TTA for accesses to trace registers using MCR or MRC instructions, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers DBGDSAR and DBGDRAR at EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for traps to powerdown debug registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.

#### **an exception from an LDC or STC instruction**



#### **CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

#### imm8, bits [19:12]

The immediate value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

#### Bits [11:10]

Reserved, RES0.

#### Rn, bits [9:5]

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

#### Offset, bit [4]

Indicates whether the offset is added or subtracted:

Value	Meaning
0b0	Subtract offset.
0b1	Add offset.

This bit corresponds to the U bit in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### AM, bits [3:1]

Addressing mode. The permitted values of this field are:

Value	Meaning
0b000	Immediate unindexed.
0b001	Immediate post-indexed.
0b010	Immediate offset.
0b011	Immediate pre-indexed.
0b100	For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
0b110	For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONstrained UNPREDICTABLE, as described in ‘Reserved values in System and memory-mapped registers and translation table entries’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to memory. STC instruction.
0b1	Read from memory. LDC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe the configuration settings for the traps that are reported using EC value 0b000110:

- MDSR\_EL1.TDCC, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to

- DBGDTRRXint trapped to EL1 or EL2.
- MDCR\_EL2.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL2.
  - MDCR\_EL3.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL3.

**an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR\_EL1.FPEN, CPTR\_EL2.FPEN or CPTR\_ELx.TFP**



The accesses covered by this trap include:

- Execution of SVE or Advanced SIMD and floating-point instructions.
- Accesses to the Advanced SIMD and floating-point System registers.

For an implementation that does not include either SVE or support for floating-point and Advanced SIMD, the exception is reported using the EC value 0b000000.

#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

#### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.

- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.


**Bits [19:0]**

Reserved, RES0.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- CPACR\_EL1.FPEN, for accesses to SIMD and floating-point registers trapped to EL1.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL2.
- CPTR\_EL2.TFP, for accesses to SIMD and floating-point registers trapped to EL3.

***an exception from an access to SVE functionality, resulting from CPACR\_EL1.ZEN, CPTR\_EL2.ZEN, CPTR\_EL2.TZ, or CPTR\_EL3.EZ***



**Bits [24:0]**

**When SVE is implemented:**

Reserved, RES0.

**Otherwise:**


RES0

The accesses covered by this trap include:

- Execution of SVE instructions.
- Accesses to the SVE system registers, ZCR\_ELx and ID\_AA64ZFR0\_EL1.

For an implementation that does not include SVE, the exception is reported using the EC value 0b000000.

***an exception from an Illegal Execution state, or a PC or SP alignment fault***




**Bits [24:0]**

Reserved, RES0.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. For more information about these exceptions see x‘The Illegal Execution state exception’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘PC alignment checking’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

x‘Stack pointer alignment checking’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the configuration settings for generating SP alignment fault exceptions.

***an exception from HVC or SVC instruction execution***



**Bits [24:16]**

Reserved, RES0.

**imm16, bits [15:0]**

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.


This field resets to an architecturally UNKNOWN value.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see x‘SVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘HVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

For A64 instructions, see x‘SVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘HVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from SMC instruction execution in AArch32 state**



For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RES0.

For an SMC instruction that is trapped to EL2 from EL1 because HCR\_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

This field resets to an architecturally UNKNOWN value.

**CCKNOWNPASS, bit [19]**

Indicates whether the instruction might have failed its condition code check.

Value	Meaning
0b0	The instruction was unconditional, or was conditional and passed its condition code check.
0b1	The instruction was conditional, and might have failed its condition code check.

In an implementation in which an SMC instruction that fails its code check is not trapped, this field can always return the value 0.

This field resets to an architecturally UNKNOWN value.


**Bits [18:0]**

Reserved, RES0.

HCR\_EL2.TSC describes the configuration settings for trapping SMC instructions to EL2.

See x‘System calls’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the case where these exceptions are trapped to EL3.

***an exception from SMC instruction execution in AArch64 state***





**Bits [24:16]**

Reserved, RES0.

**imm16, bits [15:0]**

The value of the immediate field from the issued SMC instruction.

This field resets to an architecturally UNKNOWN value.


The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

HCR\_EL2.TSC describes the configuration settings for trapping SMC from EL1 modes.

x‘System calls’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the case where these exceptions are trapped to EL3.

**an exception from MSR, MRS, or System instruction execution in AArch64 state**



**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op2, bits [19:17]**

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op1, bits [16:14]**

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

For exceptions caused by System instructions, see x‘System’ subsection of ‘Branches, exception generating and System instructions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile for the encoding values returned by an instruction.

The following fields describe configuration settings for generating the exception that is reported using EC value 0b011000:

- SCTLR\_EL1.UCI, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UCT, for accesses to CTR\_EL0 using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.DZE, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UMA, for accesses to the PSTATE interrupt masks using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CPACR\_EL1.TTA, for accesses to the trace registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to the Performance Monitor registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TDZ, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU}, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register, ACTLR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID group 1, ID group 2 or ID group 3 registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TTRF, for accesses to the trace filter register, TRFCR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.


- MDCR\_EL2.TDRA, for accesses to Debug ROM registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDA, for accesses to debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.APK, for accesses to Pointer authentication key registers. using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{NV, NV1}, for Nested virtualization register access, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.AT, for execution of AT S1E\* instructions, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access, trapped to EL2.
- SCR\_EL3.APK, for accesses to Pointer authentication key registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.ST, for accesses to the Counter-timer Physical Secure timer registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TCPAC, for accesses to CPTR\_EL2 and CPACR\_EL1 using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TTRF, for accesses to the filter trace control registers, TRFCR\_EL1 and TRFCR\_EL2, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDA, for accesses to debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access, trapped to EL3.
- If xARMv8.2-EVT is implemented, HCR\_EL2.{TTLBOS, TTLBIS, TICAB, TOCU, TID4} and HCR2.{TTLBIS, TICAB, TOCU, TID4} control traps for EL1 and EL0 Cache controls that use this EC value.

**an IMPLEMENTATION DEFINED exception to EL3**



IMPLEMENTATION DEFINED, bits [24:0] IMPLEMENTATION DEFINED

**an exception from an Instruction Abort**



**Bits [24:13]**

Reserved, RES0.

**SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and IFSC is 0b010000, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the IFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

**FnV, bit [10]**

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

**EA, bit [9]**

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

**Bit [8]**

Reserved, RES0.

**S1PTW, bit [7]**

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

This field resets to an architecturally UNKNOWN value.

**Bit [6]**

Reserved, RES0.

**IFSC, bits [5:0]**

Instruction Fault Status Code. Possible values of this field are:

Value	Meaning
0b000000	Address size fault, level 0 of translation or translation table base register
0b000001	Address size fault, level 1
0b000010	Address size fault, level 2
0b000011	Address size fault, level 3
0b000100	Translation fault, level 0
0b000101	Translation fault, level 1
0b000110	Translation fault, level 2
0b000111	Translation fault, level 3
0b001001	Access flag fault, level 1
0b001010	Access flag fault, level 2
0b001011	Access flag fault, level 3
0b001101	Permission fault, level 1
0b001110	Permission fault, level 2
0b001111	Permission fault, level 3
0b010000	Synchronous External abort, not on translation table walk
0b010100	Synchronous External abort, on translation table walk, level 0
0b010101	Synchronous External abort, on translation table walk, level 1
0b010110	Synchronous External abort, on translation table walk, level 2
0b010111	Synchronous External abort, on translation table walk, level 3
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1

Value	Meaning
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b110000	TLB conflict abort
0b110001	Unsupported atomic hardware update fault, if the implementation includes x[ ARMv8.1-TTHM]](v8.1.TTHMIA_armv8_architecture_extensions.fm). Otherwise reserved.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved. Armv8.2 requires the implementation of the RAS Extension.


For more information about the lookup level associated with a fault, see x‘The level associated with MMU faults’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

**an exception from a Data Abort**



**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

Value	Meaning
0b0	No valid instruction syndrome. ISS[23:14] are RES0.
0b1	ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR\_EL2 except the following stage 2 aborts:

- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111, including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive, excluding those with writeback and excluding accesses of a capability).

- AArch32 instructions where the instruction:
  - Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
  - Is not performing register writeback.
  - Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR\_EL1 or ESR\_EL3.

When the RAS Extension is implemented, ISV is 0 for any synchronous External abort.

For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

When the RAS Extension is not implemented, the value of ISV on a synchronous External abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

This field resets to an architecturally UNKNOWN value.

**SAS, bits [23:22]**

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

Value	Meaning
0b00	Byte
0b01	Halfword
0b10	Word
0b11	Doubleword

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SSE, bit [21]**

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

Value	Meaning
0b0	Sign-extension not required.
0b1	Data item must be sign-extended.

For all other operations this bit is 0.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SRT, bits [20:16]**

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### **SF, bit [15]**

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction loads/stores a 32-bit wide register.
0b1	Instruction loads/stores a 64-bit wide register.

This field specifies the register width identified by the instruction, not the Execution state.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### **AR, bit [14]**

Acquire/Release. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction did not have acquire/release semantics.
0b1	Instruction did have acquire/release semantics.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### **Bit [13]**

Reserved, RES0.

#### **SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and DFSC is 0b010000, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).



All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

#### **FnV, bit [10]**

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is valid only if the DFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

#### **EA, bit [9]**

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### **CM, bit [8]**

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Data Abort was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

#### **S1PTW, bit [7]**

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.

Value	Meaning
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

This field resets to an architecturally UNKNOWN value.

#### WnR, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Abort caused by an instruction reading from a memory location.
0b1	Abort caused by an instruction writing to a memory location.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read of the address specified by the instruction would have generated the fault which is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2 aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.

For Page table LC or SC permission violation faults from an atomic instruction that both reads and writes a valid capability from a memory location, this bit is set to 1 if a write of a valid capability from the memory location would have generated the fault which is being reported, otherwise it is set to 0.

This field is UNKNOWN for:

- An External abort on an Atomic access.
- A fault reported using a DFSC value of 0b110101 or 0b110001, indicating an unsupported Exclusive or atomic access.

This field resets to an architecturally UNKNOWN value.

#### DFSC, bits [5:0]

Data Fault Status Code. Possible values of this field are:

Value	Meaning
0b000000	Address size fault, level 0 of translation or translation table base register.
0b000001	Address size fault, level 1.
0b000010	Address size fault, level 2.
0b000011	Address size fault, level 3.
0b000100	Translation fault, level 0.
0b000101	Translation fault, level 1.
0b000110	Translation fault, level 2.
0b000111	Translation fault, level 3.

Value	Meaning
0b001001	Access flag fault, level 1.
0b001010	Access flag fault, level 2.
0b001011	Access flag fault, level 3.
0b001101	Permission fault, level 1.
0b001110	Permission fault, level 2.
0b001111	Permission fault, level 3.
0b010000	Synchronous External abort, not on translation table walk.
0b010001	Synchronous Tag Check fail
0b010100	Synchronous External abort, on translation table walk, level 0.
0b010101	Synchronous External abort, on translation table walk, level 1.
0b010110	Synchronous External abort, on translation table walk, level 2.
0b010111	Synchronous External abort, on translation table walk, level 3.
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0.
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.
0b100001	Alignment fault.
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b101100	Page table LC or SC permission violation fault.
0b110000	TLB conflict abort.
0b110001	Unsupported atomic hardware update fault, if the implementation includes x[ ARMv8.1-TTHM]](v8.1.TTHM A_armv8_architecture_extensions.fm). Otherwise reserved.
0b110100	IMPLEMENTATION DEFINED fault (Lockdown).
0b110101	IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access).
0b111101	Section Domain Fault, used only for faults reported in the PAR_EL1.
0b111110	Page Domain Fault, used only for faults reported in the PAR_EL1.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved.


For more information about the lookup level associated with a fault, see x‘The level associated with MMU faults’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

**an exception from an access to the Morello architecture**




**Bits [24:0]**

Reserved, RES0.

In an implementation that supports Morello architecture, from an Exception level using AArch64, the [CPACR\\_EL1.CEN](#), [CPTR\\_EL2.{CEN, DC}](#) and [CPTR\\_EL3.EC](#) bits control whether Morello instructions and accesses to Morello System registers are trapped.

**an exception from capability MSR or MRS instruction execution**



**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op2, bits [19:17]**

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op1, bits [16:14]**

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Ct, bits [9:5]**

The Ct value from the issued instruction, the capability register used for the transfer.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.


**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

**an exception from a trapped floating-point exception**



**Bit [24]**

Reserved, RES0.

**TFV, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

Value	Meaning
0b0	The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.
0b1	One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see x‘Floating- point exception traps’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

This field resets to an architecturally UNKNOWN value.

**Bits [22:11]**

Reserved, RES0.

### **VECITR, bits [10:8]**

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

### **IDF, bit [7]**

Input Denormal floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Input denormal floating-point exception has not occurred.
0b1	Input denormal floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

### **Bits [6:5]**

Reserved, RES0.

### **IXF, bit [4]**

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Inexact floating-point exception has not occurred.
0b1	Inexact floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

### **UFF, bit [3]**

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Underflow floating-point exception has not occurred.
0b1	Underflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

### **OFF, bit [2]**

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Overflow floating-point exception has not occurred.
0b1	Overflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

**DZF, bit [1]**

Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Divide by Zero floating-point exception has not occurred.
0b1	Divide by Zero floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

**IOF, bit [0]**

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:


Value	Meaning
0b0	Invalid Operation floating-point exception has not occurred.
0b1	Invalid Operation floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

In an implementation that supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

**an SError interrupt**



**IDS, bit [24]**

IMPLEMENTATION DEFINED syndrome. Possible values of this bit are:

Value	Meaning
0b0	Bits[23:0] of the ISS field holds the fields described in this encoding. If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are RES0.
0b1	Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt.

This field was previously called ISV.

This field resets to an architecturally UNKNOWN value.

**Bits [23:14]**

Reserved, RES0.

**IESB, bit [13]**

**When ARMv8.2-IESB is implemented:**

Implicit error synchronization event.

Value	Meaning
0b0	The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately.
0b1	The SError interrupt was synchronized by the implicit error synchronization event and taken immediately.

This field is RES0 if the value returned in the DFSC field is not 0b010001.

Arm v8.2 requires the implementation of the RAS Extension and xARMv8.2-IESB.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**AET, bits [12:10]**

Asynchronous Error Type.

When the RAS Extension is implemented and DFSC is 0b010001, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:

Value	Meaning
0b000	Uncontainable error (UC).
0b001	Unrecoverable error (UEU).
0b010	Restartable error (UEO).
0b011	Recoverable error (UER).
0b110	Corrected error (CE).



All other values are reserved.

If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

**EA, bit [9]**

External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

**Bits [8:6]**

Reserved, RES0.

**DFSC, bits [5:0]**

Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:

Value	Meaning
0b000000	Uncategorized.
0b010001	Asynchronous SError interrupt.

All other values are reserved.

If the RAS Extension is not implemented, this field is RES0.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

***an exception from a Breakpoint or Vector Catch debug exception***



**Bits [24:6]**

Reserved, RES0.

**IFSC, bits [5:0]**

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions:

- For exceptions from AArch64, see x‘Breakpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- For exceptions from AArch32, see x‘Breakpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘Vector Catch exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from a Software Step exception**



**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:

Value	Meaning
0b0	EX bit is RES0.
0b1	EX bit is valid.

See the EX bit description for more information.

This field resets to an architecturally UNKNOWN value.

**Bits [23:7]**

Reserved, RES0.

**EX, bit [6]**

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.

Value	Meaning
0b0	An instruction other than a Load- Exclusive instruction was stepped.
0b1	A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RES0, indicating no syndrome data is available.

This field resets to an architecturally UNKNOWN value.

**IFSC, bits [5:0]**


Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Software Step exceptions’ in the Arm® Architecture

Reference Manual, Armv8, for Armv8-A architecture profile,.

**an exception from a Watchpoint exception**



**Bits [24:14]**

Reserved, RES0.

**Bit [13]**

Reserved, RES0.

**Bits [12:9]**

Reserved, RES0.

**CM, bit [8]**

Cache maintenance. Indicates whether the Watchpoint exception came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Watchpoint exception was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Watchpoint exception was generated by either the execution of a cache maintenance instruction or by a synchronous Watchpoint exception on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

**Bit [7]**

Reserved, RES0.

**WnR, bit [6]**

Write not Read. Indicates whether the Watchpoint exception was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Watchpoint exception caused by an instruction reading from a memory location.
0b1	Watchpoint exception caused by an instruction writing to a memory location.

For Watchpoint exceptions on cache maintenance and address translation instructions, this bit always returns a value of 1.

For Watchpoint exceptions from an atomic instruction, this field is set to 0 if a read of the location would have

generated the Watchpoint exception, otherwise it is set to 1.

If multiple watchpoints match on the same access, it is UNPREDICTABLE which watchpoint generates the Watchpoint exception.

This field resets to an architecturally UNKNOWN value.


**DFSC, bits [5:0]**

Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Watchpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from execution of a Breakpoint instruction**



**Bits [24:16]**

Reserved, RES0.


**Comment, bits [15:0]**

Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Breakpoint instruction exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from a Pointer Authentication instruction when HCR\_EL2.API == 0 || SCR\_EL3.API == 0**




**Bits [24:0]**

Reserved, RES0.

For more information about generating these exceptions, see:

- HCR\_EL2.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL2.
- SCR\_EL3.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL3.

**an exception from a Pointer Authentication instruction authentication failure**



**Bits [24:2]**

Reserved, RES0.

**Bit [1], bit [1]**

This field indicates whether the exception is as a result of an Instruction key or a Data key.

Value	Meaning
0b0	Instruction Key.
0b1	Data Key.

This field resets to an architecturally UNKNOWN value.

**Bit [0], bit [0]**

This field indicates whether the exception is as a result of an A key or a B key.

Value	Meaning
0b0	A key.
0b1	B key.

This field resets to an architecturally UNKNOWN value.

The following instructions generate an exception when the Pointer Authentication Code (PAC) is incorrect:

- AUTIASP, AUTIAZ, AUTIA1716.
- AUTIBSP, AUTIBZ, AUTIB1716.
- AUTIA, AUTDA, AUTIB, AUTDB.
- AUTIZA, AUTIZB, AUTDZA, AUTDZB.

It is IMPLEMENTATION DEFINED whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a translation fault when the address is accessed:

- RETAA, RETAB.
- BRAA, BRAB, BLRAA, BLRAB.
- BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETA, ERETAB.
- LDRAA, LDRAB, whether the authenticated address is written back to the base register or not.

**Accessing the ESR\_EL2**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic ESR\_EL2 or ESR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

**Read using name ESR\_EL2**

The assembler syntax is:

```
MRS <Xt>, ESR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

2      UNDEFINED;
3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7          if TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         else
12             return ESR_EL2;
13  elif PSTATE.EL == EL3 then
14      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15          AArch64.SystemAccessTrap(EL3, 0x18);
16      else
17          return ESR_EL2;

```

**Write using name ESR\_EL2**

The assembler syntax is:

MSR ESR\_EL2, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7          if TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         else
12             ESR_EL2 = X[t];
13  elif PSTATE.EL == EL3 then
14      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15          AArch64.SystemAccessTrap(EL3, 0x18);
16      else
17          ESR_EL2 = X[t];

```

**Read using name ESR\_EL1**

The assembler syntax is:

MRS <Xt>, ESR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

Accessibility:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRVM == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x18);
13         else
14             return ESR_EL1;
15     elsif PSTATE.EL == EL2 then
16         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17             if TargetELForCapabilityExceptions() == EL2 then
18                 AArch64.SystemAccessTrap(EL2, 0x18);
19             else
20                 AArch64.SystemAccessTrap(EL3, 0x18);
21             elsif HCR_EL2.E2H == '1' then
22                 return ESR_EL2;
23             else
24                 return ESR_EL1;
25     elsif PSTATE.EL == EL3 then
26         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27             AArch64.SystemAccessTrap(EL3, 0x18);
28         else
29             return ESR_EL1;

```

**Write using name ESR\_EL1**

The assembler syntax is:

MSR ESR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0010	0b000

**Accessibility:**

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x18);
13         else
14             ESR_EL1 = X[t];
15     elsif PSTATE.EL == EL2 then
16         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17             if TargetELForCapabilityExceptions() == EL2 then
18                 AArch64.SystemAccessTrap(EL2, 0x18);
19             else
20                 AArch64.SystemAccessTrap(EL3, 0x18);
21             elsif HCR_EL2.E2H == '1' then
22                 ESR_EL2 = X[t];
23             else
24                 ESR_EL1 = X[t];
25     elsif PSTATE.EL == EL3 then
26         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27             AArch64.SystemAccessTrap(EL3, 0x18);
28         else

```

Chapter 3. Register definitions

3.2. Alphabetical list of registers

29 `ESR_EL1 = X[t];`



### 3.2.27 ESR\_EL3, Exception Syndrome Register (EL3)

The ESR\_EL3 characteristics are:

#### Purpose

Holds syndrome information for an exception taken to EL3.

#### Attributes


ESR\_EL3 is a 64-bit register.

#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to ESR\_EL3 are UNDEFINED.

#### Field descriptions

The ESR\_EL3 bit assignments are:



ESR\_EL3 is made UNKNOWN as a result of an exception return from EL3.

When an UNPREDICTABLE instruction is treated as UNDEFINED, and the exception is taken to EL3, the value of ESR\_EL3 is UNKNOWN. The value written to ESR\_EL3 must be consistent with a value that could be created as a result of an exception from the same Exception level that generated the exception as a result of a situation that is not UNPREDICTABLE at that Exception level, in order to avoid the possibility of a privilege violation.

#### Bits [63:32]

Reserved, RES0.

#### EC, bits [31:26]

Exception Class. Indicates the reason for the exception that this register holds information about.

For each EC value, the table references a subsection that gives information about:

- The cause of the exception, for example the configuration required to enable the trap.
- The encoding of the associated ISS.

Possible values of the EC field are:

Value	Meaning	Link	Applies
0b000000	Unknown reason.	<a href="#">ISS</a> - exceptions with an unknown reason	
0b000001	Trapped WFI or WFE instruction execution. Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.	<a href="#">ISS</a> - an exception from a WFI or WFE instruction	
0b000011	Trapped MCR or MRC access with (coproc==0b1111) that is not reported using EC 0b000000.	<a href="#">ISS</a> - an exception from an MCR or MRC access	

Value	Meaning	Link	Applies
0b000100	Trapped MCRR or MRRC access with (coproc==0b1111) that is not reported using EC 0b000000.	<a href="#">ISS</a> - an exception from an MCRR or MRRC access	
0b000101	Trapped MCR or MRC access with (coproc==0b1110).	<a href="#">ISS</a> - an exception from an MCR or MRC access	
0b000110	Trapped LDC or STC access. The only architected uses of these instruction are: <ul style="list-style-type: none"> <li>• An STC to write data to memory from DBGDTRRXint.</li> <li>• An LDC to read data from memory to DBGDTRTXint.</li> </ul>	<a href="#">ISS</a> - an exception from an LDC or STC instruction	
0b000111	Access to SVE, Advanced SIMD, or floating-point functionality trapped by <a href="#">CPACR_EL1.FPEN</a> , <a href="#">CPTR_EL2.FPEN</a> , <a href="#">CPTR_EL2.TFP</a> , or <a href="#">CPTR_EL3.TFP</a> control. Excludes exceptions resulting from <a href="#">CPACR_EL1</a> when the value of HCR_EL2.TGE is 1, or because SVE or Advanced SIMD and floating-point are not implemented. These are reported with EC value 0b000000 as described in 'EC encodings when routing exceptions to EL2' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D1.10.4.	<a href="#">ISS</a> - an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from <a href="#">CPACR_EL1.FPEN</a> , <a href="#">CPTR_EL2.FPEN</a> or <a href="#">CPTR_ELx.TFP</a>	
0b001100	Trapped MRRC access with (coproc==0b1110).	<a href="#">ISS</a> - an exception from an MCRR or MRRC access	
0b001110	Illegal Execution state.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b010011	SMC instruction execution in AArch32 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	<a href="#">ISS</a> - an exception from SMC instruction execution in AArch32 state	
0b010101	SVC instruction execution in AArch64 state.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	
0b010110	HVC instruction execution in AArch64 state, when HVC is not disabled.	<a href="#">ISS</a> - an exception from HVC or SVC instruction execution	
0b010111	SMC instruction execution in AArch64 state, when SMC is not disabled. This is reported in ESR_EL2 only when the exception is generated because the value of HCR_EL2.TSC is 1.	<a href="#">ISS</a> - an exception from SMC instruction execution in AArch64 state	

Value	Meaning	Link	Applies
0b011000	<p>Trapped MSR, MRS or System instruction execution in AArch64 state, that is not reported using EC 0b000000, 0b000001, 0b000111 or 0b101010. If xARMv8.0-CSV2 is implemented, also Cache Speculation Variant exceptions.</p> <p>This includes all instructions that cause exceptions that are part of the encoding space defined in 'System instruction class encoding overview' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section C5.2.2, except for those exceptions reported using EC values 0b000000, 0b000001, or 0b000111.</p>	<p><a href="#">ISS</a> - an exception from MSR, MRS, or System instruction execution in AArch64 state</p>	
0b011001	<p>Access to SVE functionality trapped as a result of <a href="#">CPACR_EL1.ZEN</a>, <a href="#">CPTR_EL2.ZEN</a>, <a href="#">CPTR_EL2.TZ</a>, or <a href="#">CPTR_EL3.EZ</a>, that is not reported using EC 0b000000. This EC is defined only if xSVE is implemented.</p>	<p><a href="#">ISS</a> - an exception from an access to SVE functionality, resulting from <a href="#">CPACR_EL1.ZEN</a>, <a href="#">CPTR_EL2.ZEN</a>, <a href="#">CPTR_EL2.TZ</a>, or <a href="#">CPTR_EL3.EZ</a></p>	
0b011111	<p>IMPLEMENTATION DEFINED exception to EL3.</p>	<p><a href="#">ISS</a> - an IMPLEMENTATION DEFINED exception to EL3</p>	
0b100000	<p>Instruction Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>	<p><a href="#">ISS</a> - an exception from an Instruction Abort</p>	
0b100001	<p>Instruction Abort taken without a change in Exception level. Used for MMU faults generated by instruction accesses and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.</p>	<p><a href="#">ISS</a> - an exception from an Instruction Abort</p>	
0b100010	<p>PC alignment fault exception.</p>	<p><a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault</p>	

Value	Meaning	Link	Applies
0b100100	Data Abort from a lower Exception level, that might be using AArch32 or AArch64. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from a Data Abort	
0b100101	Data Abort taken without a change in Exception level. Used for MMU faults generated by data accesses, alignment faults other than those caused by Stack Pointer misalignment, and synchronous External aborts, including synchronous parity or ECC errors. Not used for debug related exceptions.	<a href="#">ISS</a> - an exception from a Data Abort	
0b100110	SP alignment fault exception.	<a href="#">ISS</a> - an exception from an Illegal Execution state, or a PC or SP alignment fault	
0b101001	Access to the Morello architecture trapped as a result of <a href="#">CPACR_EL1.CEN</a> , <a href="#">CPTR_EL2.CEN</a> , <a href="#">CPTR_EL2.TC</a> , or <a href="#">CPTR_EL3.EC</a> .	<a href="#">ISS</a> - an exception from an access to the Morello architecture	When Morello is implemented
0b101010	Trapped capability MSR or MRS instruction execution. This EC value is valid if Morello architecture is implemented, otherwise it is reserved. Used for trapped accesses to capability System registers via MSR or MRS instructions.	<a href="#">ISS</a> - an exception from capability MSR or MRS instruction execution	When Morello is implemented
0b101100	Trapped floating-point exception taken from AArch64 state. This EC value is valid if the implementation supports trapping of floating-point exceptions, otherwise it is reserved. Whether a floating-point implementation supports trapping of floating-point exceptions is IMPLEMENTATION DEFINED.	<a href="#">ISS</a> - an exception from a trapped floating-point exception	
0b101111	SError interrupt.	<a href="#">ISS</a> - an SError interrupt	
0b111100	BRK instruction execution in AArch64 state. This is reported in <a href="#">ESR_EL3</a> only if a BRK instruction is executed.	<a href="#">ISS</a> - an exception from execution of a Breakpoint instruction	

All other EC values are reserved by Arm, and:

- Unused values in the range 0b000000 - 0b101100 (0x00 - 0x2C) are reserved for future use for synchronous exceptions.
- Unused values in the range 0b101101 - 0b111111 (0x2D - 0x3F) are reserved for future use, and might be used for synchronous or asynchronous exceptions.

The effect of programming this field to a reserved value is that behavior is **CONSTRAINED UNPREDICTABLE**, as described in 'Reserved values in System and memory-mapped registers and translation table entries' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section K1.1.11.

This field resets to an architecturally **UNKNOWN** value.

**IL, bit [25]**

Instruction Length for synchronous exceptions. Possible values of this bit are:

Value	Meaning
0b0	16-bit instruction trapped.
0b1	32-bit instruction trapped. This value is also used when the exception is one of the following: <ul style="list-style-type: none"> <li>• An SError interrupt.</li> <li>• An Instruction Abort exception.</li> <li>• A PC alignment fault exception.</li> <li>• An SP alignment fault exception.</li> <li>• A Data Abort exception for which the value of the ISV bit is 0.</li> <li>• An Illegal Execution state exception.</li> <li>• Any debug exception except for Breakpoint instruction exceptions. For Breakpoint instruction exceptions, this bit has its standard meaning:               <ul style="list-style-type: none"> <li>– 0b0: 16-bit T32 BKPT instruction.</li> <li>– 0b1: 32-bit A32 BKPT instruction or A64 BRK instruction.</li> </ul> </li> <li>• An exception reported using EC value 0b000000.</li> </ul>

This field resets to an architecturally **UNKNOWN** value.

**ISS, bits [24:0]**

Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.

Typically, an ISS encoding has a number of subfields. When an ISS subfield holds a register number, the value returned in that field is the AArch64 view of the register number. For an exception taken from AArch32 state, x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

If the AArch32 register descriptor is 0b1111, then:

- If the instruction that generated the exception was not **UNPREDICTABLE**, the field takes the value 0b11111.
- If the instruction that generated the exception was **UNPREDICTABLE**, the field takes an **UNKNOWN** value that must be either:
  - The AArch64 view of the register number of a register that might have been used at the Exception level from which the exception was taken.
  - The value 0b11111.

When the EC field is 0b000000, indicating an exception with an unknown reason, the ISS field is not valid, RES0.

### exceptions with an unknown reason



#### Bits [24:0]

Reserved, RES0.

When an exception is reported using this EC code the IL field is set to 1.

This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:

- The attempted execution of an instruction bit pattern that has no allocated instruction or that is not accessible at the current Exception level and Security state, including:
  - A read access using a System register pattern that is not allocated for reads or that does not permit reads at the current Exception level and Security state.
  - A write access using a System register pattern that is not allocated for writes or that does not permit writes at the current Exception level and Security state.
  - Instruction encodings that are unallocated.
  - Instruction encodings for instructions that are not implemented in the implementation.
- In Debug state, the attempted execution of an instruction bit pattern that is not accessible in Debug state.
- In Non-debug state, the attempted execution of an instruction bit pattern that is not accessible in Non-debug state.
- In AArch32 state, attempted execution of a short vector floating-point instruction.
- In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
- An exception generated because of the value of one of the SCTLR\_EL1.{ITD, SED, CP15BEN} control bits.
- Attempted execution of:
  - An HVC instruction when disabled by HCR\_EL2.HCD or SCR\_EL3.HCE.
  - An SMC instruction when disabled by SCR\_EL3.SMD.
  - An HLT instruction when disabled by EDSCR.HDE.
- Attempted execution of an MSR or MRS instruction to access [SP\\_ELO](#) when the value of SPSEL.SP is 0.
- Attempted execution, in Debug state, of:
  - A DCPS1 instruction when the value of HCR\_EL2.TGE is 1 and EL2 is disabled or not implemented in the current Security state.
  - A DCPS2 instruction from EL1 or EL0 when EL2 is disabled or not implemented in the current Security state.
  - A DCPS3 instruction when the value of EDSCR.SDD is 1, or when EL3 is not implemented.
- When EL3 is using AArch64, attempted execution from Secure EL1 of an SRS instruction using R13\_mon. See *x'Traps to EL3 of monitor functionality from Secure EL1 using AArch32'* in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- In Debug state when the value of EDSCR.SDD is 1, the attempted execution at EL2, EL1, or EL0 of an instruction that is configured to trap to EL3.
- In AArch32 state, the attempted execution of an MRS (banked register) or an MSR (banked register) instruction to SPSR\_mon, SP\_mon, or LR\_mon.
- An exception that is taken to EL2 because the value of HCR\_EL2.TGE is 1 that, if the value of HCR\_EL2.TGE was 0 would have been reported with an ESR\_ELx.EC value of 0b000111.
- When SVE is not implemented, attempted execution of:
  - An SVE instruction.
  - An MSR or MRS instruction to access ZCR\_EL1, ZCR\_EL2, or ZCR\_EL3.

**an exception from a WFI or WFE instruction**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**Bits [19:1]**

Reserved, RES0.

**TI, bit [0]**

Trapped instruction. Possible values of this bit are:


Value	Meaning
0b0	WFI trapped.
0b1	WFE trapped.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

**an exception from an MCR or MRC access**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.



- CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**Opc2, bits [19:17]**

The Opc2 value from the issued instruction.

For a trapped VMRS access, holds the value 0b000.

This field resets to an architecturally UNKNOWN value.

**Opc1, bits [16:14]**

The Opc1 value from the issued instruction.

For a trapped VMRS access, holds the value 0b111.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

For a trapped VMRS access, holds the value 0b0000.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCR instruction.
0b1	Read from System register space. MRC or VMRS instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000011:

- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, ELOPCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.

- **PMUSERENR\_EL0**.{ER, CR, SW, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- **AMUSERENR\_EL0**.EN, for accesses to Activity Monitors registers from EL0 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL1 or EL2.
- **HCR\_EL2**.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **HCR\_EL2**.TTLB, for execution of TLB maintenance instructions at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **HCR\_EL2**.{TSW, TPC, TPU} for execution of cache maintenance instructions at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **HCR\_EL2**.TACR, for accesses to the Auxiliary Control Register at EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **HCR\_EL2**.TIDCP, for accesses to lockdown, DMA, and TCM operations at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **HCR\_EL2**.{TID1, TID2, TID3}, for accesses to ID registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **CPTR\_EL2**.TCPAC, for accesses to **CPACR\_EL1** or CPACR using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **HSTR\_EL2**.T<n>, for accesses to System registers using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **CNTHCTL\_EL2**.EL1PCEN, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **MDCR\_EL2**.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **CPTR\_EL2**.TAM, for accesses to Activity Monitors registers from EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL2.
- **CPTR\_EL3**.TCPAC, for accesses to CPACR from EL1 and EL2, and accesses to HCPTR from EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- **MDCR\_EL3**.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- **CPTR\_EL3**.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCR or MRC access (coproc == 0b1111) trapped to EL3.
- See x‘Traps to EL3 of Secure monitor functionality from Secure EL1 using AArch32’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile for information on other traps using EC value 0b000011.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000101:

- **CPACR\_EL1**.TTA for accesses to trace registers, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- **MDCR\_EL1**.TDCC, for accesses to the Debug Communications Channel (DCC) registers at EL0 and EL1 using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL1 or EL2.
- **HCR\_EL2**.TID0, for accesses to the JIDR register in the ID group 0 at EL0 and EL1 using AArch32, MRC access (coproc == 0b1110) trapped to EL2.
- **CPTR\_EL2**.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- **MDCR\_EL2**.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- **MDCR\_EL2**.TDOSA, for accesses to powerdown debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- **MDCR\_EL2**.TDA, for accesses to other debug registers, using AArch32 state, MCR or MRC access (coproc == 0b1110) trapped to EL2.
- **CPTR\_EL3**.TTA, for accesses to trace registers using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.
- **MDCR\_EL3**.TDOSA, for accesses to powerdown debug registers using AArch32, MCR or MRC access


(coproc == 0b1110) trapped to EL3.

- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCR or MRC access (coproc == 0b1110) trapped to EL3.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b001000:

- HCR\_EL2.TID0, for accesses to the FPSID register in ID group 0 at EL1 using AArch32 state, VMRS access trapped to EL2.
- HCR\_EL2.TID3, for accesses to registers in ID group 3 including MVFR0, MVFR1 and MVFR2, VMRS access trapped to EL2.

**an exception from an MCRR or MRRC access**



**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is

set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

**Opc1, bits [19:16]**

The Opc1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Bit [15]**

Reserved, RES0.

**Rt2, bits [14:10]**

The Rt2 value from the issued instruction, the second general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the first general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to System register space. MCRR instruction.
0b1	Read from System register space. MRRC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe configuration settings for generating exceptions that are reported using EC value 0b000100:


- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, ELOPCTEN, EL0VCTEN}, for accesses to the Generic Timer Registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- PMUSERENR\_EL0.{CR, EN}, for accesses to Performance Monitor registers from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- AMUSERENR\_EL0.{EN}, for accesses to Activity Monitors registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers from EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- HSTR\_EL2.T<n>, for accesses to System registers using AArch32 state, MCRR or MRRC access (coproc

- == 0b1111) trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers registers AMEVCNTR0<n> and AMEVCNTR1<n> from EL0 and EL1 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL2.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers from EL0, EL1 and EL2 using AArch32 state, MCRR or MRRC access (coproc == 0b1111) trapped to EL3.

The following sections describe configuration settings for generating exceptions that are reported using EC value 0b001100:

- CPACR\_EL1.TTA for accesses to trace registers using MCR or MRC instructions, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers DBGDSAR and DBGDRAR at EL0 using AArch32 state, MCRR or MRRC access (coproc == 0b1110) trapped to EL1 or EL2.
- CPTR\_EL2.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers DBGDRAR and AArch-DBGDSAR using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL2.
- CPTR\_EL3.TTA, for accesses to trace registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDOSA, for traps to powerdown debug registers using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.
- MDCR\_EL3.TDA, for accesses to other debug registers, using AArch32, MCRR or MRRC access (coproc == 0b1110) trapped to EL3.

### an exception from an LDC or STC instruction



#### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

### imm8, bits [19:12]

The immediate value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

### Bits [11:10]

Reserved, RES0.

### Rn, bits [9:5]

The Rn value from the issued instruction, the general-purpose register used for the transfer. The reported value gives the AArch64 view of the register. See x‘Mapping of the general-purpose registers between the Execution states’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction. When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

### Offset, bit [4]

Indicates whether the offset is added or subtracted:

Value	Meaning
0b0	Subtract offset.
0b1	Add offset.

This bit corresponds to the U bit in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

### AM, bits [3:1]

Addressing mode. The permitted values of this field are:

Value	Meaning
0b000	Immediate unindexed.
0b001	Immediate post-indexed.
0b010	Immediate offset.
0b011	Immediate pre-indexed.
0b100	For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.
0b110	For a trapped STC instruction, this encoding is reserved.

The values 0b101 and 0b111 are reserved. The effect of programming this field to a reserved value is that behavior is CONSTRAINED UNPREDICTABLE, as described in ‘Reserved values in System and memory-mapped registers and translation table entries’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Bit [2] in this subfield indicates the instruction form, immediate or literal.

Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.

This field resets to an architecturally UNKNOWN value.

#### Direction, bit [0]

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write to memory. STC instruction.
0b1	Read from memory. LDC instruction.

This field resets to an architecturally UNKNOWN value.

The following fields describe the configuration settings for the traps that are reported using EC value 0b000110:

- MDCR\_EL1.TDCC, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint trapped to EL1 or EL2.
- MDCR\_EL2.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL2.
- MDCR\_EL3.TDA, for accesses using AArch32 state, LDC access to DBGDTRTXint or STC access to DBGDTRRXint MCR or MRC access trapped to EL3.

***an exception from an access to SVE, Advanced SIMD or floating-point functionality, resulting from CPACR\_EL1.FPEN, CPTR\_EL2.FPEN or CPTR\_ELx.TFP***



The accesses covered by this trap include:

- Execution of SVE or Advanced SIMD and floating-point instructions.
- Accesses to the Advanced SIMD and floating-point System registers.

For an implementation that does not include either SVE or support for floating-point and Advanced SIMD, the exception is reported using the EC value 0b000000.

### CV, bit [24]

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field resets to an architecturally UNKNOWN value.

### COND, bits [23:20]

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.
  - With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field resets to an architecturally UNKNOWN value.

### Bits [19:0]


Reserved, RES0.

The following sections describe the configuration settings for the traps that are reported using EC value 0b000111:

- [CPACR\\_EL1.FPEN](#), for accesses to SIMD and floating-point registers trapped to EL1.
- [CPTR\\_EL2.TFP](#), for accesses to SIMD and floating-point registers trapped to EL2.
- [CPTR\\_EL2.TFP](#), for accesses to SIMD and floating-point registers trapped to EL3.



**an exception from an access to SVE functionality, resulting from CPACR\_EL1.ZEN, CPTR\_EL2.ZEN, CPTR\_EL2.TZ, or CPTR\_EL3.EZ**



**Bits [24:0]**

**When SVE is implemented:**

Reserved, RES0.

**Otherwise:**


RES0

The accesses covered by this trap include:

- Execution of SVE instructions.
- Accesses to the SVE system registers, ZCR\_ELx and ID\_AA64ZFR0\_EL1.

For an implementation that does not include SVE, the exception is reported using the EC value 0b000000.

**an exception from an Illegal Execution state, or a PC or SP alignment fault**



**Bits [24:0]**

Reserved, RES0.

There are no configuration settings for generating Illegal Execution state exceptions and PC alignment fault exceptions. For more information about these exceptions see x‘The Illegal Execution state exception’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘PC alignment checking’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

x‘Stack pointer alignment checking’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the configuration settings for generating SP alignment fault exceptions.

**an exception from HVC or SVC instruction execution**



**Bits [24:16]**

Reserved, RES0.

**imm16, bits [15:0]**

The value of the immediate field from the HVC or SVC instruction.

For an HVC instruction, and for an A64 SVC instruction, this is the value of the imm16 field of the issued instruction.

For an A32 or T32 SVC instruction:

- If the instruction is unconditional, then:
  - For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.
  - For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.
- If the instruction is conditional, this field is UNKNOWN.


This field resets to an architecturally UNKNOWN value.

In AArch32 state, the HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.

For T32 and A32 instructions, see x‘SVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘HVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

For A64 instructions, see x‘SVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘HVC’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from SMC instruction execution in AArch32 state**



For an SMC instruction that completes normally and generates an exception that is taken to EL3, the ISS encoding is RES0.

For an SMC instruction that is trapped to EL2 from EL1 because HCR\_EL2.TSC is 1, the ISS encoding is as shown in the diagram.

**CV, bit [24]**

Condition code valid. Possible values of this bit are:

Value	Meaning
0b0	The COND field is not valid.
0b1	The COND field is valid.

For exceptions taken from AArch64, CV is set to 1.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether CV is set to 1 or set to 0. See the description of the COND field for more information.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

This field resets to an architecturally UNKNOWN value.

**COND, bits [23:20]**

The condition code for the trapped instruction. This field is valid only for exceptions taken from AArch32, and only when the value of CV is 1.

For exceptions taken from AArch64, this field is set to 0b1110.

For exceptions taken from AArch32:

- When an A32 instruction is trapped, CV is set to 1 and:
  - If the instruction is conditional, COND is set to the condition code field value from the instruction.
  - If the instruction is unconditional, COND is set to 0b1110.
- A conditional A32 instruction that is known to pass its condition code check can be presented either:
  - With COND set to 0b1110, the value for unconditional.

- With the COND value held in the instruction.
- When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
  - CV is set to 0 and COND is set to an UNKNOWN value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
  - CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
- For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is IMPLEMENTATION DEFINED whether the COND field is set to 0b1110, or to the value of any condition that applied to the instruction.

This field is only valid if CCKNOWNPASS is 1, otherwise it is RES0.

This field resets to an architecturally UNKNOWN value.

#### CCKNOWNPASS, bit [19]

Indicates whether the instruction might have failed its condition code check.

Value	Meaning
0b0	The instruction was unconditional, or was conditional and passed its condition code check.
0b1	The instruction was conditional, and might have failed its condition code check.

In an implementation in which an SMC instruction that fails its code check is not trapped, this field can always return the value 0.

This field resets to an architecturally UNKNOWN value.


#### Bits [18:0]

Reserved, RES0.

HCR\_EL2.TSC describes the configuration settings for trapping SMC instructions to EL2.

See x‘System calls’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the case where these exceptions are trapped to EL3.

#### *an exception from SMC instruction execution in AArch64 state*



#### Bits [24:16]

Reserved, RES0.

#### imm16, bits [15:0]

The value of the immediate field from the issued SMC instruction.

This field resets to an architecturally UNKNOWN value.


The value of ISS[24:0] described here is used both:

- When an SMC instruction is trapped from EL1 modes.
- When an SMC instruction is not trapped, so completes normally and generates an exception that is taken to EL3.

HCR\_EL2.TSC describes the configuration settings for trapping SMC from EL1 modes.

x‘System calls’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile describes the case where these exceptions are trapped to EL3.

**an exception from MSR, MRS, or System instruction execution in AArch64 state**



**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op2, bits [19:17]**

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op1, bits [16:14]**

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Rt, bits [9:5]**

The Rt value from the issued instruction, the general-purpose register used for the transfer.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**

Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

For exceptions caused by System instructions, see x‘System’ subsection of ‘Branches, exception generating and System instructions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile for

the encoding values returned by an instruction.

The following fields describe configuration settings for generating the exception that is reported using EC value 0b011000:

- SCTLR\_EL1.UCI, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UCT, for accesses to CTR\_EL0 using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.DZE, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- SCTLR\_EL1.UMA, for accesses to the PSTATE interrupt masks using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CPACR\_EL1.TTA, for accesses to the trace registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- MDSCR\_EL1.TDCC, for accesses to the Debug Communications Channel (DCC) registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- CNTKCTL\_EL1.{ELOPTEN, EL0VTEN, EL0PCTEN, EL0VCTEN} accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- PMUSERENR\_EL0.{ER, CR, SW, EN}, for accesses to the Performance Monitor registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- AMUSERENR\_EL0.EN, for accesses to Activity Monitors registers using AArch64 state, MSR or MRS access trapped to EL1 or EL2.
- HCR\_EL2.{TRVM, TVM}, for accesses to virtual memory control registers using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TDZ, for execution of DC ZVA instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TTLB, for execution of TLB maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TSW, TPC, TPU}, for execution of cache maintenance instructions using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TACR, for accesses to the Auxiliary Control Register, ACTLR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.TIDCP, for accesses to lockdown, DMA, and TCM operations using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.{TID1, TID2, TID3}, for accesses to ID group 1, ID group 2 or ID group 3 registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TCPAC, for accesses to CPACR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TTRF, for accesses to the trace filter register, TRFCR\_EL1, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDRA, for accesses to Debug ROM registers, using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDOSA, for accesses to powerdown debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- CNTHCTL\_EL2.{EL1PCEN, EL1PCTEN}, for accesses to the Generic Timer registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.TDA, for accesses to debug registers using AArch64 state, MSR or MRS access trapped to EL2.
- MDCR\_EL2.{TPM, TPMCR}, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL2.
- CPTR\_EL2.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access trapped to EL2.
- HCR\_EL2.APK, for accesses to Pointer authentication key registers. using AArch64 state, MSR or MRS access trapped to EL2.


- HCR\_EL2.{NV, NV1}, for Nested virtualization register access, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.AT, for execution of AT S1E\* instructions, using AArch64 state, MSR or MRS access, trapped to EL2.
- HCR\_EL2.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access, trapped to EL2.
- SCR\_EL3.APK, for accesses to Pointer authentication key registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.ST, for accesses to the Counter-timer Physical Secure timer registers, using AArch64 state, MSR or MRS access trapped to EL3.
- SCR\_EL3.{TERR, FIEN}, for accesses to RAS registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TCPAC, for accesses to CPTR\_EL2 and CPACR\_EL1 using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TTA, for accesses to the trace registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TTRF, for accesses to the filter trace control registers, TRFCR\_EL1 and TRFCR\_EL2, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDA, for accesses to debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TDOSA, for accesses to powerdown debug registers, using AArch64 state, MSR or MRS access trapped to EL3.
- MDCR\_EL3.TPM, for accesses to Performance Monitor registers, using AArch64 state, MSR or MRS access trapped to EL3.
- CPTR\_EL3.TAM, for accesses to Activity Monitors registers, using AArch64 state, MSR or MRS access, trapped to EL3.
- If xARMv8.2-EVT is implemented, HCR\_EL2.{TTLBOS, TTLBIS, TICAB, TOCU, TID4} and HCR2.{TTLBIS, TICAB, TOCU, TID4} control traps for EL1 and EL0 Cache controls that use this EC value.

**an IMPLEMENTATION DEFINED exception to EL3**



IMPLEMENTATION DEFINED, bits [24:0] IMPLEMENTATION DEFINED

**an exception from an Instruction Abort**



**Bits [24:13]**

Reserved, RES0.

**SET, bits [12:11]**

Synchronous Error Type. When the RAS Extension is implemented and IFSC is 0b010000, describes the state of the PE after taking the Instruction Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).

Value	Meaning
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the IFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

#### **FnV, bit [10]**

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is only valid if the IFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

#### **EA, bit [9]**

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### **Bit [8]**

Reserved, RES0.

#### **S1PTW, bit [7]**

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

This field resets to an architecturally UNKNOWN value.

#### **Bit [6]**

Reserved, RES0.

**IFSC, bits [5:0]**

Instruction Fault Status Code. Possible values of this field are:

Value	Meaning
0b000000	Address size fault, level 0 of translation or translation table base register
0b000001	Address size fault, level 1
0b000010	Address size fault, level 2
0b000011	Address size fault, level 3
0b000100	Translation fault, level 0
0b000101	Translation fault, level 1
0b000110	Translation fault, level 2
0b000111	Translation fault, level 3
0b001001	Access flag fault, level 1
0b001010	Access flag fault, level 2
0b001011	Access flag fault, level 3
0b001101	Permission fault, level 1
0b001110	Permission fault, level 2
0b001111	Permission fault, level 3
0b010000	Synchronous External abort, not on translation table walk
0b010100	Synchronous External abort, on translation table walk, level 0
0b010101	Synchronous External abort, on translation table walk, level 1
0b010110	Synchronous External abort, on translation table walk, level 2
0b010111	Synchronous External abort, on translation table walk, level 3
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b110000	TLB conflict abort



Value	Meaning
0b110001	Unsupported atomic hardware update fault, if the implementation includes x[ ARMv8.1-TTHM]](v8.1.TTHM A_armv8_architecture_extensions.fm). Otherwise reserved.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved. Armv8.2 requires the implementation of the RAS Extension.


For more information about the lookup level associated with a fault, see ‘The level associated with MMU faults’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the S1PTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

**an exception from a Data Abort**



**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.

Value	Meaning
0b0	No valid instruction syndrome. ISS[23:14] are RES0.
0b1	ISS[23:14] hold a valid instruction syndrome.

This bit is 0 for all faults reported in ESR\_EL2 except the following stage 2 aborts:

- AArch64 loads and stores of a single general-purpose register (including the register specified with 0b11111, including those with Acquire/Release semantics, but excluding Load Exclusive or Store Exclusive, excluding those with writeback and excluding accesses of a capability.
- AArch32 instructions where the instruction:
  - Is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
  - Is not performing register writeback.
  - Is not using R15 as a source or destination register.

For these cases, ISV is UNKNOWN if the exception was generated in Debug state in memory access mode, and otherwise indicates whether ISS[23:14] hold a valid syndrome.

ISV is 0 for all faults reported in ESR\_EL1 or ESR\_EL3.

When the RAS Extension is implemented, ISV is 0 for any synchronous External abort.

For ISS reporting, a stage 2 abort on a stage 1 translation table walk does not return a valid instruction syndrome, and therefore ISV is 0 for these aborts.

When the RAS Extension is not implemented, the value of ISV on a synchronous External abort on a stage 2 translation table walk is IMPLEMENTATION DEFINED.

This field resets to an architecturally UNKNOWN value.

**SAS, bits [23:22]**

Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.

Value	Meaning
0b00	Byte
0b01	Halfword
0b10	Word
0b11	Doubleword

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SSE, bit [21]**

Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:

Value	Meaning
0b0	Sign-extension not required.
0b1	Data item must be sign-extended.

For all other operations this bit is 0.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SRT, bits [20:16]**

Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction. If the exception was taken from an Exception level that is using AArch32 then this is the AArch64 view of the register. See x'Mapping of the general-purpose registers between the Execution states' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

**SF, bit [15]**

Width of the register accessed by the instruction is Sixty-Four. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction loads/stores a 32-bit wide register.
0b1	Instruction loads/stores a 64-bit wide register.

This field specifies the register width identified by the instruction, not the Execution state.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### AR, bit [14]

Acquire/Release. When ISV is 1, the possible values of this bit are:

Value	Meaning
0b0	Instruction did not have acquire/release semantics.
0b1	Instruction did have acquire/release semantics.

This field is UNKNOWN when the value of ISV is UNKNOWN.

This field is RES0 when the value of ISV is 0.

This field resets to an architecturally UNKNOWN value.

#### Bit [13]

Reserved, RES0.

#### SET, bits [12:11]

Synchronous Error Type. When the RAS Extension is implemented and DFSC is 0b010000, describes the state of the PE after taking the Data Abort exception. The possible values of this field are:

Value	Meaning
0b00	Recoverable error (UER).
0b10	Uncontainable error (UC).
0b11	Restartable error (UEO) or Corrected error (CE).

All other values are reserved.

Software can use this information to determine what recovery might be possible. Taking a synchronous External Abort exception might result in an unrecoverable PE state.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010000.

This field resets to an architecturally UNKNOWN value.

#### FnV, bit [10]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

Value	Meaning
0b0	FAR is valid.
0b1	FAR is not valid, and holds an UNKNOWN value.

This field is valid only if the DFSC code is 0b010000. It is RES0 for all other aborts.

This field resets to an architecturally UNKNOWN value.

#### EA, bit [9]

External abort type. This bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field resets to an architecturally UNKNOWN value.

#### CM, bit [8]

Cache maintenance. Indicates whether the Data Abort came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Data Abort was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Data Abort was generated by either the execution of a cache maintenance instruction or by a synchronous fault on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

#### S1PTW, bit [7]

For a stage 2 fault, indicates whether the fault was a stage 2 fault on an access made for a stage 1 translation table walk:

Value	Meaning
0b0	Fault not on a stage 2 translation for a stage 1 translation table walk.
0b1	Fault on the stage 2 translation of an access for a stage 1 translation table walk.

For any abort other than a stage 2 fault this bit is RES0.

This field resets to an architecturally UNKNOWN value.

#### WnR, bit [6]

Write not Read. Indicates whether a synchronous abort was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Abort caused by an instruction reading from a memory location.
0b1	Abort caused by an instruction writing to a memory location.

For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.

For faults from an atomic instruction that both reads and writes from a memory location, this bit is set to 0 if a read of the address specified by the instruction would have generated the fault which is being reported, otherwise it is set to 1. The architecture permits, but does not require, a relaxation of this requirement such that for all stage 2 aborts on stage 1 translation table walks for atomic instructions, the WnR bit is always 0.

For Page table LC or SC permission violation faults from an atomic instruction that both reads and writes a valid capability from a memory location, this bit is set to 1 if a write of a valid capability from the memory location would have generated the fault which is being reported, otherwise it is set to 0.

This field is UNKNOWN for:

- An External abort on an Atomic access.
- A fault reported using a DFSC value of 0b110101 or 0b110001, indicating an unsupported Exclusive or atomic access.

This field resets to an architecturally UNKNOWN value.

#### DFSC, bits [5:0]

Data Fault Status Code. Possible values of this field are:

Value	Meaning
0b000000	Address size fault, level 0 of translation or translation table base register.
0b000001	Address size fault, level 1.
0b000010	Address size fault, level 2.
0b000011	Address size fault, level 3.
0b000100	Translation fault, level 0.
0b000101	Translation fault, level 1.
0b000110	Translation fault, level 2.
0b000111	Translation fault, level 3.
0b001001	Access flag fault, level 1.
0b001010	Access flag fault, level 2.
0b001011	Access flag fault, level 3.
0b001101	Permission fault, level 1.
0b001110	Permission fault, level 2.
0b001111	Permission fault, level 3.
0b010000	Synchronous External abort, not on translation table walk.
0b010001	Synchronous Tag Check fail
0b010100	Synchronous External abort, on translation table walk, level 0.

Value	Meaning
0b010101	Synchronous External abort, on translation table walk, level 1.
0b010110	Synchronous External abort, on translation table walk, level 2.
0b010111	Synchronous External abort, on translation table walk, level 3.
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.
0b011100	Synchronous parity or ECC error on memory access on translation table walk, level 0.
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.
0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.
0b100001	Alignment fault.
0b101000	Capability tag fault.
0b101001	Capability sealed fault.
0b101010	Capability bound fault.
0b101011	Capability permission fault.
0b101100	Page table LC or SC permission violation fault.
0b110000	TLB conflict abort.
0b110001	Unsupported atomic hardware update fault, if the implementation includes x[ ARMv8.1-TTHM]](v8.1.TTHMIA_armv8_architecture_extensions.fm). Otherwise reserved.
0b110100	IMPLEMENTATION DEFINED fault (Lockdown).
0b110101	IMPLEMENTATION DEFINED fault (Unsupported Exclusive or Atomic access).
0b111101	Section Domain Fault, used only for faults reported in the PAR_EL1.
0b111110	Page Domain Fault, used only for faults reported in the PAR_EL1.

All other values are reserved.

When the RAS Extension is implemented, 0b011000, 0b011100, 0b011101, 0b011110, and 0b011111, are reserved.

For more information about the lookup level associated with a fault, see x‘The level associated with MMU faults’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Because Access flag faults and Permission faults can only result from a Block or Page translation table descriptor, they cannot occur at level 0.

If the SIPTW bit is set, then the level refers the level of the stage2 translation that is translating a stage 1 translation walk.

This field resets to an architecturally UNKNOWN value.

**an exception from an access to the Morello architecture**




**Bits [24:0]**

Reserved, RES0.

In an implementation that supports Morello architecture, from an Exception level using AArch64, the [CPACR\\_EL1.CEN](#), [CPTR\\_EL2.{CEN, DC}](#) and [CPTR\\_EL3.EC](#) bits control whether Morello instructions and accesses to Morello System registers are trapped.

**an exception from capability MSR or MRS instruction execution**



**Bits [24:22]**

Reserved, RES0.

**Op0, bits [21:20]**

The Op0 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op2, bits [19:17]**

The Op2 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Op1, bits [16:14]**

The Op1 value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**CRn, bits [13:10]**

The CRn value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Ct, bits [9:5]**

The Ct value from the issued instruction, the capability register used for the transfer.

This field resets to an architecturally UNKNOWN value.

**CRm, bits [4:1]**

The CRm value from the issued instruction.

This field resets to an architecturally UNKNOWN value.

**Direction, bit [0]**


Indicates the direction of the trapped instruction. The possible values of this bit are:

Value	Meaning
0b0	Write access, including MSR instructions.

Value	Meaning
0b1	Read access, including MRS instructions.

This field resets to an architecturally UNKNOWN value.

**an exception from a trapped floating-point exception**



**Bit [24]**

Reserved, RES0.

**TFM, bit [23]**

Trapped Fault Valid bit. Indicates whether the IDF, IXF, UFF, OFF, DZF, and IOF bits hold valid information about trapped floating-point exceptions. The possible values of this bit are:

Value	Meaning
0b0	The IDF, IXF, UFF, OFF, DZF, and IOF bits do not hold valid information about trapped floating-point exceptions and are UNKNOWN.
0b1	One or more floating-point exceptions occurred during an operation performed while executing the reported instruction. The IDF, IXF, UFF, OFF, DZF, and IOF bits indicate trapped floating-point exceptions that occurred. For more information see x‘Floating- point exception traps’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

It is IMPLEMENTATION DEFINED whether this field is set to 0 on an exception generated by a trapped floating point exception from a vector instruction.

This is not a requirement. Implementations can set this field to 1 on a trapped floating-point exception from a vector instruction and return valid information in the {IDF, IXF, UFF, OFF, DZF, IOF} fields.

This field resets to an architecturally UNKNOWN value.

**Bits [22:11]**

Reserved, RES0.

**VECITR, bits [10:8]**

For a trapped floating-point exception from an instruction executed in AArch32 state this field is RES1.

For a trapped floating-point exception from an instruction executed in AArch64 state this field is UNKNOWN.

This field resets to an architecturally UNKNOWN value.

**IDF, bit [7]**

Input Denormal floating-point exception trapped bit. If the TFM field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:



Value	Meaning
0b0	Input denormal floating-point exception has not occurred.
0b1	Input denormal floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

**Bits [6:5]**

Reserved, RES0.

**IXF, bit [4]**

Inexact floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Inexact floating-point exception has not occurred.
0b1	Inexact floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

**UFF, bit [3]**

Underflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Underflow floating-point exception has not occurred.
0b1	Underflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

**OFF, bit [2]**

Overflow floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Overflow floating-point exception has not occurred.
0b1	Overflow floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

**DZF, bit [1]**

Divide by Zero floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:

Value	Meaning
0b0	Divide by Zero floating-point exception has not occurred.
0b1	Divide by Zero floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

#### IOF, bit [0]

Invalid Operation floating-point exception trapped bit. If the TFV field is 0, this bit is UNKNOWN. Otherwise, the possible values of this bit are:


Value	Meaning
0b0	Invalid Operation floating-point exception has not occurred.
0b1	Invalid Operation floating-point exception occurred during execution of the reported instruction.

This field resets to an architecturally UNKNOWN value.

In an implementation that supports the trapping of floating-point exceptions:

- From an Exception level using AArch64, the FPCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.
- From an Exception level using AArch32, the FPSCR.{IDE, IXE, UFE, OFE, DZE, IOE} bits enable each of the floating-point exception traps.

#### an SError interrupt



#### IDS, bit [24]

IMPLEMENTATION DEFINED syndrome. Possible values of this bit are:

Value	Meaning
0b0	Bits[23:0] of the ISS field holds the fields described in this encoding. If the RAS Extension is not implemented, this means that bits[23:0] of the ISS field are RES0.
0b1	Bits[23:0] of the ISS field holds IMPLEMENTATION DEFINED syndrome information that can be used to provide additional information about the SError interrupt.

This field was previously called ISV.

This field resets to an architecturally UNKNOWN value.

**Bits [23:14]**

Reserved, RES0.

**IESB, bit [13]**

**When ARMv8.2-IESB is implemented:**

Implicit error synchronization event.

Value	Meaning
0b0	The SError interrupt was either not synchronized by the implicit error synchronization event or not taken immediately.
0b1	The SError interrupt was synchronized by the implicit error synchronization event and taken immediately.

This field is RES0 if the value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension and xARMv8.2-IESB.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**AET, bits [12:10]**

Asynchronous Error Type.

When the RAS Extension is implemented and DFSC is 0b010001, describes the state of the PE after taking the SError interrupt exception. The possible values of this field are:

Value	Meaning
0b000	Uncontainable error (UC).
0b001	Unrecoverable error (UEU).
0b010	Restartable error (UEO).
0b011	Recoverable error (UER).
0b110	Corrected error (CE).

All other values are reserved.

If multiple errors are taken as a single SError interrupt exception, the overall state of the PE is reported. For example, if both a Recoverable and Unrecoverable error occurred, the state is Unrecoverable.

Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

**EA, bit [9]**

External abort type. When the RAS Extension is implemented, this bit can provide an IMPLEMENTATION DEFINED classification of External aborts.

For any abort other than an External abort this bit returns a value of 0.

This field is RES0 if either:

- The RAS Extension is not implemented.
- The value returned in the DFSC field is not 0b010001.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

**Bits [8:6]**

Reserved, RES0.

**DFSC, bits [5:0]**

Data Fault Status Code. When the RAS Extension is implemented, possible values of this field are:

Value	Meaning
0b000000	Uncategorized.
0b010001	Asynchronous SError interrupt.

All other values are reserved.

If the RAS Extension is not implemented, this field is RES0.

Armv8.2 requires the implementation of the RAS Extension.

This field resets to an architecturally UNKNOWN value.

***an exception from a Breakpoint or Vector Catch debug exception***



**Bits [24:6]**

Reserved, RES0.

**IFSC, bits [5:0]**

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions:

- For exceptions from AArch64, see x‘Breakpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- For exceptions from AArch32, see x‘Breakpoint exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile and x‘Vector Catch exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from a Software Step exception**



**ISV, bit [24]**

Instruction syndrome valid. Indicates whether the EX bit, ISS[6], is valid, as follows:

Value	Meaning
0b0	EX bit is RES0.
0b1	EX bit is valid.

See the EX bit description for more information.

This field resets to an architecturally UNKNOWN value.

**Bits [23:7]**

Reserved, RES0.

**EX, bit [6]**

Exclusive operation. If the ISV bit is set to 1, this bit indicates whether a Load-Exclusive instruction was stepped.

Value	Meaning
0b0	An instruction other than a Load- Exclusive instruction was stepped.
0b1	A Load-Exclusive instruction was stepped.

If the ISV bit is set to 0, this bit is RES0, indicating no syndrome data is available.

This field resets to an architecturally UNKNOWN value.


**IFSC, bits [5:0]**

Instruction Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Software Step exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile,.

**an exception from a Watchpoint exception**



**Bits [24:14]**

Reserved, RES0.

**Bit [13]**

Reserved, RES0.

**Bits [12:9]**

Reserved, RES0.

**CM, bit [8]**

Cache maintenance. Indicates whether the Watchpoint exception came from a cache maintenance or address translation instruction:

Value	Meaning
0b0	The Watchpoint exception was not generated by the execution of one of the System instructions identified in the description of value 1.
0b1	The Watchpoint exception was generated by either the execution of a cache maintenance instruction or by a synchronous Watchpoint exception on the execution of an address translation instruction. The DC ZVA instruction is not classified as a cache maintenance instruction, and therefore its execution cannot cause this field to be set to 1.

This field resets to an architecturally UNKNOWN value.

**Bit [7]**

Reserved, RES0.

**WnR, bit [6]**

Write not Read. Indicates whether the Watchpoint exception was caused by an instruction writing to a memory location, or by an instruction reading from a memory location. The possible values of this bit are:

Value	Meaning
0b0	Watchpoint exception caused by an instruction reading from a memory location.
0b1	Watchpoint exception caused by an instruction writing to a memory location.

For Watchpoint exceptions on cache maintenance and address translation instructions, this bit always returns a value of 1.

For Watchpoint exceptions from an atomic instruction, this field is set to 0 if a read of the location would have generated the Watchpoint exception, otherwise it is set to 1.

If multiple watchpoints match on the same access, it is UNPREDICTABLE which watchpoint generates the Watchpoint exception.

This field resets to an architecturally UNKNOWN value.

**DFSC, bits [5:0]**


Data Fault Status Code. This field is set to 0b100010, to indicate a Debug exception.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x'Watchpoint exceptions' in the Arm® Architecture

Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from execution of a Breakpoint instruction**



**Bits [24:16]**

Reserved, RES0.


**Comment, bits [15:0]**

Set to the instruction comment field value, zero extended as necessary. For the AArch32 BKPT instructions, the comment field is described as the immediate field.

This field resets to an architecturally UNKNOWN value.

For more information about generating these exceptions, see x‘Breakpoint instruction exceptions’ in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

**an exception from a Pointer Authentication instruction when HCR\_EL2.API == 0 || SCR\_EL3.API == 0**




**Bits [24:0]**

Reserved, RES0.

For more information about generating these exceptions, see:

- HCR\_EL2.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL2.
- SCR\_EL3.API, for exceptions from Pointer authentication instructions, using AArch64 state, trapped to EL3.

**an exception from a Pointer Authentication instruction authentication failure**



**Bits [24:2]**

Reserved, RES0.

**Bit [1], bit [1]**

This field indicates whether the exception is as a result of an Instruction key or a Data key.

Value	Meaning
0b0	Instruction Key.
0b1	Data Key.

This field resets to an architecturally UNKNOWN value.

**Bit [0], bit [0]**

This field indicates whether the exception is as a result of an A key or a B key.

Value	Meaning
0b0	A key.
0b1	B key.

This field resets to an architecturally UNKNOWN value.

The following instructions generate an exception when the Pointer Authentication Code (PAC) is incorrect:

- AUTIASP, AUTIAZ, AUTIA1716.
- AUTIBSP, AUTIBZ, AUTIB1716.
- AUTIA, AUTDA, AUTIB, AUTDB.
- AUTIZA, AUTIZB, AUTDZA, AUTDZB.

It is IMPLEMENTATION DEFINED whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a translation fault when the address is accessed:

- RETAA, RETAB.
- BRAA, BRAB, BLRAA, BLRAB.
- BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETAA, ERETAB.
- LDRAA, LDRAB, whether the authenticated address is written back to the base register or not.

## Accessing the ESR\_EL3

### Read using name ESR\_EL3

The assembler syntax is:

```
MRS <Xt>, ESR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0010	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elseif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elseif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9          AArch64.SystemAccessTrap(EL3, 0x18);
10     else
11         return ESR_EL3;
```

### Write using name ESR\_EL3

The assembler syntax is:

```
MSR ESR_EL3, <Xt>
```



The encoding for this is in the System instruction encoding space:

<b>op0</b>	<b>op1</b>	<b>CRn</b>	<b>CRm</b>	<b>op2</b>
0b11	0b110	0b0101	0b0010	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    else
11        ESR_EL3 = X[t];
```

### 3.2.28 FAR\_EL1, Fault Address Register (EL1)

The FAR\_EL1 characteristics are:

#### Purpose

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL1.

#### Attributes

FAR\_EL1 is a 64-bit register.


#### Configuration

AArch64 System register FAR\_EL1[31:0] is architecturally mapped to AArch32 System register DFAR[31:0] (NS).

AArch64 System register FAR\_EL1[63:32] is architecturally mapped to AArch32 System register IFAR[31:0] (NS).

#### Field descriptions

The FAR\_EL1 bit assignments are:



#### Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL1. Exceptions that set the FAR\_EL1 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), PC alignment faults (EC 0x22), and Watchpoints (EC 0x34 or 0x35). [ESR\\_EL1.EC](#) holds the EC value for the exception.

For a synchronous External abort, if the VA that generated the abort was from an address range for which `TCR_ELx.TBI{<0|1>} == 1` for the translation regime in use when the abort was generated, then the top eight bits of FAR\_EL1 are UNKNOWN.

For a synchronous External abort other than a synchronous External abort on a translation table walk, this field is valid only if [ESR\\_EL1.FnV](#) is 0, and the FAR\_EL1 is UNKNOWN if [ESR\\_EL1.FnV](#) is 1.

For all other exceptions taken to EL1, the FAR\_EL1 is UNKNOWN.

If a memory fault that sets FAR\_EL1 is generated from a data cache maintenance or other DC instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR\_EL1 is taken from an Exception level that is using AArch32, the top 32 bits are all zero, unless both of the following apply, in which case the top 32 bits of FAR\_ELx are 0x00000001:

- The faulting address was generated by a load or store instruction that sequentially incremented from address 0xFFFFFFFF. Such a load or store is `CONSTRAINED UNPREDICTABLE`. See 'Out of range VA' in Appendix K1 Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- The implementation treats such incrementing as setting bit[32] of the virtual address to 1.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Execution at EL0 makes FAR\_EL1 become UNKNOWN.

If the Morello architecture is implemented, this field holds the address with any capability memory relocation applied. If the memory fault is generated from a data cache maintenance or other DC instruction, this field holds the address supplied in the register argument of the instruction with any capability memory relocation applied.

If the Morello architecture is implemented, for capability faults due to instruction performing multiple data accesses, such as load or store of pairs, this field holds the faulting address. The faulting address is the lowest address accessed by one of the data accesses. It is IMPLEMENTATION DEFINED which data access is selected to provide the faulting address.

The address held in this field is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lower address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR\_EL1 is made UNKNOWN on an exception return from EL1.

This field resets to an architecturally UNKNOWN value.

## Accessing the FAR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic FAR\_EL1 or FAR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name FAR\_EL1

The assembler syntax is:

```
MRS <Xt>, FAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5      if TargetELForCapabilityExceptions() == EL1 then
6        AArch64.SystemAccessTrap(EL1, 0x18);
7      elseif TargetELForCapabilityExceptions() == EL2 then
8        AArch64.SystemAccessTrap(EL2, 0x18);
9      else
10       AArch64.SystemAccessTrap(EL3, 0x18);
11     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRVM == '1' then
12       AArch64.SystemAccessTrap(EL2, 0x18);
13     else
14       return FAR_EL1;
15  elseif PSTATE.EL == EL2 then
16    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17      if TargetELForCapabilityExceptions() == EL2 then
18        AArch64.SystemAccessTrap(EL2, 0x18);
19      else
20        AArch64.SystemAccessTrap(EL3, 0x18);
21     elseif HCR_EL2.E2H == '1' then
22       return FAR_EL2;
23     else
24       return FAR_EL1;
25  elseif PSTATE.EL == EL3 then
26    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27      AArch64.SystemAccessTrap(EL3, 0x18);
28     else
29       return FAR_EL1;

```

### Write using name FAR\_EL1

The assembler syntax is:

```
MSR FAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x18);
13        else
14            FAR_EL1 = X[t];
15    elseif PSTATE.EL == EL2 then
16        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17            if TargetELForCapabilityExceptions() == EL2 then
18                AArch64.SystemAccessTrap(EL2, 0x18);
19            else
20                AArch64.SystemAccessTrap(EL3, 0x18);
21        elseif HCR_EL2.E2H == '1' then
22            FAR_EL2 = X[t];
23        else
24            FAR_EL1 = X[t];
25    elseif PSTATE.EL == EL3 then
26        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27            AArch64.SystemAccessTrap(EL3, 0x18);
28        else
29            FAR_EL1 = X[t];

```

### Read using name FAR\_EL12

The assembler syntax is:

```
MRS <Xt>, FAR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

6   if HCR_EL2.E2H == '1' then
7       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8           if TargetELForCapabilityExceptions() == EL2 then
9               AArch64.SystemAccessTrap(EL2, 0x18);
10          else
11              AArch64.SystemAccessTrap(EL3, 0x18);
12          else
13              return FAR_EL1;
14      else
15          UNDEFINED;
16  elseif PSTATE.EL == EL3 then
17      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19              AArch64.SystemAccessTrap(EL3, 0x18);
20          else
21              return FAR_EL1;
22      else
23          UNDEFINED;

```

### Write using name FAR\_EL12

The assembler syntax is:

```
MSR FAR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0110	0b0000	0b000

Accessibility:

```

1   if PSTATE.EL == EL0 then
2       UNDEFINED;
3   elseif PSTATE.EL == EL1 then
4       UNDEFINED;
5   elseif PSTATE.EL == EL2 then
6       if HCR_EL2.E2H == '1' then
7           if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8               if TargetELForCapabilityExceptions() == EL2 then
9                   AArch64.SystemAccessTrap(EL2, 0x18);
10              else
11                  AArch64.SystemAccessTrap(EL3, 0x18);
12              else
13                  FAR_EL1 = X[t];
14          else
15              UNDEFINED;
16  elseif PSTATE.EL == EL3 then
17      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19              AArch64.SystemAccessTrap(EL3, 0x18);
20          else
21              FAR_EL1 = X[t];
22      else
23          UNDEFINED;

```

### Read using name FAR\_EL2

The assembler syntax is:

```
MRS <Xt>, FAR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            return FAR_EL2;
13    elseif PSTATE.EL == EL3 then
14        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15            AArch64.SystemAccessTrap(EL3, 0x18);
16        else
17            return FAR_EL2;
  
```

**Write using name FAR\_EL2**

The assembler syntax is:

```
MSR FAR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            FAR_EL2 = X[t];
13    elseif PSTATE.EL == EL3 then
14        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15            AArch64.SystemAccessTrap(EL3, 0x18);
16        else
17            FAR_EL2 = X[t];
  
```

### 3.2.29 FAR\_EL2, Fault Address Register (EL2)

The FAR\_EL2 characteristics are:

#### Purpose

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort, PC alignment fault and Watchpoint exceptions that are taken to EL2.

#### Attributes

FAR\_EL2 is a 64-bit register.

#### Configuration

If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register FAR\_EL2[31:0] is architecturally mapped to AArch32 System register HDFAR[31:0].


AArch64 System register FAR\_EL2[63:32] is architecturally mapped to AArch32 System register HIFAR[31:0].

AArch64 System register FAR\_EL2[31:0] is architecturally mapped to AArch32 System register DFAR[31:0] (S)when HaveEL(EL2).

AArch64 System register FAR\_EL2[63:32] is architecturally mapped to AArch32 System register IFAR[31:0] (S)when HaveEL(EL2).

#### Field descriptions

The FAR\_EL2 bit assignments are:



#### Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL2. Exceptions that set the FAR\_EL2 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), PC alignment faults (EC 0x22), and Watchpoints (EC 0x34 or 0x35). [ESR\\_EL2](#).EC holds the EC value for the exception.

For a synchronous External abort, if the VA that generated the abort was from an address range for which  $TCR\_ELx.TBI\{<0|1>\} == 1$  for the translation regime in use when the abort was generated, then the top eight bits of FAR\_EL2 are UNKNOWN.

For a synchronous External abort other than a synchronous External abort on a translation table walk, this field is valid only if [ESR\\_EL2](#).FnV is 0, and the FAR\_EL2 is UNKNOWN if [ESR\\_EL2](#).FnV is 1.

For all other exceptions taken to EL2, the FAR\_EL2 is UNKNOWN.

If a memory fault that sets FAR\_EL2 is generated from a data cache maintenance or other DC instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR\_EL2 is taken from an Exception level that is using AArch32, the top 32 bits are all zero, unless both of the following apply, in which case the top 32 bits of FAR\_ELx are 0x00000001:

- The faulting address was generated by a load or store instruction that sequentially incremented from address 0xFFFFFFFF. Such a load or store instruction is **CONSTRAINED UNPREDICTABLE**. See 'Out of range VA' in Appendix K1 Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- The implementation treats such incrementing as setting bit[32] of the virtual address to 1.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Execution at EL1 or EL0 makes FAR\_EL2 become UNKNOWN.

If the Morello architecture is implemented, this field holds the address with any capability memory relocation applied. If the memory fault is generated from a data cache maintenance or other DC instruction, this field holds the address supplied in the register argument of the instruction with any capability memory relocation applied.

If the Morello architecture is implemented, for capability faults due to instruction performing multiple data accesses, such as load or store of pairs, this field holds the faulting address. The faulting address is the lowest address accessed by one of the data accesses. It is IMPLEMENTATION DEFINED which data access is selected to provide the faulting address.

The address held in this field is an address accessed by the instruction fetch or data access that caused the exception that gave rise to the instruction or data abort. It is the lower address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR\_EL2 is made UNKNOWN on an exception return from EL2.

This field resets to an architecturally UNKNOWN value.

## Accessing the FAR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic FAR\_EL2 or FAR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name FAR\_EL2

The assembler syntax is:

```
MRS <Xt>, FAR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            return FAR_EL2;
13 elseif PSTATE.EL == EL3 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         AArch64.SystemAccessTrap(EL3, 0x18);
16     else
17         return FAR_EL2;
```



### Write using name FAR\_EL2

The assembler syntax is:

```
MSR FAR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            FAR_EL2 = X[t];
13 elseif PSTATE.EL == EL3 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         AArch64.SystemAccessTrap(EL3, 0x18);
16     else
17         FAR_EL2 = X[t];
  
```

### Read using name FAR\_EL1

The assembler syntax is:

```
MRS <Xt>, FAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TRMV == '1' then
12        AArch64.SystemAccessTrap(EL2, 0x18);
13    else
14        return FAR_EL1;
15 elseif PSTATE.EL == EL2 then
16     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17         if TargetELForCapabilityExceptions() == EL2 then
  
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

18     AArch64.SystemAccessTrap(EL2, 0x18);
19     else
20         AArch64.SystemAccessTrap(EL3, 0x18);
21     elsif HCR_EL2.E2H == '1' then
22         return FAR_EL2;
23     else
24         return FAR_EL1;
25 elsif PSTATE.EL == EL3 then
26     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27         AArch64.SystemAccessTrap(EL3, 0x18);
28     else
29         return FAR_EL1;

```

**Write using name FAR\_EL1**

The assembler syntax is:

MSR FAR\_EL1, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0110	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elsif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TVM == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x18);
13         else
14             FAR_EL1 = X[t];
15     elsif PSTATE.EL == EL2 then
16         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17             if TargetELForCapabilityExceptions() == EL2 then
18                 AArch64.SystemAccessTrap(EL2, 0x18);
19             else
20                 AArch64.SystemAccessTrap(EL3, 0x18);
21         elsif HCR_EL2.E2H == '1' then
22             FAR_EL2 = X[t];
23         else
24             FAR_EL1 = X[t];
25     elsif PSTATE.EL == EL3 then
26         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
27             AArch64.SystemAccessTrap(EL3, 0x18);
28         else
29             FAR_EL1 = X[t];

```

### 3.2.30 FAR\_EL3, Fault Address Register (EL3)

The FAR\_EL3 characteristics are:

#### Purpose

Holds the faulting Virtual Address for all synchronous Instruction or Data Abort and PC alignment fault exceptions that are taken to EL3.

#### Attributes


FAR\_EL3 is a 64-bit register.

#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to FAR\_EL3 are UNDEFINED.

#### Field descriptions

The FAR\_EL3 bit assignments are:



#### Bits [63:0]

Faulting Virtual Address for synchronous exceptions taken to EL3. Exceptions that set the FAR\_EL3 are Instruction Aborts (EC 0x20 or 0x21), Data Aborts (EC 0x24 or 0x25), and PC alignment faults (EC 0x22). [ESR\\_EL3.EC](#) holds the EC value for the exception.

For a synchronous External abort, if the VA that generated the abort was from an address range for which `TCR_ELx.TBI{<0|1>} == 1` for the translation regime in use when the abort was generated, then the top eight bits of FAR\_EL3 are UNKNOWN.

For a synchronous External abort other than a synchronous External abort on a translation table walk, this field is valid only if [ESR\\_EL3.FnV](#) is 0, and the FAR\_EL3 is UNKNOWN if [ESR\\_EL3.FnV](#) is 1.

For all other exceptions taken to EL3, the FAR\_EL3 is UNKNOWN.

If a memory fault that sets FAR\_EL3 is generated from a data cache maintenance or other DC instruction, this field holds the address specified in the register argument of the instruction.

If the exception that updates FAR\_EL3 is taken from an Exception Level using AArch32, the top 32 bits are all zero, unless both of the following apply, in which case the top 32 bits of FAR\_ELx are 0x00000001:

- The faulting address was generated by a load or store instruction that sequentially incremented from address 0xFFFFFFFF. Such a load or store instruction is `CONSTRAINED UNPREDICTABLE`. See 'Out of range VA' in Appendix K1 Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.
- The implementation treats such incrementing as setting bit[32] of the virtual address to 1.

For a Data Abort or Watchpoint exception, if address tagging is enabled for the address accessed by the data access that caused the exception, then this field includes the tag. For more information about address tagging, see 'Address tagging in AArch64 state' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

Execution at EL2, EL1 or EL0 makes FAR\_EL3 become UNKNOWN.

If the Morello architecture is implemented, this field holds the address with any capability memory relocation applied. If the memory fault is generated from a data cache maintenance or other DC instruction, this field holds the address supplied in the register argument of the instruction with any capability memory relocation applied.

If the Morello architecture is implemented, for capability faults due to instruction performing multiple data accesses, such as load or store of pairs, this field holds the faulting address. The faulting address is the lowest address accessed by one of the data accesses. It is IMPLEMENTATION DEFINED which data access is selected to provide the faulting address.

The address held in this register is an address accessed by the instruction fetch or data access that caused the exception that actually gave rise to the instruction or data abort. It is the lowest address that gave rise to the fault. Where different faults from different addresses arise from the same instruction, such as for an instruction that loads or stores a mis-aligned address that crosses a page boundary, the architecture does not prioritize between those different faults.

FAR\_EL3 is made UNKNOWN on an exception return from EL3.

This field resets to an architecturally UNKNOWN value.

## Accessing the FAR\_EL3

### Read using name FAR\_EL3

The assembler syntax is:

```
MRS <Xt>, FAR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    else
11        return FAR_EL3;
```

### Write using name FAR\_EL3

The assembler syntax is:

```
MSR FAR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0110	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
```

## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
3  elif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9          AArch64.SystemAccessTrap(EL3, 0x18);
10     else
11         FAR_EL3 = X[t];
```

### 3.2.31 ID\_AA64PFR1\_EL1, AArch64 Processor Feature Register 1

The ID\_AA64PFR1\_EL1 characteristics are:

#### Purpose

Reserved for future expansion of information about implemented PE features in AArch64 state.


For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, section D10.4.1.

#### Attributes

ID\_AA64PFR1\_EL1 is a 64-bit register.

#### Field descriptions

The ID\_AA64PFR1\_EL1 bit assignments are:



#### Bits [63:24]

Reserved, RES0.

#### CE, bits [23:20]

#### When Morello is implemented:

Morello architecture.

Value	Meaning
0b0000	Morello architecture is not implemented.
0b0001	Morello architecture is implemented.

All other values are reserved.

#### Otherwise:

RES0

#### Bits [19:16]

Reserved, RES0.

#### RAS\_frac, bits [15:12]

#### From ARMv8.4:

RAS Extension fractional field.

Value	Meaning
0b0000	If ID_AA64PFR0_EL1.RAS == 0b0001, RAS Extension implemented.
0b0001	If ID_AA64PFR0_EL1.RAS == 0b0001, as 0b0000 and adds support for: <ul style="list-style-type: none"> <li>• Additional ERXMISC&lt;m&gt;_EL1 System registers.</li> <li>• Additional System registers ERXPFPCDN_EL1, ERXPFPCCTL_EL1, and ERXPFPCGF_EL1, and the SCR_EL3.FIEN and HCR_EL2.FIEN trap controls, to support the optional RAS Common Fault Injection Model Extension.</li> </ul> Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to ext-ERR<n>STATUS, and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions.

All other values are reserved.

This field is valid only if ID\_AA64PFR0\_EL1.RAS == 0b0001.

**Otherwise:**

RES0

**MTE, bits [11:8]**

**From ARMv8.5:**

Support for the Memory Tagging Extension.

Value	Meaning
0b0000	Memory Tagging Extension is not implemented.
0b0001	Memory Tagging Extension instructions accessible at EL0 are implemented. Instructions and System Registers defined by the extension not configurably accessible at EL0 are Unallocated and other System Register fields defined by the extension are RES0.
0b0010	Memory Tagging Extension is implemented.

All other values are reserved.

xARMv8.5-MemTag implements the functionality identified by the value 0b0001.

When ID\_AA64PFR1\_EL1.MTE != 0b0010:

- All register fields added to existing System registers and Special-purpose registers as part of the extension are RES0, and treated as 0.
- The following System registers are UNDEFINED:
  - GMID\_EL1, GCR\_EL1, RGSR\_EL1, TFSRE0\_EL1, and TFSR\_ELx.
- The following System instructions are UNDEFINED:
  - DC CGSW, DC CIGSW, DC IGSW, DC CGDSW, DC CIGDSW, DC IGDSW, DC IGVAC, and DC IGDVAC.

- The following instructions are UNDEFINED:
  - LDGM, STGM, and STZGM.
- The Tagged memory type encoding in MAIR\_ELx is UNPREDICTABLE.

**Otherwise:**

RES0

**SSBS, bits [7:4]**

**From ARMv8.5:**

Speculative Store Bypassing controls in AArch64 state. Defined values are:

Value	Meaning
0b0000	AArch64 provides no mechanism to control the use of Speculative Store Bypassing.
0b0001	AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypass Safe.
0b0010	AArch64 provides the PSTATE.SSBS mechanism to mark regions that are Speculative Store Bypassing Safe, and the MSR and MRS instructions to directly read and write the PSTATE.SSBS field

All other values are reserved.

**Otherwise:**

RES0

**BT, bits [3:0]**

**From ARMv8.5:**

Branch Target Identification mechanism support in AArch64 state. Defined values are:

Value	Meaning
0b0000	The Branch Target Identification mechanism is not implemented.
0b0001	The Branch Target Identification mechanism is implemented.

All other values are reserved.

xARMv8.5-BTI implements the functionality identified by the value 0b0001.

From Armv8.5, the only permitted value is 0b0001.

**Otherwise:**

RES0

**Accessing the ID\_AA64PFR1\_EL1**

**Read using name ID\_AA64PFR1\_EL1**

The assembler syntax is:



Chapter 3. Register definitions  
 3.2. Alphabetical list of registers

MRS <Xt>, ID\_AA64PFR1\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elseif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TID3 == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x18);
13         else
14             return ID_AA64PFR1_EL1;
15     elseif PSTATE.EL == EL2 then
16         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
17             if TargetELForCapabilityExceptions() == EL2 then
18                 AArch64.SystemAccessTrap(EL2, 0x18);
19             else
20                 AArch64.SystemAccessTrap(EL3, 0x18);
21         else
22             return ID_AA64PFR1_EL1;
23     elseif PSTATE.EL == EL3 then
24         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
25             AArch64.SystemAccessTrap(EL3, 0x18);
26         else
27             return ID_AA64PFR1_EL1;
  
```

### 3.2.32 PMBSR\_EL1, Profiling Buffer Status/syndrome Register

The PMBSR\_EL1 characteristics are:

#### Purpose

Provides syndrome information to software when the buffer is disabled because the management interrupt has been raised.

#### Attributes


PMBSR\_EL1 is a 64-bit register.

#### Configuration

This register is present only when SPE is implemented. Otherwise, direct accesses to PMBSR\_EL1 are UNDEFINED.

#### Field descriptions

The PMBSR\_EL1 bit assignments are:



#### Bits [63:32, 25:20]

Reserved, RES0.

#### EC, bits [31:26]

Exception class

Top-level description of the cause of the buffer management event

Value	Meaning	Link
0b000000	Other buffer management event. All buffer management events other than those described by other defined Exception class codes.	<a href="#">MSS</a> - other buffer management events
0b100100	Stage 1 Data Abort on write to Profiling Buffer.	<a href="#">MSS</a> - stage 1 or stage 2 Data Aborts on write to buffer
0b100101	Stage 2 Data Abort on write to Profiling Buffer.	<a href="#">MSS</a> - stage 1 or stage 2 Data Aborts on write to buffer

All other values are reserved. Reserved values might be defined in a future version of the architecture.

Writing a reserved value to this field will make the value of this field UNKNOWN. Values that are not supported act as reserved values when writing to this register.

On a warm reset, this field resets to an architecturally UNKNOWN value.

#### DL, bit [19]

Partial record lost.

Following a buffer management event other than an asynchronous External abort, indicates whether the last record written to the Profiling Buffer is complete.

Value	Meaning
0b0	PMBPTR_EL1 points to the first byte after the last complete record written to the Profiling Buffer.
0b1	Part of a record was lost because of a buffer management event or synchronous External abort. PMBPTR_EL1 might not point to the first byte after the last complete record written to the buffer, and so restarting collection might result in a data record stream that software cannot parse. All records prior to the last record have been written to the buffer.

When the buffer management event was because of an asynchronous external abort, this bit is set to 1 and software must not assume that any valid data has been written to the Profiling Buffer.

This bit is RES0 if the PE never sets this bit as a result of a buffer management event caused by an asynchronous External abort.

On a warm reset, this field resets to an architecturally UNKNOWN value.

**EA, bit [18]**

External abort.

Value	Meaning
0b0	An external abort has not been asserted.
0b1	An external abort has been asserted and detected by the Statistical Profiling Extension.

This bit is RES0 if the PE never sets this bit as the result of an External abort.

On a warm reset, this field resets to an architecturally UNKNOWN value.

**S, bit [17]**

Service

Value	Meaning
0b0	PMBIRQ is not asserted.
0b1	PMBIRQ is asserted. All profiling data has either been written to the buffer or discarded.

On a warm reset, this field resets to an architecturally UNKNOWN value.

**COLL, bit [16]**

Collision detected.

Value	Meaning
0b0	No collision events detected.
0b1	At least one collision event was recorded.

On a warm reset, this field resets to an architecturally UNKNOWN value.

**MSS, bits [15:0]**

Management Event Specific Syndrome.

Contains syndrome specific to the management event.

**stage 1 or stage 2 Data Aborts on write to buffer**



**Bits [15:6]**

Reserved, RES0.

**FSC, bits [5:0]**

Fault status code

Value	Meaning	Applies
0b0000xx	Address Size fault. Bits [1:0] encode the level.	
0b0001xx	Translation fault. Bits [1:0] encode the level.	
0b0010xx	Access Flag fault. Bits [1:0] encode the level.	
0b0011xx	Permission fault. Bits [1:0] encode the level.	
0b010000	Synchronous External abort on write.	
0b0101xx	Synchronous External abort on translation table walk or hardware update of translation table. Bits [1:0] encode the level.	
0b010001	Asynchronous External abort on write.	
0b100001	Alignment fault.	
0b101000	Capability tag fault.	When Morello is implemented
0b101001	Capability sealed fault.	When Morello is implemented
0b101010	Capability bound fault.	When Morello is implemented
0b101011	Capability permission fault.	When Morello is implemented
0b110000	TLB Conflict fault.	
0b110001	Unsupported atomic hardware update fault.	When ARMv8.1-TTHM is implemented

All other values are reserved. Reserved values might be defined in a future version of the architecture.

Writing a reserved value to this field will make the value of this field UNKNOWN. Values that are not supported act as reserved values when writing to this register.

It is IMPLEMENTATION DEFINED whether each of the Access Flag fault, asynchronous External abort and synchronous External abort, Alignment fault, and TLB Conflict abort values can be generated by the PE. For more information see xFaults and Watchpoints.

On a warm reset, this field resets to an architecturally UNKNOWN value.

**other buffer management events**



**Bits [15:6]**

Reserved, RES0.

**BSC, bits [5:0]**

Buffer status code

Value	Meaning
0b000000	Buffer not filled
0b000001	Buffer filled

All other values are reserved. Reserved values might be defined in a future version of the architecture.

Writing a reserved value to this field will make the value of this field UNKNOWN. Values that are not supported act as reserved values when writing to this register.

On a warm reset, this field resets to an architecturally UNKNOWN value.

The syndrome contents for each management event are described in the following sections.

**Accessing the PMBSR\_EL1**

**Read using name PMBSR\_EL1**

The assembler syntax is:

```
MRS <Xt>, PMBSR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1010	0b011

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11     elseif EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.E2PB == 'x0' then
12        AArch64.SystemAccessTrap(EL2, 0x18);
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

13     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
14         AArch64.SystemAccessTrap(EL3, 0x18);
15     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
16         AArch64.SystemAccessTrap(EL3, 0x18);
17     else
18         return PMBSR_EL1;
19     elsif PSTATE.EL == EL2 then
20         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21             if TargetELForCapabilityExceptions() == EL2 then
22                 AArch64.SystemAccessTrap(EL2, 0x18);
23             else
24                 AArch64.SystemAccessTrap(EL3, 0x18);
25         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
26             AArch64.SystemAccessTrap(EL3, 0x18);
27         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
28             AArch64.SystemAccessTrap(EL3, 0x18);
29         else
30             return PMBSR_EL1;
31     elsif PSTATE.EL == EL3 then
32         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
33             AArch64.SystemAccessTrap(EL3, 0x18);
34         else
35             return PMBSR_EL1;

```

**Write using name PMBSR\_EL1**

The assembler syntax is:

```
MSR PMBSR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1010	0b011

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3     elsif PSTATE.EL == EL1 then
4         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5             if TargetELForCapabilityExceptions() == EL1 then
6                 AArch64.SystemAccessTrap(EL1, 0x18);
7             elsif TargetELForCapabilityExceptions() == EL2 then
8                 AArch64.SystemAccessTrap(EL2, 0x18);
9             else
10                AArch64.SystemAccessTrap(EL3, 0x18);
11        elsif EL2Enabled() && !ELUsingAArch32(EL2) && MDCR_EL2.E2PB == 'x0' then
12            AArch64.SystemAccessTrap(EL2, 0x18);
13        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
14            AArch64.SystemAccessTrap(EL3, 0x18);
15        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
16            AArch64.SystemAccessTrap(EL3, 0x18);
17        else
18            PMBSR_EL1 = X[t];
19    elsif PSTATE.EL == EL2 then
20        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21            if TargetELForCapabilityExceptions() == EL2 then
22                AArch64.SystemAccessTrap(EL2, 0x18);
23            else
24                AArch64.SystemAccessTrap(EL3, 0x18);
25        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '0' && MDCR_EL3.NSPB != '01' then
26            AArch64.SystemAccessTrap(EL3, 0x18);
27        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && SCR_EL3.NS == '1' && MDCR_EL3.NSPB != '11' then
28            AArch64.SystemAccessTrap(EL3, 0x18);
29        else
30            PMBSR_EL1 = X[t];
31    elsif PSTATE.EL == EL3 then
32        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
33            AArch64.SystemAccessTrap(EL3, 0x18);
34        else

```

Chapter 3. Register definitions

3.2. Alphabetical list of registers

35

```
PMBSR_EL1 = X[t];
```

### 3.2.33 RDDC\_EL0, Restricted Default Data Capability

The RDDC\_EL0 characteristics are:

#### Purpose

Holds the default data capability associated when the PE is in Restricted

#### Attributes


RDDC\_EL0 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to RDDC\_EL0 are UNDEFINED.

#### Field descriptions

The RDDC\_EL0 bit assignments are:



#### Bits [128:0]

Restricted Default Data Capability.

This field resets to 0x1FFFC00000010005000000000000000.

#### Accessing the RDDC\_EL0

##### Read using name RDDC\_EL0

The assembler syntax is:

```
MRS <Ct>, RDDC_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0011	0b001

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3         UNDEFINED;
```



```

4     elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
      ↪then
5         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6             AArch64.SystemAccessTrap(EL2, 0x29);
7         else
8             AArch64.SystemAccessTrap(EL1, 0x29);
9         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10            AArch64.SystemAccessTrap(EL2, 0x29);
11        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14            AArch64.SystemAccessTrap(EL2, 0x29);
15        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16            AArch64.SystemAccessTrap(EL3, 0x29);
17        else
18            return RDDC_EL0;
19    elsif PSTATE.EL == EL1 then
20        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21            UNDEFINED;
22        elsif CPACR_EL1.CEN == 'x0' then
23            AArch64.SystemAccessTrap(EL1, 0x29);
24        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25            AArch64.SystemAccessTrap(EL2, 0x29);
26        elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27            AArch64.SystemAccessTrap(EL2, 0x29);
28        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29            AArch64.SystemAccessTrap(EL3, 0x29);
30        else
31            return RDDC_EL0;
32    elsif PSTATE.EL == EL2 then
33        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34            UNDEFINED;
35        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36            AArch64.SystemAccessTrap(EL2, 0x29);
37        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38            AArch64.SystemAccessTrap(EL2, 0x29);
39        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40            AArch64.SystemAccessTrap(EL3, 0x29);
41        else
42            return RDDC_EL0;
43    elsif PSTATE.EL == EL3 then
44        if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45            UNDEFINED;
46        elsif CPTR_EL3.EC == '0' then
47            AArch64.SystemAccessTrap(EL3, 0x29);
48        else
49            return RDDC_EL0;

```

### Write using name *RDDC\_EL0*

The assembler syntax is:

```
MSR RDDC_EL0, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0011	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
      ↪then
5          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
6              AArch64.SystemAccessTrap(EL2, 0x29);
7          else
8              AArch64.SystemAccessTrap(EL1, 0x29);
9      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

10     AArch64.SystemAccessTrap(EL2, 0x29);
11     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12         AArch64.SystemAccessTrap(EL2, 0x29);
13     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14         AArch64.SystemAccessTrap(EL2, 0x29);
15     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16         AArch64.SystemAccessTrap(EL3, 0x29);
17     else
18         RDDC_EL0 = C[t];
19 elseif PSTATE.EL == EL1 then
20     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21         UNDEFINED;
22     elseif CPACR_EL1.CEN == 'x0' then
23         AArch64.SystemAccessTrap(EL1, 0x29);
24     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25         AArch64.SystemAccessTrap(EL2, 0x29);
26     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27         AArch64.SystemAccessTrap(EL2, 0x29);
28     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29         AArch64.SystemAccessTrap(EL3, 0x29);
30     else
31         RDDC_EL0 = C[t];
32 elseif PSTATE.EL == EL2 then
33     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34         UNDEFINED;
35     elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36         AArch64.SystemAccessTrap(EL2, 0x29);
37     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38         AArch64.SystemAccessTrap(EL2, 0x29);
39     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40         AArch64.SystemAccessTrap(EL3, 0x29);
41     else
42         RDDC_EL0 = C[t];
43 elseif PSTATE.EL == EL3 then
44     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45         UNDEFINED;
46     elseif CPTR_EL3.EC == '0' then
47         AArch64.SystemAccessTrap(EL3, 0x29);
48     else
49         RDDC_EL0 = C[t];

```

### Read using name DDC

The assembler syntax is:

MRS <Ct>, DDC

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

### Accessibility:

```

1 if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
   ↳CPACR_EL1.CEN != '11' then
2     if EL2Enabled() && HCR_EL2.TGE == '1' then
3         AArch64.SystemAccessTrap(EL2, 0x29);
4     else
5         AArch64.SystemAccessTrap(EL1, 0x29);
6 elseif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
7     AArch64.SystemAccessTrap(EL1, 0x29);
8 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
   ↳CPTR_EL2.CEN != '11' then
9     AArch64.SystemAccessTrap(EL2, 0x29);
10 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
   ↳CPTR_EL2.CEN == 'x0' then
11     AArch64.SystemAccessTrap(EL2, 0x29);
12 elseif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
   ↳CPTR_EL2.TC == '1' then
13     AArch64.SystemAccessTrap(EL2, 0x29);

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

14  elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15      AArch64.SystemAccessTrap(EL3, 0x29);
16  elif IsInRestricted() then
17      return RDDC_ELO;
18  elif PSTATE.SP == '0' then
19      return DDC_ELO;
20  elif PSTATE.EL == EL0 then
21      return DDC_ELO;
22  elif PSTATE.EL == EL1 then
23      return DDC_EL1;
24  elif PSTATE.EL == EL2 then
25      return DDC_EL2;
26  elif PSTATE.EL == EL3 then
27      return DDC_EL3;

```

### Write using name DDC

The assembler syntax is:

```
MSR DDC, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0001	0b001

Accessibility:

```

1  if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') &&
2      ↪CPACR_EL1.CEN != '11' then
3      if EL2Enabled() && HCR_EL2.TGE == '1' then
4          AArch64.SystemAccessTrap(EL2, 0x29);
5      else
6          AArch64.SystemAccessTrap(EL1, 0x29);
7  elif PSTATE.EL == EL1 && CPACR_EL1.CEN == 'x0' then
8      AArch64.SystemAccessTrap(EL1, 0x29);
9  elif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' &&
10     ↪CPTR_EL2.CEN != '11' then
11     AArch64.SystemAccessTrap(EL2, 0x29);
12  elif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' &&
13     ↪CPTR_EL2.CEN == 'x0' then
14     AArch64.SystemAccessTrap(EL2, 0x29);
15  elif PSTATE.EL IN {EL2, EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' &&
16     ↪CPTR_EL2.TC == '1' then
17     AArch64.SystemAccessTrap(EL2, 0x29);
18  elif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
19     AArch64.SystemAccessTrap(EL3, 0x29);
20  elif IsInRestricted() then
21     RDDC_ELO = C[t];
22  elif PSTATE.SP == '0' then
23     DDC_ELO = C[t];
24  elif PSTATE.EL == EL0 then
25     DDC_ELO = C[t];
26  elif PSTATE.EL == EL1 then
27     DDC_EL1 = C[t];
28  elif PSTATE.EL == EL2 then
29     DDC_EL2 = C[t];
30  elif PSTATE.EL == EL3 then
31     DDC_EL3 = C[t];

```

### 3.2.34 RSP\_EL0, Restricted Stack Pointer

The RSP\_EL0 characteristics are:

#### Purpose

Holds the stack pointer when the PE is in Restricted. This is used as the current stack pointer at all Exception levels when the PE is in Restricted.

#### Attributes


RSP\_EL0 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to RSP\_EL0 are UNDEFINED.

#### Field descriptions

The RSP\_EL0 bit assignments are:



#### Bits [128:0]

Capability stack pointer.

This field resets to an architecturally UNKNOWN value.

#### Accessing the RSP\_EL0

When the PE is in Restricted, this register is accessible as the current stack pointer.

#### Read using name RSP\_EL0

The assembler syntax is:

```
MRS <Xt>, RSP_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

Accessibility:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elseif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          ↪then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7              AArch64.SystemAccessTrap(EL2, 0x29);
8          else
9              AArch64.SystemAccessTrap(EL1, 0x29);
10         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
11             AArch64.SystemAccessTrap(EL2, 0x29);
12         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13             AArch64.SystemAccessTrap(EL2, 0x29);
14         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
15             AArch64.SystemAccessTrap(EL2, 0x29);
16         elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17             AArch64.SystemAccessTrap(EL3, 0x29);
18         else
19             return RSP_EL0<63:0>;
20     elseif PSTATE.EL == EL1 then
21         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22             UNDEFINED;
23         elseif CPACR_EL1.CEN == 'x0' then
24             AArch64.SystemAccessTrap(EL1, 0x29);
25         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
26             AArch64.SystemAccessTrap(EL2, 0x29);
27         elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
28             AArch64.SystemAccessTrap(EL2, 0x29);
29         elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
30             AArch64.SystemAccessTrap(EL3, 0x29);
31         else
32             return RSP_EL0<63:0>;
33     elseif PSTATE.EL == EL2 then
34         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35             UNDEFINED;
36         elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
37             AArch64.SystemAccessTrap(EL2, 0x29);
38         elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
39             AArch64.SystemAccessTrap(EL2, 0x29);
40         elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             return RSP_EL0<63:0>;
44     elseif PSTATE.EL == EL3 then
45         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
46             UNDEFINED;
47         elseif CPTR_EL3.EC == '0' then
48             AArch64.SystemAccessTrap(EL3, 0x29);
49         else
50             return RSP_EL0<63:0>;

```

**Write using name RSP\_EL0**

The assembler syntax is:

MSR RSP\_EL0, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elseif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          ↪then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7              AArch64.SystemAccessTrap(EL2, 0x29);

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

7         else
8             AArch64.SystemAccessTrap(EL1, 0x29);
9         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10            AArch64.SystemAccessTrap(EL2, 0x29);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14            AArch64.SystemAccessTrap(EL2, 0x29);
15         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16            AArch64.SystemAccessTrap(EL3, 0x29);
17         else
18             RSP_EL0 = ZeroExtend(X[t]);
19     elsif PSTATE.EL == EL1 then
20         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21             UNDEFINED;
22         elsif CPACR_EL1.CEN == 'x0' then
23             AArch64.SystemAccessTrap(EL1, 0x29);
24         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25             AArch64.SystemAccessTrap(EL2, 0x29);
26         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27             AArch64.SystemAccessTrap(EL2, 0x29);
28         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29             AArch64.SystemAccessTrap(EL3, 0x29);
30         else
31             RSP_EL0 = ZeroExtend(X[t]);
32     elsif PSTATE.EL == EL2 then
33         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34             UNDEFINED;
35         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36             AArch64.SystemAccessTrap(EL2, 0x29);
37         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38             AArch64.SystemAccessTrap(EL2, 0x29);
39         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40             AArch64.SystemAccessTrap(EL3, 0x29);
41         else
42             RSP_EL0 = ZeroExtend(X[t]);
43     elsif PSTATE.EL == EL3 then
44         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45             UNDEFINED;
46         elsif CPTR_EL3.EC == '0' then
47             AArch64.SystemAccessTrap(EL3, 0x29);
48         else
49             RSP_EL0 = ZeroExtend(X[t]);

```

### Read using name RCSP\_ELO

The assembler syntax is:

MRS <Ct>, RCSP\_ELO

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

Accessibility:

```

1     if PSTATE.EL == EL0 then
2         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3             UNDEFINED;
4         elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5             → then
6             if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7                 AArch64.SystemAccessTrap(EL2, 0x29);
8             else
9                 AArch64.SystemAccessTrap(EL1, 0x29);
10            elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
11                AArch64.SystemAccessTrap(EL2, 0x29);
12            elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13                AArch64.SystemAccessTrap(EL2, 0x29);
14            elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

14     AArch64.SystemAccessTrap(EL2, 0x29);
15     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16         AArch64.SystemAccessTrap(EL3, 0x29);
17     else
18         return RSP_EL0;
19 elsif PSTATE.EL == EL1 then
20     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21         UNDEFINED;
22     elsif CPACR_EL1.CEN == 'x0' then
23         AArch64.SystemAccessTrap(EL1, 0x29);
24     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25         AArch64.SystemAccessTrap(EL2, 0x29);
26     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27         AArch64.SystemAccessTrap(EL2, 0x29);
28     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29         AArch64.SystemAccessTrap(EL3, 0x29);
30     else
31         return RSP_EL0;
32 elsif PSTATE.EL == EL2 then
33     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34         UNDEFINED;
35     elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36         AArch64.SystemAccessTrap(EL2, 0x29);
37     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38         AArch64.SystemAccessTrap(EL2, 0x29);
39     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40         AArch64.SystemAccessTrap(EL3, 0x29);
41     else
42         return RSP_EL0;
43 elsif PSTATE.EL == EL3 then
44     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45         UNDEFINED;
46     elsif CPTR_EL3.EC == '0' then
47         AArch64.SystemAccessTrap(EL3, 0x29);
48     else
49         return RSP_EL0;

```

**Write using name RCSP\_ELO**

The assembler syntax is:

MSR RCSP\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b111	0b0100	0b0001	0b011

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          <-then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7              AArch64.SystemAccessTrap(EL2, 0x29);
8          else
9              AArch64.SystemAccessTrap(EL1, 0x29);
10         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
11             AArch64.SystemAccessTrap(EL2, 0x29);
12         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13             AArch64.SystemAccessTrap(EL2, 0x29);
14         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
15             AArch64.SystemAccessTrap(EL2, 0x29);
16         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17             AArch64.SystemAccessTrap(EL3, 0x29);
18         else
19             RSP_EL0 = C[t];
20     elsif PSTATE.EL == EL1 then
21         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
21     UNDEFINED;
22     elsif CPACR_EL1.CEN == 'x0' then
23         AArch64.SystemAccessTrap(EL1, 0x29);
24     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25         AArch64.SystemAccessTrap(EL2, 0x29);
26     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27         AArch64.SystemAccessTrap(EL2, 0x29);
28     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29         AArch64.SystemAccessTrap(EL3, 0x29);
30     else
31         RSP_EL0 = C[t];
32     elsif PSTATE.EL == EL2 then
33         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34             UNDEFINED;
35         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36             AArch64.SystemAccessTrap(EL2, 0x29);
37         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38             AArch64.SystemAccessTrap(EL2, 0x29);
39         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40             AArch64.SystemAccessTrap(EL3, 0x29);
41         else
42             RSP_EL0 = C[t];
43     elsif PSTATE.EL == EL3 then
44         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45             UNDEFINED;
46         elsif CPTR_EL3.EC == '0' then
47             AArch64.SystemAccessTrap(EL3, 0x29);
48         else
49             RSP_EL0 = C[t];
```



### 3.2.35 RTPIDR\_EL0, Restricted Read/Write Software Thread ID Register

The RTPIDR\_EL0 characteristics are:

#### Purpose

Provides a location where software can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes


RTPIDR\_EL0 is a 129-bit register.

#### Configuration

This register is present only when Morello is implemented. Otherwise, direct accesses to RTPIDR\_EL0 are UNDEFINED.

#### Field descriptions

The RTPIDR\_EL0 bit assignments are:



#### Bits [128:0]

Restricted Thread ID. The version of the Thread ID when the PE is in Restricted.

This field resets to an architecturally UNKNOWN value.

#### Accessing the RTPIDR\_EL0

Access to RTPIDR\_EL0 via MSR and MRS instructions is only possible when the PE is in Executive.

When the PE is in Restricted, operations which use TPIDR\_ELx or CTPIDR\_ELx access RTPIDR\_EL0.

#### Read using name RTPIDR\_EL0

The assembler syntax is:

MRS <Xt>, RTPIDR\_EL0

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          ↪then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7              AArch64.SystemAccessTrap(EL2, 0x29);
8          else
9              AArch64.SystemAccessTrap(EL1, 0x29);
10         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
11             AArch64.SystemAccessTrap(EL2, 0x29);
12         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13             AArch64.SystemAccessTrap(EL2, 0x29);
14         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
15             AArch64.SystemAccessTrap(EL2, 0x29);
16         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17             AArch64.SystemAccessTrap(EL3, 0x29);
18         else
19             return RTPIDR_EL0<63:0>;
20     elsif PSTATE.EL == EL1 then
21         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22             UNDEFINED;
23         elsif CPACR_EL1.CEN == 'x0' then
24             AArch64.SystemAccessTrap(EL1, 0x29);
25         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
26             AArch64.SystemAccessTrap(EL2, 0x29);
27         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
28             AArch64.SystemAccessTrap(EL2, 0x29);
29         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
30             AArch64.SystemAccessTrap(EL3, 0x29);
31         else
32             return RTPIDR_EL0<63:0>;
33     elsif PSTATE.EL == EL2 then
34         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35             UNDEFINED;
36         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
37             AArch64.SystemAccessTrap(EL2, 0x29);
38         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
39             AArch64.SystemAccessTrap(EL2, 0x29);
40         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             return RTPIDR_EL0<63:0>;
44     elsif PSTATE.EL == EL3 then
45         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
46             UNDEFINED;
47         elsif CPTR_EL3.EC == '0' then
48             AArch64.SystemAccessTrap(EL3, 0x29);
49         else
50             return RTPIDR_EL0<63:0>;

```

**Write using name RTPIDR\_EL0**

The assembler syntax is:

MSR RTPIDR\_EL0, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          ↪then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

6      AArch64.SystemAccessTrap(EL2, 0x29);
7      else
8          AArch64.SystemAccessTrap(EL1, 0x29);
9      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
10         AArch64.SystemAccessTrap(EL2, 0x29);
11      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
12         AArch64.SystemAccessTrap(EL2, 0x29);
13      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14         AArch64.SystemAccessTrap(EL2, 0x29);
15      elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16         AArch64.SystemAccessTrap(EL3, 0x29);
17      else
18         RTPIDR_ELO = ZeroExtend(X[t]);
19  elsif PSTATE.EL == EL1 then
20      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21         UNDEFINED;
22      elsif CPACR_EL1.CEN == 'x0' then
23         AArch64.SystemAccessTrap(EL1, 0x29);
24      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
25         AArch64.SystemAccessTrap(EL2, 0x29);
26      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
27         AArch64.SystemAccessTrap(EL2, 0x29);
28      elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
29         AArch64.SystemAccessTrap(EL3, 0x29);
30      else
31         RTPIDR_ELO = ZeroExtend(X[t]);
32  elsif PSTATE.EL == EL2 then
33      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
34         UNDEFINED;
35      elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
36         AArch64.SystemAccessTrap(EL2, 0x29);
37      elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
38         AArch64.SystemAccessTrap(EL2, 0x29);
39      elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
40         AArch64.SystemAccessTrap(EL3, 0x29);
41      else
42         RTPIDR_ELO = ZeroExtend(X[t]);
43  elsif PSTATE.EL == EL3 then
44      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
45         UNDEFINED;
46      elsif CPTR_EL3.EC == '0' then
47         AArch64.SystemAccessTrap(EL3, 0x29);
48      else
49         RTPIDR_ELO = ZeroExtend(X[t]);

```

### Read using name TPIDR\_ELO

The assembler syntax is:

```
MRS <Xt>, TPIDR_ELO
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          return RTPIDR_ELO<63:0>;
4      else
5          return TPIDR_ELO<63:0>;
6  elsif PSTATE.EL == EL1 then
7      return TPIDR_ELO<63:0>;
8  elsif PSTATE.EL == EL2 then
9      return TPIDR_ELO<63:0>;
10 elsif PSTATE.EL == EL3 then
11     return TPIDR_ELO<63:0>;

```

### Write using name *TPIDR\_EL0*

The assembler syntax is:

```
MSR TPIDR_EL0, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3         RTPIDR_EL0 = ZeroExtend(X[t]);
4     else
5         TPIDR_EL0 = ZeroExtend(X[t]);
6 elseif PSTATE.EL == EL1 then
7     TPIDR_EL0 = ZeroExtend(X[t]);
8 elseif PSTATE.EL == EL2 then
9     TPIDR_EL0 = ZeroExtend(X[t]);
10 elseif PSTATE.EL == EL3 then
11     TPIDR_EL0 = ZeroExtend(X[t]);

```

### Read using name *TPIDR\_EL1*

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
5         return RTPIDR_EL0<63:0>;
6     else
7         return TPIDR_EL1<63:0>;
8 elseif PSTATE.EL == EL2 then
9     return TPIDR_EL1<63:0>;
10 elseif PSTATE.EL == EL3 then
11     return TPIDR_EL1<63:0>;

```

### Write using name *TPIDR\_EL1*

The assembler syntax is:

```
MSR TPIDR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
5         RTPIDR_EL0 = ZeroExtend(X[t]);
6     else
7         TPIDR_EL1 = ZeroExtend(X[t]);
8 elseif PSTATE.EL == EL2 then
9     TPIDR_EL1 = ZeroExtend(X[t]);
10 elseif PSTATE.EL == EL3 then
11     TPIDR_EL1 = ZeroExtend(X[t]);
    
```

### Read using name *TPIDR\_EL2*

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7         return RTPIDR_EL0<63:0>;
8     else
9         return TPIDR_EL2<63:0>;
10 elseif PSTATE.EL == EL3 then
11     return TPIDR_EL2<63:0>;
    
```

### Write using name *TPIDR\_EL2*

The assembler syntax is:

```
MSR TPIDR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          RTPIDR_EL0 = ZeroExtend(X[t]);
8      else
9          TPIDR_EL2 = ZeroExtend(X[t]);
10  elsif PSTATE.EL == EL3 then
11      TPIDR_EL2 = ZeroExtend(X[t]);

```

### Read using name *TPIDR\_EL3*

The assembler syntax is:

MRS <Xt>, TPIDR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9          return RTPIDR_EL0<63:0>;
10     else
11         return TPIDR_EL3<63:0>;

```

### Write using name *TPIDR\_EL3*

The assembler syntax is:

MSR TPIDR\_EL3, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9          RTPIDR_EL0 = ZeroExtend(X[t]);
10     else
11         TPIDR_EL3 = ZeroExtend(X[t]);

```

### Read using name RCTPIDR\_ELO

The assembler syntax is:

MRS <Ct>, RCTPIDR\_ELO

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          <->then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7              AArch64.SystemAccessTrap(EL2, 0x29);
8          else
9              AArch64.SystemAccessTrap(EL1, 0x29);
10         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
11             AArch64.SystemAccessTrap(EL2, 0x29);
12         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13             AArch64.SystemAccessTrap(EL2, 0x29);
14         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
15             AArch64.SystemAccessTrap(EL2, 0x29);
16         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17             AArch64.SystemAccessTrap(EL3, 0x29);
18         else
19             return RCTPIDR_ELO;
20     elsif PSTATE.EL == EL1 then
21         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22             UNDEFINED;
23         elsif CPACR_EL1.CEN == 'x0' then
24             AArch64.SystemAccessTrap(EL1, 0x29);
25         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
26             AArch64.SystemAccessTrap(EL2, 0x29);
27         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
28             AArch64.SystemAccessTrap(EL2, 0x29);
29         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
30             AArch64.SystemAccessTrap(EL3, 0x29);
31         else
32             return RCTPIDR_ELO;
33     elsif PSTATE.EL == EL2 then
34         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35             UNDEFINED;
36         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
37             AArch64.SystemAccessTrap(EL2, 0x29);
38         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
39             AArch64.SystemAccessTrap(EL2, 0x29);
40         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             return RCTPIDR_ELO;
44     elsif PSTATE.EL == EL3 then
45         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
46             UNDEFINED;
47         elsif CPTR_EL3.EC == '0' then
48             AArch64.SystemAccessTrap(EL3, 0x29);
49         else
50             return RCTPIDR_ELO;

```

### Write using name RCTPIDR\_ELO

The assembler syntax is:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

MSR RCTPIDR\_EL0, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          UNDEFINED;
4      elsif !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11'
5          <-then
6          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
7              AArch64.SystemAccessTrap(EL2, 0x29);
8          else
9              AArch64.SystemAccessTrap(EL1, 0x29);
10         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
11             AArch64.SystemAccessTrap(EL2, 0x29);
12         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13             AArch64.SystemAccessTrap(EL2, 0x29);
14         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
15             AArch64.SystemAccessTrap(EL2, 0x29);
16         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
17             AArch64.SystemAccessTrap(EL3, 0x29);
18         else
19             RCTPIDR_EL0 = C[t];
20     elsif PSTATE.EL == EL1 then
21         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22             UNDEFINED;
23         elsif CPACR_EL1.CEN == 'x0' then
24             AArch64.SystemAccessTrap(EL1, 0x29);
25         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
26             AArch64.SystemAccessTrap(EL2, 0x29);
27         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
28             AArch64.SystemAccessTrap(EL2, 0x29);
29         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
30             AArch64.SystemAccessTrap(EL3, 0x29);
31         else
32             RCTPIDR_EL0 = C[t];
33     elsif PSTATE.EL == EL2 then
34         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35             UNDEFINED;
36         elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
37             AArch64.SystemAccessTrap(EL2, 0x29);
38         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
39             AArch64.SystemAccessTrap(EL2, 0x29);
40         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             RCTPIDR_EL0 = C[t];
44     elsif PSTATE.EL == EL3 then
45         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
46             UNDEFINED;
47         elsif CPTR_EL3.EC == '0' then
48             AArch64.SystemAccessTrap(EL3, 0x29);
49         else
50             RCTPIDR_EL0 = C[t];

```

### Read using name CTPIDR\_EL0

The assembler syntax is:

MRS <Ct>, CTPIDR\_EL0

The encoding for this is in the System instruction encoding space:



op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4             AArch64.SystemAccessTrap(EL2, 0x29);
5         else
6             AArch64.SystemAccessTrap(EL1, 0x29);
7         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8             AArch64.SystemAccessTrap(EL2, 0x29);
9         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10            AArch64.SystemAccessTrap(EL2, 0x29);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14            AArch64.SystemAccessTrap(EL3, 0x29);
15         elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16            return TPIDR_EL0;
17         else
18            return TPIDR_EL0;
19     elsif PSTATE.EL == EL1 then
20         if CPACR_EL1.CEN == 'x0' then
21             AArch64.SystemAccessTrap(EL1, 0x29);
22         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23             AArch64.SystemAccessTrap(EL2, 0x29);
24         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25             AArch64.SystemAccessTrap(EL2, 0x29);
26         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27             AArch64.SystemAccessTrap(EL3, 0x29);
28         else
29             return TPIDR_EL0;
30     elsif PSTATE.EL == EL2 then
31         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
32             AArch64.SystemAccessTrap(EL2, 0x29);
33         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
34             AArch64.SystemAccessTrap(EL2, 0x29);
35         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36             AArch64.SystemAccessTrap(EL3, 0x29);
37         else
38             return TPIDR_EL0;
39     elsif PSTATE.EL == EL3 then
40         if CPTR_EL3.EC == '0' then
41             AArch64.SystemAccessTrap(EL3, 0x29);
42         else
43             return TPIDR_EL0;

```

**Write using name CTPIDR\_EL0**

The assembler syntax is:

```
MSR CTPIDR_EL0, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4             AArch64.SystemAccessTrap(EL2, 0x29);

```

```

5      else
6          AArch64.SystemAccessTrap(EL1, 0x29);
7      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8          AArch64.SystemAccessTrap(EL2, 0x29);
9      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10         AArch64.SystemAccessTrap(EL2, 0x29);
11      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12         AArch64.SystemAccessTrap(EL2, 0x29);
13      elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14         AArch64.SystemAccessTrap(EL3, 0x29);
15      elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16         RTPIDR_EL0 = C[t];
17      else
18         TPIDR_EL0 = C[t];
19  elseif PSTATE.EL == EL1 then
20      if CPACR_EL1.CEN == 'x0' then
21         AArch64.SystemAccessTrap(EL1, 0x29);
22      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23         AArch64.SystemAccessTrap(EL2, 0x29);
24      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25         AArch64.SystemAccessTrap(EL2, 0x29);
26      elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27         AArch64.SystemAccessTrap(EL3, 0x29);
28      else
29         TPIDR_EL0 = C[t];
30  elseif PSTATE.EL == EL2 then
31      if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
32         AArch64.SystemAccessTrap(EL2, 0x29);
33      elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
34         AArch64.SystemAccessTrap(EL2, 0x29);
35      elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36         AArch64.SystemAccessTrap(EL3, 0x29);
37      else
38         TPIDR_EL0 = C[t];
39  elseif PSTATE.EL == EL3 then
40      if CPTR_EL3.EC == '0' then
41         AArch64.SystemAccessTrap(EL3, 0x29);
42      else
43         TPIDR_EL0 = C[t];

```

### Read using name CTPIDR\_EL1

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      if CPACR_EL1.CEN == 'x0' then
5         AArch64.SystemAccessTrap(EL1, 0x29);
6      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8      elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13         return RTPIDR_EL0;
14     else
15         return TPIDR_EL1;
16  elseif PSTATE.EL == EL2 then
17     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
18         AArch64.SystemAccessTrap(EL2, 0x29);

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

19     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
20         AArch64.SystemAccessTrap(EL2, 0x29);
21     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22         AArch64.SystemAccessTrap(EL3, 0x29);
23     else
24         return TPIDR_EL1;
25     elsif PSTATE.EL == EL3 then
26         if CPTR_EL3.EC == '0' then
27             AArch64.SystemAccessTrap(EL3, 0x29);
28         else
29             return TPIDR_EL1;

```

### Write using name CTPIDR\_EL1

The assembler syntax is:

```
MSR CTPIDR_EL1, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if CPACR_EL1.CEN == 'x0' then
5          AArch64.SystemAccessTrap(EL1, 0x29);
6      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7          AArch64.SystemAccessTrap(EL2, 0x29);
8      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11         AArch64.SystemAccessTrap(EL3, 0x29);
12     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13         RTPIDR_EL0 = C[t];
14     else
15         TPIDR_EL1 = C[t];
16     elsif PSTATE.EL == EL2 then
17         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
18             AArch64.SystemAccessTrap(EL2, 0x29);
19         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
20             AArch64.SystemAccessTrap(EL2, 0x29);
21         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22             AArch64.SystemAccessTrap(EL3, 0x29);
23         else
24             TPIDR_EL1 = C[t];
25     elsif PSTATE.EL == EL3 then
26         if CPTR_EL3.EC == '0' then
27             AArch64.SystemAccessTrap(EL3, 0x29);
28         else
29             TPIDR_EL1 = C[t];

```

### Read using name CTPIDR\_EL2

The assembler syntax is:

```
MRS <Ct>, CTPIDR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13        return RTPIDR_EL0;
14    else
15        return TPIDR_EL2;
16 elseif PSTATE.EL == EL3 then
17     if CPTR_EL3.EC == '0' then
18         AArch64.SystemAccessTrap(EL3, 0x29);
19     else
20         return TPIDR_EL2;
    
```

**Write using name CTPIDR\_EL2**

The assembler syntax is:

MSR CTPIDR\_EL2, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13        RTPIDR_EL0 = C[t];
14    else
15        TPIDR_EL2 = C[t];
16 elseif PSTATE.EL == EL3 then
17     if CPTR_EL3.EC == '0' then
18         AArch64.SystemAccessTrap(EL3, 0x29);
19     else
20         TPIDR_EL2 = C[t];
    
```

**Read using name CTPIDR\_EL3**

The assembler syntax is:

Chapter 3. Register definitions  
 3.2. Alphabetical list of registers

MRS <Ct>, CTPIDR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9         AArch64.SystemAccessTrap(EL3, 0x29);
10    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11        return RTPIDR_EL0;
12    else
13        return TPIDR_EL3;
```

**Write using name CTPIDR\_EL3**

The assembler syntax is:

MSR CTPIDR\_EL3, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9         AArch64.SystemAccessTrap(EL3, 0x29);
10    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11        RTPIDR_EL0 = C[t];
12    else
13        TPIDR_EL3 = C[t];
```

### 3.2.36 SP\_EL0, Stack Pointer (EL0)

The SP\_EL0 characteristics are:

#### Purpose

Holds the capability stack pointer associated with EL0 and Executive state. At higher Exception levels, this is used as the current capability stack pointer when the value of SPSel.SP is 0 and the PE is in Executive.


#### Attributes

SP\_EL0 is a 129-bit register.

#### Field descriptions

The SP\_EL0 bit assignments are:

#### When Morello is implemented:




#### Bits [128:0]

Stack pointer

This field resets to an architecturally UNKNOWN value.

#### When Morello is not implemented:



#### Bits [63:0]

Stack pointer.

This field resets to an architecturally UNKNOWN value.

#### Accessing the SP\_EL0

When the value of PSTATE.SP is 0 and the PE is in Executive, this register is accessible at all Exception levels as

the current stack pointer.

**Read using name SP\_ELO**

The assembler syntax is:

MRS <Xt>, SP\_ELO

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if PSTATE.SP == '0' then
5          UNDEFINED;
6          elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7              UNDEFINED;
8          else
9              return SP_ELO<63:0>;
10  elsif PSTATE.EL == EL2 then
11      if PSTATE.SP == '0' then
12          UNDEFINED;
13          elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
14              UNDEFINED;
15          else
16              return SP_ELO<63:0>;
17  elsif PSTATE.EL == EL3 then
18      if PSTATE.SP == '0' then
19          UNDEFINED;
20          elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21              UNDEFINED;
22          else
23              return SP_ELO<63:0>;
  
```

**Write using name SP\_ELO**

The assembler syntax is:

MSR SP\_ELO, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if PSTATE.SP == '0' then
5          UNDEFINED;
6          elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7              UNDEFINED;
8          else
9              SP_ELO = ZeroExtend(X[t]);
10  elsif PSTATE.EL == EL2 then
11      if PSTATE.SP == '0' then
  
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

12     UNDEFINED;
13     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
14         UNDEFINED;
15     else
16         SP_ELO = ZeroExtend(X[t]);
17 elsif PSTATE.EL == EL3 then
18     if PSTATE.SP == '0' then
19         UNDEFINED;
20     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
21         UNDEFINED;
22     else
23         SP_ELO = ZeroExtend(X[t]);

```

**Read using name CSP\_ELO**

The assembler syntax is:

MRS <Ct>, CSP\_ELO

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     if PSTATE.SP == '0' then
5         UNDEFINED;
6     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7         UNDEFINED;
8     elsif CPACR_EL1.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL1, 0x29);
10    elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11        AArch64.SystemAccessTrap(EL2, 0x29);
12    elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13        AArch64.SystemAccessTrap(EL2, 0x29);
14    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15        AArch64.SystemAccessTrap(EL3, 0x29);
16    else
17        return SP_ELO;
18 elsif PSTATE.EL == EL2 then
19     if PSTATE.SP == '0' then
20         UNDEFINED;
21     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22         UNDEFINED;
23     elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
24         AArch64.SystemAccessTrap(EL2, 0x29);
25     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
26         AArch64.SystemAccessTrap(EL2, 0x29);
27     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
28         AArch64.SystemAccessTrap(EL3, 0x29);
29     else
30         return SP_ELO;
31 elsif PSTATE.EL == EL3 then
32     if PSTATE.SP == '0' then
33         UNDEFINED;
34     elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35         UNDEFINED;
36     elsif CPTR_EL3.EC == '0' then
37         AArch64.SystemAccessTrap(EL3, 0x29);
38     else
39         return SP_ELO;

```



### Write using name `CSP_ELO`

The assembler syntax is:

```
MSR CSP_ELO, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0001	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      if PSTATE.SP == '0' then
5          UNDEFINED;
6          elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7              UNDEFINED;
8              elseif CPACR_EL1.CEN == 'x0' then
9                  AArch64.SystemAccessTrap(EL1, 0x29);
10             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
11                 AArch64.SystemAccessTrap(EL2, 0x29);
12             elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13                 AArch64.SystemAccessTrap(EL2, 0x29);
14             elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15                 AArch64.SystemAccessTrap(EL3, 0x29);
16             else
17                 SP_ELO = C[t];
18         elseif PSTATE.EL == EL2 then
19             if PSTATE.SP == '0' then
20                 UNDEFINED;
21                 elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
22                     UNDEFINED;
23                     elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
24                         AArch64.SystemAccessTrap(EL2, 0x29);
25                     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
26                         AArch64.SystemAccessTrap(EL2, 0x29);
27                     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
28                         AArch64.SystemAccessTrap(EL3, 0x29);
29                     else
30                         SP_ELO = C[t];
31         elseif PSTATE.EL == EL3 then
32             if PSTATE.SP == '0' then
33                 UNDEFINED;
34                 elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
35                     UNDEFINED;
36                 elseif CPTR_EL3.EC == '0' then
37                     AArch64.SystemAccessTrap(EL3, 0x29);
38             else
39                 SP_ELO = C[t];

```

### 3.2.37 SP\_EL1, Stack Pointer (EL1)

The SP\_EL1 characteristics are:

#### Purpose

Holds the capability stack pointer associated with EL1 and Executive. When executing at EL1, the values of SPSel.SP and the Executive bit of PCC determine the current capability stack pointer:

SPSel.SP	Executive bit of PCC	Current stack pointer
0bx	0b0	RSP_EL0
0b0	0b1	SP_EL0
0b1	0b1	SP_EL1


#### Attributes

SP\_EL1 is a 129-bit register.

#### Field descriptions

The SP\_EL1 bit assignments are:

#### When Morello is implemented:




#### Bits [128:0]

Stack pointer

This field resets to an architecturally UNKNOWN value.

#### When Morello is not implemented:



#### Bits [63:0]

Stack pointer.

This field resets to an architecturally UNKNOWN value.

### Accessing the SP\_EL1

This accessibility information only applies to accesses using the MRS or MSR instructions.

When the value of SPSel.SP is 1, this register is also accessible at EL1 as the current stack pointer.

When the value of SPSel.SP is 0, SP\_ELO is used as the current stack pointer at all Exception levels.

#### Read using name SP\_EL1

The assembler syntax is:

```
MRS <Xt>, SP_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7         UNDEFINED;
8     else
9         return SP_EL1<63:0>;
10 elseif PSTATE.EL == EL3 then
11     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
12         UNDEFINED;
13     else
14         return SP_EL1<63:0>;

```

#### Write using name SP\_EL1

The assembler syntax is:

```
MSR SP_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7         UNDEFINED;
8     else
9         SP_EL1 = ZeroExtend(X[t]);
10 elseif PSTATE.EL == EL3 then

```

```

11     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
12         UNDEFINED;
13     else
14         SP_EL1 = ZeroExtend(X[t]);
  
```

### Read using name *CSP\_EL1*

The assembler syntax is:

MRS <Ct>, CSP\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          UNDEFINED;
8      elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11         AArch64.SystemAccessTrap(EL2, 0x29);
12     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13         AArch64.SystemAccessTrap(EL3, 0x29);
14     else
15         return SP_EL1;
16  elsif PSTATE.EL == EL3 then
17     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
18         UNDEFINED;
19     elsif CPTR_EL3.EC == '0' then
20         AArch64.SystemAccessTrap(EL3, 0x29);
21     else
22         return SP_EL1;
  
```

### Write using name *CSP\_EL1*

The assembler syntax is:

MSR CSP\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0001	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
  
```

```
7      UNDEFINED;
8      elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
9          AArch64.SystemAccessTrap(EL2, 0x29);
10     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
11         AArch64.SystemAccessTrap(EL2, 0x29);
12     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
13         AArch64.SystemAccessTrap(EL3, 0x29);
14     else
15         SP_EL1 = C[t];
16     elsif PSTATE.EL == EL3 then
17         if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
18             UNDEFINED;
19         elsif CPTR_EL3.EC == '0' then
20             AArch64.SystemAccessTrap(EL3, 0x29);
21         else
22             SP_EL1 = C[t];
```

### 3.2.38 SP\_EL2, Stack Pointer (EL2)

The SP\_EL2 characteristics are:

#### Purpose

Holds the capability stack pointer associated with EL2 and Executive state. When executing at EL2, the values of SPSel.SP and the Executive bit of PCC determine the current capability stack pointer:

SPSel.SP	Executive bit of PCC	Current stack pointer
0bx	0b0	RSP_EL0
0b0	0b1	SP_EL0
0b1	0b1	SP_EL2

#### Attributes

SP\_EL2 is a 129-bit register.


#### Configuration

This register has no effect if EL2 is not enabled in the current Security state.

#### Field descriptions

The SP\_EL2 bit assignments are:

**When Morello is implemented:**




#### Bits [128:0]

Stack pointer

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Stack pointer.

This field resets to an architecturally UNKNOWN value.

**Accessing the SP\_EL2**

This accessibility information only applies to accesses using the MRS or MSR instructions.

When the value of SPSel.SP is 1, this register is also accessible at EL2 as the current stack pointer.

When the value of SPSel.SP is 0, SP\_ELO is used as the current stack pointer at all Exception levels.

**Read using name SP\_EL2**

The assembler syntax is:

```
MRS <Xt>, SP_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

**Accessibility:**

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elseif PSTATE.EL == EL2 then
6      UNDEFINED;
7  elseif PSTATE.EL == EL3 then
8      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9          UNDEFINED;
10     else
11         return SP_EL2<63:0>;

```

**Write using name SP\_EL2**

The assembler syntax is:

```
MSR SP_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elsif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9         UNDEFINED;
10    else
11        SP_EL2 = ZeroExtend(X[t]);
  
```

**Read using name CSP\_EL2**

The assembler syntax is:

MRS <Ct>, CSP\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elsif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9         UNDEFINED;
10    elsif CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    else
13        return SP_EL2;
  
```

**Write using name CSP\_EL2**

The assembler syntax is:

MSR CSP\_EL2, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0001	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elsif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elsif PSTATE.EL == EL3 then
  
```



## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
8   if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then  
9       UNDEFINED;  
10  elseif CPTR_EL3.EC == '0' then  
11      AArch64.SystemAccessTrap(EL3, 0x29);  
12  else  
13      SP_EL2 = C[t];
```

### 3.2.39 SP\_EL3, Stack Pointer (EL3)

The SP\_EL3 characteristics are:

#### Purpose

Holds the capability stack pointer associated with EL3. When executing at EL3, the values of SPSel.SP and the Executive bit of PCC determine the current capability stack pointer:

SPSel.SP	Executive bit of PCC	Current stack pointer
0bx	0b0	RSP_ELO
0b0	0b1	SP_ELO
0b1	0b1	SP_EL3

#### Attributes

SP\_EL3 is a 129-bit register.


#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to SP\_EL3 are UNDEFINED.

#### Field descriptions

The SP\_EL3 bit assignments are:

**When Morello is implemented:**




#### Bits [128:0]

Stack pointer

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Stack pointer.

This field resets to an architecturally UNKNOWN value.

### Accessing the SP\_EL3

This register is not accessible using MRS and MSR instructions.

When the value of SPSel.SP is 1, this register is accessible at EL3 as the current stack pointer.

When the value of SPSel.SP is 0, [SP\\_ELO](#) is used as the current stack pointer at all Exception levels.

### 3.2.40 SPSR\_EL1, Saved Program Status Register (EL1)

The SPSR\_EL1 characteristics are:

#### Purpose

Holds the saved process state when an exception is taken to EL1.

#### Attributes

SPSR\_EL1 is a 64-bit register.


#### Configuration

AArch64 System register SPSR\_EL1[31:0] is architecturally mapped to AArch32 System register SPSR\_svc[31:0].

#### Field descriptions

The SPSR\_EL1 bit assignments are:

**When exception taken from AArch32 state:**



An exception return from EL1 using AArch64 makes SPSR\_EL1 become UNKNOWN.

#### Bits [63:32]

Reserved, RES0.

#### N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL1, and copied to PSTATE.N on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL1, and copied to PSTATE.Z on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL1, and copied to PSTATE.C on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

#### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL1, and copied to PSTATE.V on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Q, bit [27]**

Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to EL1, and copied to PSTATE.Q on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**IT[1:0], bits [26:25]**

If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to EL1, and copied to PSTATE.IT[1:0] on executing an exception return operation in EL1.

On executing an exception return operation in EL1 SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**Bit [24]**

Reserved, RES0.

**SSBS, bit [23]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL1, and copied to PSTATE.SSBS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL1, and copied to PSTATE.PAN on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on taking an exception to EL1, and conditionally copied to PSTATE.SS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL1, and copied to PSTATE.IL on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**GE, bits [19:16]**

Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to EL1, and copied to PSTATE.GE on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**IT[7:2], bits [15:10]**

If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to EL1, and copied to PSTATE.IT[7:2] on executing an exception return operation in EL1.

SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**E, bit [9]**

Endianness. Set to the value of PSTATE.E on taking an exception to EL1, and copied to PSTATE.E on executing an exception return operation in EL1.

If the implementation does not support big-endian operation, SPSR\_EL1.E is RES0. If the implementation does not support little-endian operation, SPSR\_EL1.E is RES1. On executing an exception return operation in EL1, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES1.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL1, and copied to PSTATE.A on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL1, and copied to PSTATE.I on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL1, and copied to PSTATE.F on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**T, bit [5]**

T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to EL1, and copied to PSTATE.T on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**M[4], bit [4]**

Execution state. Set to 0b1, the value of PSTATE.nRW, on taking an exception to EL1 from AArch32 state, and copied to PSTATE.nRW on executing an exception return operation in EL1.

Value	Meaning
0b1	AArch32 execution state.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**


AArch32 Mode. Set to the value of PSTATE.M[3:0] on taking an exception to EL1, and copied to PSTATE.M[3:0] on executing an exception return operation in EL1.

Value	Meaning
0b0000	User.
0b0001	FIQ.
0b0010	IRQ.
0b0011	Supervisor.
0b0111	Abort.
0b1011	Undefined.
0b1111	System.

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL1 is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm®Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**When exception taken from AArch64 state:**



An exception return from EL1 using AArch64 makes SPSR\_EL1 become UNKNOWN.

**Bits [63:32]**

Reserved, RES0.

**N, bit [31]**

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL1, and copied to PSTATE.N on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Z, bit [30]**

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL1, and copied to PSTATE.Z on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**C, bit [29]**

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL1, and copied to PSTATE.C on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**V, bit [28]**

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL1, and copied to PSTATE.V on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Bit [27]**

Reserved, RES0.

**C64, bit [26]**

**When Morello is implemented:**

Current instruction set state. Set to the value of PSTATE.C64 on taking an exception to EL1, and copied to PSTATE.C64 on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bit [25:24]**

Reserved, RES0.

**UAO, bit [23]**

**When ARMv8.2-UAO is implemented:**

User Access Override. Set to the value of PSTATE.UAO on taking an exception to EL1, and copied to PSTATE.UAO on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL1, and copied to PSTATE.PAN on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**



RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on taking an exception to EL1, and conditionally copied to PSTATE.SS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL1, and copied to PSTATE.IL on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Bits [19:13]**

Reserved, RES0.

**SSBS, bit [12]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL1, and copied to PSTATE.SSBS on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bits [11:10]**

Reserved, RES0.

**D, bit [9]**

Debug exception mask. Set to the value of PSTATE.D on taking an exception to EL1, and copied to PSTATE.D on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL1, and copied to PSTATE.A on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL1, and copied to PSTATE.I on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL1, and copied to PSTATE.F on executing an exception return operation in EL1.

This field resets to an architecturally UNKNOWN value.

**Bit [5]**

Reserved, RES0.

**M[4], bit [4]**

Execution state. Set to 0b0, the value of PSTATE.nRW, on taking an exception to EL1 from AArch64 state, and copied to PSTATE.nRW on executing an exception return operation in EL1.

Value	Meaning
0b0	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RES0.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**

AArch64 Exception level and selected Stack Pointer.

Value	Meaning
0b0000	EL0t.
0b0100	EL1t.
0b0101	EL1h.

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL1 is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm®Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on taking an exception to EL1 and copied to PSTATE.EL on executing an exception return operation in EL1.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on taking an exception to EL1 and copied to PSTATE.SP on executing an exception return operation in EL1

This field resets to an architecturally UNKNOWN value.

## Accessing the SPSR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic SPSR\_EL1 or SPSR\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

### Read using name SPSR\_EL1

The assembler syntax is:

```
MRS <Xt>, SPSR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     return SPSR_EL1;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         return SPSR_EL2;
8     else
9         return SPSR_EL1;
10 elseif PSTATE.EL == EL3 then
11     return SPSR_EL1;
```

### Write using name *SPSR\_EL1*

The assembler syntax is:

```
MSR SPSR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     SPSR_EL1 = X[t];
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         SPSR_EL2 = X[t];
8     else
9         SPSR_EL1 = X[t];
10 elseif PSTATE.EL == EL3 then
11     SPSR_EL1 = X[t];
```

### Read using name *SPSR\_EL12*

The assembler syntax is:

```
MRS <Xt>, SPSR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b000

Accessibility:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          return SPSR_EL1;
8      else
9          UNDEFINED;
10  elsif PSTATE.EL == EL3 then
11      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
12          return SPSR_EL1;
13      else
14          UNDEFINED;

```

**Write using name SPSR\_EL12**

The assembler syntax is:

```
MSR SPSR_EL12, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b0100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          SPSR_EL1 = X[t];
8      else
9          UNDEFINED;
10  elsif PSTATE.EL == EL3 then
11      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
12          SPSR_EL1 = X[t];
13      else
14          UNDEFINED;

```

**Read using name SPSR\_EL2**

The assembler syntax is:

```
MRS <Xt>, SPSR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
5 elseif PSTATE.EL == EL2 then  
6     return SPSR_EL2;  
7 elseif PSTATE.EL == EL3 then  
8     return SPSR_EL2;
```

**Write using name SPSR\_EL2**

The assembler syntax is:

```
MSR SPSR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

<b>op0</b>	<b>op1</b>	<b>CRn</b>	<b>CRm</b>	<b>op2</b>
0b11	0b100	0b0100	0b0000	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then  
2     UNDEFINED;  
3 elseif PSTATE.EL == EL1 then  
4     UNDEFINED;  
5 elseif PSTATE.EL == EL2 then  
6     SPSR_EL2 = X[t];  
7 elseif PSTATE.EL == EL3 then  
8     SPSR_EL2 = X[t];
```

### 3.2.41 SPSR\_EL2, Saved Program Status Register (EL2)

The SPSR\_EL2 characteristics are:

#### Purpose

Holds the saved process state when an exception is taken to EL2.

#### Attributes

SPSR\_EL2 is a 64-bit register.

#### Configuration


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register SPSR\_EL2[31:0] is architecturally mapped to AArch32 System register SPSR\_hyp[31:0].

#### Field descriptions

The SPSR\_EL2 bit assignments are:

**When exception taken from AArch32 state:**



An exception return from EL2 using AArch64 makes SPSR\_EL2 become UNKNOWN.

#### Bits [63:32]

Reserved, RES0.

#### N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL2, and copied to PSTATE.N on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL2, and copied to PSTATE.Z on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL2, and copied to PSTATE.C on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

#### V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL2, and copied to PSTATE.V on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Q, bit [27]**

Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to EL2, and copied to PSTATE.Q on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**IT[1:0], bits [26:25]**

If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to EL2, and copied to PSTATE.IT[1:0] on executing an exception return operation in EL2.

On executing an exception return operation in EL2 SPSR\_EL2.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**Bit [24]**

Reserved, RES0.

**SSBS, bit [23]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL2, and copied to PSTATE.SSBS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL2, and copied to PSTATE.PAN on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on taking an exception to EL2, and conditionally copied to PSTATE.SS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL2, and copied to PSTATE.IL on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**GE, bits [19:16]**

Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to EL2, and copied to PSTATE.GE on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**IT[7:2], bits [15:10]**

If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to EL2, and copied to PSTATE.IT[7:2] on executing an exception return operation in EL2.

SPSR\_EL2.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**E, bit [9]**

Endianness. Set to the value of PSTATE.E on taking an exception to EL2, and copied to PSTATE.E on executing an exception return operation in EL2.

If the implementation does not support big-endian operation, SPSR\_EL2.E is RES0. If the implementation does not support little-endian operation, SPSR\_EL2.E is RES1. On executing an exception return operation in EL2, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR\_EL2.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR\_EL2.E is RES1.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL2, and copied to PSTATE.A on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL2, and copied to PSTATE.I on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL2, and copied to PSTATE.F on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**T, bit [5]**

T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to EL2, and copied to PSTATE.T on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**M[4], bit [4]**

Execution state. Set to 0b1, the value of PSTATE.nRW, on taking an exception to EL2 from AArch32 state, and copied to PSTATE.nRW on executing an exception return operation in EL2.



Value	Meaning
0b1	AArch32 execution state.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**


AArch32 Mode. Set to the value of PSTATE.M[3:0] on taking an exception to EL2, and copied to PSTATE.M[3:0] on executing an exception return operation in EL2.

Value	Meaning
0b0000	User.
0b0001	FIQ.
0b0010	IRQ.
0b0011	Supervisor.
0b0111	Abort.
0b1010	Hyp.
0b1011	Undefined.
0b1111	System.

Other values are reserved. If SPSR\_EL2.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL2 is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm@Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**When exception taken from AArch64 state:**



An exception return from EL2 using AArch64 makes SPSR\_EL2 become UNKNOWN.

**Bits [63:32]**

Reserved, RES0.

**N, bit [31]**

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL2, and copied to PSTATE.N on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Z, bit [30]**

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL2, and copied to PSTATE.Z on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**C, bit [29]**

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL2, and copied to PSTATE.C on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**V, bit [28]**

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL2, and copied to PSTATE.V on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Bit [27]**

Reserved, RES0.

**C64, bit [26]**

**When Morello is implemented:**

Current instruction set state. Set to the value of PSTATE.C64 on taking an exception to EL2, and copied to PSTATE.C64 on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bit [25:24]**

Reserved, RES0.

**UAO, bit [23]**

**When ARMv8.2-UAO is implemented:**

User Access Override. Set to the value of PSTATE.UAO on taking an exception to EL2, and copied to PSTATE.UAO on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL2, and copied to PSTATE.PAN on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on taking an exception to EL2, and conditionally copied to PSTATE.SS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL2, and copied to PSTATE.IL on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Bits [19:13]**

Reserved, RES0.

**SSBS, bit [12]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL2, and copied to PSTATE.SSBS on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bits [11:10]**

Reserved, RES0.

**D, bit [9]**

Debug exception mask. Set to the value of PSTATE.D on taking an exception to EL2, and copied to PSTATE.D on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL2, and copied to PSTATE.A on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL2, and copied to PSTATE.I on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL2, and copied to PSTATE.F on executing an exception return operation in EL2.

This field resets to an architecturally UNKNOWN value.

**Bit [5]**

Reserved, RES0.

**M[4], bit [4]**

Execution state. Set to 0b0, the value of PSTATE.nRW, on taking an exception to EL2 from AArch64 state, and copied to PSTATE.nRW on executing an exception return operation in EL2.

Value	Meaning
0b0	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RES0.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**

AArch64 Exception level and selected Stack Pointer.

Value	Meaning
0b0000	EL0t.
0b0100	EL1t.
0b0101	EL1h.
0b1000	EL2t.
0b1001	EL2h.

Other values are reserved. If SPSR\_EL2.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL2 is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm@Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on taking an exception to EL2 and copied to PSTATE.EL on executing an exception return operation in EL2.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on taking an exception to EL2 and copied to PSTATE.SP on executing an exception return operation in EL2

This field resets to an architecturally UNKNOWN value.

**Accessing the SPSR\_EL2**

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic SPSR\_EL2 or SPSR\_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

**Read using name SPSR\_EL2**

The assembler syntax is:

Chapter 3. Register definitions  
 3.2. Alphabetical list of registers

MRS <Xt>, SPSR\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     return SPSR_EL2;
7 elseif PSTATE.EL == EL3 then
8     return SPSR_EL2;
```

**Write using name SPSR\_EL2**

The assembler syntax is:

MSR SPSR\_EL2, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b0100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     SPSR_EL2 = X[t];
7 elseif PSTATE.EL == EL3 then
8     SPSR_EL2 = X[t];
```

**Read using name SPSR\_EL1**

The assembler syntax is:

MRS <Xt>, SPSR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
2     UNDEFINED;  
3 elif PSTATE.EL == EL1 then  
4     return SPSR_EL1;  
5 elif PSTATE.EL == EL2 then  
6     if HCR_EL2.E2H == '1' then  
7         return SPSR_EL2;  
8     else  
9         return SPSR_EL1;  
10 elif PSTATE.EL == EL3 then  
11     return SPSR_EL1;
```

**Write using name SPSR\_EL1**

The assembler syntax is:

```
MSR SPSR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0000	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then  
2     UNDEFINED;  
3 elif PSTATE.EL == EL1 then  
4     SPSR_EL1 = X[t];  
5 elif PSTATE.EL == EL2 then  
6     if HCR_EL2.E2H == '1' then  
7         SPSR_EL2 = X[t];  
8     else  
9         SPSR_EL1 = X[t];  
10 elif PSTATE.EL == EL3 then  
11     SPSR_EL1 = X[t];
```

### 3.2.42 SPSR\_EL3, Saved Program Status Register (EL3)

The SPSR\_EL3 characteristics are:

#### Purpose

Holds the saved process state when an exception is taken to EL3.

#### Attributes

SPSR\_EL3 is a 64-bit register.

#### Configuration


AArch64 System register SPSR\_EL3[31:0] can be mapped to AArch32 System register SPSR\_mon[31:0], but this is not architecturally mandated.

This register is present only when HaveEL(EL3). Otherwise, direct accesses to SPSR\_EL3 are UNDEFINED.

#### Field descriptions

The SPSR\_EL3 bit assignments are:

**When exception taken from AArch32 state:**



An exception return from EL3 using AArch64 makes SPSR\_EL1 become UNKNOWN.

#### Bits [63:32]

Reserved, RES0.

#### N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL3, and copied to PSTATE.N on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL3, and copied to PSTATE.Z on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

#### C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL3, and copied to PSTATE.C on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**V, bit [28]**

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL3, and copied to PSTATE.V on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Q, bit [27]**

Overflow or saturation flag. Set to the value of PSTATE.Q on taking an exception to EL3, and copied to PSTATE.Q on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**IT[1:0], bits [26:25]**

If-Then. Set to the value of PSTATE.IT[1:0] on taking an exception to EL3, and copied to PSTATE.IT[1:0] on executing an exception return operation in EL3.

On executing an exception return operation in EL3 SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**Bit [24]**

Reserved, RES0.

**SSBS, bit [23]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL3, and copied to PSTATE.SSBS on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL3, and copied to PSTATE.PAN on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on taking an exception to EL3, and conditionally copied to PSTATE.SS on executing an exception return operation in EL3.



This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL3, and copied to PSTATE.IL on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**GE, bits [19:16]**

Greater than or Equal flags. Set to the value of PSTATE.GE on taking an exception to EL3, and copied to PSTATE.GE on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**IT[7:2], bits [15:10]**

If-Then. Set to the value of PSTATE.IT[7:2] on taking an exception to EL3, and copied to PSTATE.IT[7:2] on executing an exception return operation in EL3.

SPSR\_EL1.IT must contain a value that is valid for the instruction being returned to.

This field resets to an architecturally UNKNOWN value.

**E, bit [9]**

Endianness. Set to the value of PSTATE.E on taking an exception to EL3, and copied to PSTATE.E on executing an exception return operation in EL3.

If the implementation does not support big-endian operation, SPSR\_EL1.E is RES0. If the implementation does not support little-endian operation, SPSR\_EL1.E is RES1. On executing an exception return operation in EL3, if the implementation does not support big-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES0, and if the implementation does not support little-endian operation at the Exception level being returned to, SPSR\_EL1.E is RES1.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

Error interrupt mask. Set to the value of PSTATE.A on taking an exception to EL3, and copied to PSTATE.A on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL3, and copied to PSTATE.I on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL3, and copied to PSTATE.F on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**T, bit [5]**

T32 Instruction set state. Set to the value of PSTATE.T on taking an exception to EL3, and copied to PSTATE.T on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**M[4], bit [4]**

Execution state. Set to 0b1, the value of PSTATE.nRW, on taking an exception to EL3 from AArch32 state, and copied to PSTATE.nRW on executing an exception return operation in EL3.

Value	Meaning
0b1	AArch32 execution state.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**


AArch32 Mode. Set to the value of PSTATE.M[3:0] on taking an exception to EL3, and copied to PSTATE.M[3:0] on executing an exception return operation in EL3.

Value	Meaning
0b0000	User.
0b0001	FIQ.
0b0010	IRQ.
0b0011	Supervisor.
0b0110	Monitor.
0b0111	Abort.
0b1010	Hyp.
0b1011	Undefined.
0b1111	System.

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL3 is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm@Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

This field resets to an architecturally UNKNOWN value.

**When exception taken from AArch64 state:**



An exception return from EL3 using AArch64 makes SPSR\_EL1 become UNKNOWN.

**Bits [63:32]**

Reserved, RES0.

**N, bit [31]**

Negative Condition flag. Set to the value of PSTATE.N on taking an exception to EL3, and copied to PSTATE.N on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Z, bit [30]**

Zero Condition flag. Set to the value of PSTATE.Z on taking an exception to EL3, and copied to PSTATE.Z on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**C, bit [29]**

Carry Condition flag. Set to the value of PSTATE.C on taking an exception to EL3, and copied to PSTATE.C on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**V, bit [28]**

Overflow Condition flag. Set to the value of PSTATE.V on taking an exception to EL3, and copied to PSTATE.V on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Bit [27]**

Reserved, RES0.

**C64, bit [26]**

**When Morello is implemented:**

Current instruction set state. Set to the value of PSTATE.C64 on taking an exception to EL3, and copied to PSTATE.C64 on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bit [25:24]**

Reserved, RES0.

**UAO, bit [23]**

**When ARMv8.2-UAO is implemented:**

User Access Override. Set to the value of PSTATE.UAO on taking an exception to EL3, and copied to PSTATE.UAO on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**PAN, bit [22]**

**When ARMv8.1-PAN is implemented:**

Privileged Access Never. Set to the value of PSTATE.PAN on taking an exception to EL3, and copied to PSTATE.PAN on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**SS, bit [21]**

Software Step. Set to the value of PSTATE.SS on taking an exception to EL3, and conditionally copied to PSTATE.SS on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**IL, bit [20]**

Illegal Execution state. Set to the value of PSTATE.IL on taking an exception to EL3, and copied to PSTATE.IL on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Bits [19:13]**

Reserved, RES0.

**SSBS, bit [12]**

**When ARMv8.0-SSBS is implemented:**

Speculative Store Bypass. Set to the value of PSTATE.SSBS on taking an exception to EL3, and copied to PSTATE.SSBS on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Otherwise:**

RES0

**Bits [11:10]**

Reserved, RES0.

**D, bit [9]**

Debug exception mask. Set to the value of PSTATE.D on taking an exception to EL3, and copied to PSTATE.D on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**A, bit [8]**

SError interrupt mask. Set to the value of PSTATE.A on taking an exception to EL3, and copied to PSTATE.A on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**I, bit [7]**

IRQ interrupt mask. Set to the value of PSTATE.I on taking an exception to EL3, and copied to PSTATE.I on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**F, bit [6]**

FIQ interrupt mask. Set to the value of PSTATE.F on taking an exception to EL3, and copied to PSTATE.F on executing an exception return operation in EL3.

This field resets to an architecturally UNKNOWN value.

**Bit [5]**

Reserved, RES0.

**M[4], bit [4]**

Execution state. Set to 0b0, the value of PSTATE.nRW, on taking an exception to EL3 from AArch64 state, and copied to PSTATE.nRW on executing an exception return operation in EL3.

Value	Meaning
0b0	AArch64 execution state.

If AArch32 is not supported at any Exception level, this bit is RES0.

This field resets to an architecturally UNKNOWN value.

**M[3:0], bits [3:0]**

AArch64 Exception level and selected Stack Pointer.

Value	Meaning
0b0000	EL0t.
0b0100	EL1t.
0b0101	EL1h.
0b1000	EL2t.
0b1001	EL2h.
0b1100	EL3t.
0b1101	EL3h.

Other values are reserved. If SPSR\_EL1.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, executing an exception return operation in EL3 is an illegal return event, as described in x‘Illegal return events from AArch64 state’ in the Arm®Architecture Reference Manual, Armv8, for Armv8-A architecture profile.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on taking an exception to EL3 and copied to PSTATE.EL on executing an exception return operation in EL3.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on taking an exception to EL3 and copied to PSTATE.SP on executing an exception return operation in EL3

This field resets to an architecturally UNKNOWN value.

## Accessing the SPSR\_EL3

### Read using name SPSR\_EL3

The assembler syntax is:

```
MRS <Xt>, SPSR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     return SPSR_EL3;
```

### Write using name SPSR\_EL3

The assembler syntax is:

```
MSR SPSR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b0100	0b0000	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     SPSR_EL3 = X[t];
```

### 3.2.43 TPIDR\_EL0, EL0 Read/Write Software Thread ID Register

The TPIDR\_EL0 characteristics are:

**Purpose**

Provides a location where software executing at EL0 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

**Attributes**

TPIDR\_EL0 is a 129-bit register.


**Configuration**

AArch64 System register TPIDR\_EL0[31:0] is architecturally mapped to AArch32 System register TPIDRURW[31:0].

**Field descriptions**

The TPIDR\_EL0 bit assignments are:

**When Morello is implemented:**




**Bits [128:0]**

Thread ID. Thread identifying information stored by software running at this Exception level

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Thread ID. Thread identifying information stored by software running at this Exception level.

This field resets to an architecturally UNKNOWN value.

## Accessing the TPIDR\_ELO

### Read using name TPIDR\_ELO

The assembler syntax is:

```
MRS <Xt>, TPIDR_ELO
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          return RTPIDR_ELO<63:0>;
4      else
5          return TPIDR_ELO<63:0>;
6  elseif PSTATE.EL == EL1 then
7      return TPIDR_ELO<63:0>;
8  elseif PSTATE.EL == EL2 then
9      return TPIDR_ELO<63:0>;
10 elseif PSTATE.EL == EL3 then
11     return TPIDR_ELO<63:0>;
    
```

### Write using name TPIDR\_ELO

The assembler syntax is:

```
MSR TPIDR_ELO, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
3          RTPIDR_ELO = ZeroExtend(X[t]);
4      else
5          TPIDR_ELO = ZeroExtend(X[t]);
6  elseif PSTATE.EL == EL1 then
7      TPIDR_ELO = ZeroExtend(X[t]);
8  elseif PSTATE.EL == EL2 then
9      TPIDR_ELO = ZeroExtend(X[t]);
10 elseif PSTATE.EL == EL3 then
11     TPIDR_ELO = ZeroExtend(X[t]);
    
```

### Read using name CTPIDR\_ELO

The assembler syntax is:



Chapter 3. Register definitions  
3.2. Alphabetical list of registers

MRS <Ct>, CTPIDR\_ELO

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == ELO then
2      if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3          if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4              AArch64.SystemAccessTrap(EL2, 0x29);
5          else
6              AArch64.SystemAccessTrap(EL1, 0x29);
7          elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8              AArch64.SystemAccessTrap(EL2, 0x29);
9          elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10             AArch64.SystemAccessTrap(EL2, 0x29);
11          elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12             AArch64.SystemAccessTrap(EL2, 0x29);
13          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14             AArch64.SystemAccessTrap(EL3, 0x29);
15          elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16             return RTPIDR_ELO;
17          else
18             return TPIDR_ELO;
19      elsif PSTATE.EL == EL1 then
20          if CPACR_EL1.CEN == 'x0' then
21              AArch64.SystemAccessTrap(EL1, 0x29);
22          elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23              AArch64.SystemAccessTrap(EL2, 0x29);
24          elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25              AArch64.SystemAccessTrap(EL2, 0x29);
26          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27              AArch64.SystemAccessTrap(EL3, 0x29);
28          else
29             return TPIDR_ELO;
30      elsif PSTATE.EL == EL2 then
31          if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
32              AArch64.SystemAccessTrap(EL2, 0x29);
33          elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
34              AArch64.SystemAccessTrap(EL2, 0x29);
35          elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36              AArch64.SystemAccessTrap(EL3, 0x29);
37          else
38             return TPIDR_ELO;
39      elsif PSTATE.EL == EL3 then
40          if CPTR_EL3.EC == '0' then
41              AArch64.SystemAccessTrap(EL3, 0x29);
42          else
43             return TPIDR_ELO;

```

**Write using name CTPIDR\_ELO**

The assembler syntax is:

MSR CTPIDR\_ELO, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b010

Accessibility:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
1  if PSTATE.EL == EL0 then
2    if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4        AArch64.SystemAccessTrap(EL2, 0x29);
5      else
6        AArch64.SystemAccessTrap(EL1, 0x29);
7      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8        AArch64.SystemAccessTrap(EL2, 0x29);
9      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10       AArch64.SystemAccessTrap(EL2, 0x29);
11      elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12       AArch64.SystemAccessTrap(EL2, 0x29);
13      elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14       AArch64.SystemAccessTrap(EL3, 0x29);
15      elsif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
16       RTPIDR_EL0 = C[t];
17      else
18       TPIDR_EL0 = C[t];
19  elsif PSTATE.EL == EL1 then
20    if CPACR_EL1.CEN == 'x0' then
21      AArch64.SystemAccessTrap(EL1, 0x29);
22    elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
23      AArch64.SystemAccessTrap(EL2, 0x29);
24    elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
25      AArch64.SystemAccessTrap(EL2, 0x29);
26    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
27      AArch64.SystemAccessTrap(EL3, 0x29);
28    else
29      TPIDR_EL0 = C[t];
30  elsif PSTATE.EL == EL2 then
31    if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
32      AArch64.SystemAccessTrap(EL2, 0x29);
33    elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
34      AArch64.SystemAccessTrap(EL2, 0x29);
35    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
36      AArch64.SystemAccessTrap(EL3, 0x29);
37    else
38      TPIDR_EL0 = C[t];
39  elsif PSTATE.EL == EL3 then
40    if CPTR_EL3.EC == '0' then
41      AArch64.SystemAccessTrap(EL3, 0x29);
42    else
43      TPIDR_EL0 = C[t];
```

### 3.2.44 TPIDR\_EL1, EL1 Software Thread ID Register

The TPIDR\_EL1 characteristics are:

**Purpose**

Provides a location where software executing at EL1 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

**Attributes**

TPIDR\_EL1 is a 129-bit register.


**Configuration**

AArch64 System register TPIDR\_EL1[31:0] is architecturally mapped to AArch32 System register TPIDRPRW[31:0].

**Field descriptions**

The TPIDR\_EL1 bit assignments are:

**When Morello is implemented:**




**Bits [128:0]**

Thread ID. Thread identifying information stored by software running at this Exception level

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Thread ID. Thread identifying information stored by software running at this Exception level.

This field resets to an architecturally UNKNOWN value.

## Accessing the TPIDR\_EL1

### Read using name TPIDR\_EL1

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
5          return RTPIDR_EL0<63:0>;
6      else
7          return TPIDR_EL1<63:0>;
8  elsif PSTATE.EL == EL2 then
9      return TPIDR_EL1<63:0>;
10 elsif PSTATE.EL == EL3 then
11     return TPIDR_EL1<63:0>;
    
```

### Write using name TPIDR\_EL1

The assembler syntax is:

```
MSR TPIDR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
5          RTPIDR_EL0 = ZeroExtend(X[t]);
6      else
7          TPIDR_EL1 = ZeroExtend(X[t]);
8  elsif PSTATE.EL == EL2 then
9      TPIDR_EL1 = ZeroExtend(X[t]);
10 elsif PSTATE.EL == EL3 then
11     TPIDR_EL1 = ZeroExtend(X[t]);
    
```

### Read using name CTPIDR\_EL1

The assembler syntax is:

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

MRS <Ct>, CTPIDR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if CPACR_EL1.CEN == 'x0' then
5         AArch64.SystemAccessTrap(EL1, 0x29);
6     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13        return RTPIDR_EL0;
14    else
15        return TPIDR_EL1;
16 elseif PSTATE.EL == EL2 then
17     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
18         AArch64.SystemAccessTrap(EL2, 0x29);
19     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
20         AArch64.SystemAccessTrap(EL2, 0x29);
21     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22         AArch64.SystemAccessTrap(EL3, 0x29);
23     else
24         return TPIDR_EL1;
25 elseif PSTATE.EL == EL3 then
26     if CPTR_EL3.EC == '0' then
27         AArch64.SystemAccessTrap(EL3, 0x29);
28     else
29         return TPIDR_EL1;

```

**Write using name CTPIDR\_EL1**

The assembler syntax is:

MSR CTPIDR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if CPACR_EL1.CEN == 'x0' then
5         AArch64.SystemAccessTrap(EL1, 0x29);
6     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13        RTPIDR_EL0 = C[t];

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
14     else
15         TPIDR_EL1 = C[t];
16     elsif PSTATE.EL == EL2 then
17         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
18             AArch64.SystemAccessTrap(EL2, 0x29);
19         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
20             AArch64.SystemAccessTrap(EL2, 0x29);
21         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
22             AArch64.SystemAccessTrap(EL3, 0x29);
23     else
24         TPIDR_EL1 = C[t];
25     elsif PSTATE.EL == EL3 then
26         if CPTR_EL3.EC == '0' then
27             AArch64.SystemAccessTrap(EL3, 0x29);
28     else
29         TPIDR_EL1 = C[t];
```

### 3.2.45 TPIDR\_EL2, EL2 Software Thread ID Register

The TPIDR\_EL2 characteristics are:

**Purpose**

Provides a location where software executing at EL2 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

**Attributes**

TPIDR\_EL2 is a 129-bit register.

**Configuration**

If EL2 is not implemented, this register is RES0 from EL3.


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register TPIDR\_EL2[31:0] is architecturally mapped to AArch32 System register HTPIDR[31:0].

**Field descriptions**

The TPIDR\_EL2 bit assignments are:

**When Morello is implemented:**




**Bits [128:0]**

Thread ID. Thread identifying information stored by software running at this Exception level

This field resets to an architecturally UNKNOWN value.

**When Morello is not implemented:**



**Bits [63:0]**

Thread ID. Thread identifying information stored by software running at this Exception level.

This field resets to an architecturally UNKNOWN value.

## Accessing the TPIDR\_EL2

### Read using name TPIDR\_EL2

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          return RTPIDR_EL0<63:0>;
8      else
9          return TPIDR_EL2<63:0>;
10 elsif PSTATE.EL == EL3 then
11     return TPIDR_EL2<63:0>;
    
```

### Write using name TPIDR\_EL2

The assembler syntax is:

```
MSR TPIDR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6      if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
7          RTPIDR_EL0 = ZeroExtend(X[t]);
8      else
9          TPIDR_EL2 = ZeroExtend(X[t]);
10 elsif PSTATE.EL == EL3 then
11     TPIDR_EL2 = ZeroExtend(X[t]);
    
```

### Read using name CTPIDR\_EL2

The assembler syntax is:



Chapter 3. Register definitions  
3.2. Alphabetical list of registers

MRS <Ct>, CTPIDR\_EL2

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13        return RTPIDR_EL0;
14    else
15        return TPIDR_EL2;
16 elseif PSTATE.EL == EL3 then
17     if CPTR_EL3.EC == '0' then
18         AArch64.SystemAccessTrap(EL3, 0x29);
19     else
20         return TPIDR_EL2;

```

### Write using name CTPIDR\_EL2

The assembler syntax is:

MSR CTPIDR\_EL2, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
7         AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
13        RTPIDR_EL0 = C[t];
14    else
15        TPIDR_EL2 = C[t];
16 elseif PSTATE.EL == EL3 then
17     if CPTR_EL3.EC == '0' then
18         AArch64.SystemAccessTrap(EL3, 0x29);
19     else
20         TPIDR_EL2 = C[t];

```

*Chapter 3. Register definitions*  
*3.2. Alphabetical list of registers*

### 3.2.46 TPIDR\_EL3, EL3 Software Thread ID Register

The TPIDR\_EL3 characteristics are:

#### Purpose

Provides a location where software executing at EL3 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDR\_EL3 is a 129-bit register.


#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to TPIDR\_EL3 are UNDEFINED.

#### Field descriptions

The TPIDR\_EL3 bit assignments are:

#### When Morello is implemented:




#### Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level

This field resets to an architecturally UNKNOWN value.

#### When Morello is not implemented:



#### Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

This field resets to an architecturally UNKNOWN value.

## Accessing the TPIDR\_EL3

### Read using name TPIDR\_EL3

The assembler syntax is:

```
MRS <Xt>, TPIDR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9         return RTPIDR_EL0<63:0>;
10    else
11        return TPIDR_EL3<63:0>;
```

### Write using name TPIDR\_EL3

The assembler syntax is:

```
MSR TPIDR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
9         RTPIDR_EL0 = ZeroExtend(X[t]);
10    else
11        TPIDR_EL3 = ZeroExtend(X[t]);
```

### Read using name CTPIDR\_EL3

The assembler syntax is:

Chapter 3. Register definitions  
 3.2. Alphabetical list of registers

MRS <Ct>, CTPIDR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9         AArch64.SystemAccessTrap(EL3, 0x29);
10    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11        return RTPIDR_EL0;
12    else
13        return TPIDR_EL3;
```

**Write using name CTPIDR\_EL3**

The assembler syntax is:

MSR CTPIDR\_EL3, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1101	0b0000	0b010

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if CPTR_EL3.EC == '0' then
9         AArch64.SystemAccessTrap(EL3, 0x29);
10    elseif IsFeatureImplemented("Morello") && IsInRestricted() && !Halted() then
11        RTPIDR_EL0 = C[t];
12    else
13        TPIDR_EL3 = C[t];
```

### 3.2.47 TPIDRRO\_EL0, EL0 Read-Only Software Thread ID Register

The TPIDRRO\_EL0 characteristics are:

#### Purpose

Provides a location where software executing at EL1 or higher can store thread identifying information that is visible to software executing at EL0, for OS management purposes.

The PE makes no use of this register.

#### Attributes

TPIDRRO\_EL0 is a 129-bit register.


#### Configuration

AArch64 System register TPIDRRO\_EL0[31:0] is architecturally mapped to AArch32 System register TPIDRURO[31:0].

#### Field descriptions

The TPIDRRO\_EL0 bit assignments are:

#### When Morello is implemented:




#### Bits [128:0]

Thread ID. Thread identifying information stored by software running at this Exception level

This field resets to an architecturally UNKNOWN value.

#### When Morello is not implemented:



#### Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

This field resets to an architecturally UNKNOWN value.

## Accessing the TPIDRR0\_EL0

### Read using name TPIDRR0\_EL0

The assembler syntax is:

```
MRS <Xt>, TPIDRR0_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     return TPIDRR0_EL0<63:0>;
3 elseif PSTATE.EL == EL1 then
4     return TPIDRR0_EL0<63:0>;
5 elseif PSTATE.EL == EL2 then
6     return TPIDRR0_EL0<63:0>;
7 elseif PSTATE.EL == EL3 then
8     return TPIDRR0_EL0<63:0>;
```

### Write using name TPIDRR0\_EL0

The assembler syntax is:

```
MSR TPIDRR0_EL0, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

Accessibility:

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     TPIDRR0_EL0 = ZeroExtend(X[t]);
5 elseif PSTATE.EL == EL2 then
6     TPIDRR0_EL0 = ZeroExtend(X[t]);
7 elseif PSTATE.EL == EL3 then
8     TPIDRR0_EL0 = ZeroExtend(X[t]);
```

### Read using name CTPIDRR0\_EL0

The assembler syntax is:

```
MRS <Ct>, CTPIDRR0_EL0
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     if !ELUsingAArch32(EL1) && !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.CEN != '11' then
3         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
4             AArch64.SystemAccessTrap(EL2, 0x29);
5         else
6             AArch64.SystemAccessTrap(EL1, 0x29);
7         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.CEN != '11' then
8             AArch64.SystemAccessTrap(EL2, 0x29);
9         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
10            AArch64.SystemAccessTrap(EL2, 0x29);
11         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
12            AArch64.SystemAccessTrap(EL2, 0x29);
13         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
14            AArch64.SystemAccessTrap(EL3, 0x29);
15         else
16             return TPIDRRO_EL0;
17     elsif PSTATE.EL == EL1 then
18         if CPACR_EL1.CEN == 'x0' then
19             AArch64.SystemAccessTrap(EL1, 0x29);
20         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
21             AArch64.SystemAccessTrap(EL2, 0x29);
22         elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
23             AArch64.SystemAccessTrap(EL2, 0x29);
24         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
25             AArch64.SystemAccessTrap(EL3, 0x29);
26         else
27             return TPIDRRO_EL0;
28     elsif PSTATE.EL == EL2 then
29         if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
30             AArch64.SystemAccessTrap(EL2, 0x29);
31         elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
32             AArch64.SystemAccessTrap(EL2, 0x29);
33         elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
34             AArch64.SystemAccessTrap(EL3, 0x29);
35         else
36             return TPIDRRO_EL0;
37     elsif PSTATE.EL == EL3 then
38         if CPTR_EL3.EC == '0' then
39             AArch64.SystemAccessTrap(EL3, 0x29);
40         else
41             return TPIDRRO_EL0;

```

**Write using name CTPIDRRO\_EL0**

The assembler syntax is:

```
MSR CTPIDRRO_EL0, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0000	0b011

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elsif PSTATE.EL == EL1 then
4     if CPACR_EL1.CEN == 'x0' then
5         AArch64.SystemAccessTrap(EL1, 0x29);
6     elsif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then

```



## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
7     AArch64.SystemAccessTrap(EL2, 0x29);
8     elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
9         AArch64.SystemAccessTrap(EL2, 0x29);
10    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
11        AArch64.SystemAccessTrap(EL3, 0x29);
12    else
13        TPIDRRO_EL0 = C[t];
14    elseif PSTATE.EL == EL2 then
15        if HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
16            AArch64.SystemAccessTrap(EL2, 0x29);
17        elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
18            AArch64.SystemAccessTrap(EL2, 0x29);
19        elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
20            AArch64.SystemAccessTrap(EL3, 0x29);
21        else
22            TPIDRRO_EL0 = C[t];
23    elseif PSTATE.EL == EL3 then
24        if CPTR_EL3.EC == '0' then
25            AArch64.SystemAccessTrap(EL3, 0x29);
26        else
27            TPIDRRO_EL0 = C[t];
```

### 3.2.48 VBAR\_EL1, Vector Base Address Register (EL1)

The VBAR\_EL1 characteristics are:

#### Purpose

Holds the vector base address for any exception that is taken to EL1.

#### Attributes

VBAR\_EL1 is a 129-bit register.


#### Configuration

AArch64 System register VBAR\_EL1[31:0] is architecturally mapped to AArch32 System register VBAR[31:0].

#### Field descriptions

The VBAR\_EL1 bit assignments are:

**When Morello is implemented and Capability access at EL1 is not trapped:**



#### Bits [128:0]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.


If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

Bits [10:0] are treated as 0 for the purpose of calculating the exception vector address.

This field resets to an architecturally UNKNOWN value.

**When Morello is implemented and Capability access at EL1 is trapped:**



**Bits [128:64]**

Reserved, RES0.

**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:


- If tagged addresses are being used, bits [55:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

**Bits [10:0]**

Reserved, RES0.

**When Morello is not implemented:**



**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL1.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

- If tagged addresses are not being used, bits [63:48] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL1 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

### Bits [10:0]

Reserved, RES0.

## Accessing the VBAR\_EL1

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL3 using a mnemonic ending in `_EL1` or `_EL12` are not guaranteed to be ordered with respect to accesses using a mnemonic with the other ending.

### Read using name VBAR\_EL1

The assembler syntax is:

```
MRS <Xt>, VBAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5          if TargetELForCapabilityExceptions() == EL1 then
6              AArch64.SystemAccessTrap(EL1, 0x18);
7          elseif TargetELForCapabilityExceptions() == EL2 then
8              AArch64.SystemAccessTrap(EL2, 0x18);
9          else
10             AArch64.SystemAccessTrap(EL3, 0x18);
11         else
12             return VBAR_EL1<63:0>;
13     elseif PSTATE.EL == EL2 then
14         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15             if TargetELForCapabilityExceptions() == EL2 then
16                 AArch64.SystemAccessTrap(EL2, 0x18);
17             else
18                 AArch64.SystemAccessTrap(EL3, 0x18);
19         elseif HCR_EL2.E2H == '1' then
20             return VBAR_EL2<63:0>;
21         else
22             return VBAR_EL1<63:0>;
23     elseif PSTATE.EL == EL3 then
24         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
25             AArch64.SystemAccessTrap(EL3, 0x18);
26         else
27             return VBAR_EL1<63:0>;

```

### Write using name `VBAR_EL1`

The assembler syntax is:

```
MSR VBAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11    else
12        VBAR_EL1 = ZeroExtend(X[t]);
13 elseif PSTATE.EL == EL2 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         if TargetELForCapabilityExceptions() == EL2 then
16             AArch64.SystemAccessTrap(EL2, 0x18);
17         else
18             AArch64.SystemAccessTrap(EL3, 0x18);
19     elseif HCR_EL2.E2H == '1' then
20         VBAR_EL2 = ZeroExtend(X[t]);
21     else
22         VBAR_EL1 = ZeroExtend(X[t]);
23 elseif PSTATE.EL == EL3 then
24     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
25         AArch64.SystemAccessTrap(EL3, 0x18);
26     else
27         VBAR_EL1 = ZeroExtend(X[t]);
  
```

### Read using name `VBAR_EL12`

The assembler syntax is:

```
MRS <Xt>, VBAR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7         if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
  
```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

8         if TargetELForCapabilityExceptions() == EL2 then
9             AArch64.SystemAccessTrap(EL2, 0x18);
10        else
11            AArch64.SystemAccessTrap(EL3, 0x18);
12        else
13            return VBAR_EL1<63:0>;
14        else
15            UNDEFINED;
16    elseif PSTATE.EL == EL3 then
17        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18            if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19                AArch64.SystemAccessTrap(EL3, 0x18);
20            else
21                return VBAR_EL1<63:0>;
22        else
23            UNDEFINED;

```

**Write using name VBAR\_EL12**

The assembler syntax is:

MSR VBAR\_EL12, <Xt>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0b0000	0b000

Accessibility:

```

1    if PSTATE.EL == EL0 then
2        UNDEFINED;
3    elseif PSTATE.EL == EL1 then
4        UNDEFINED;
5    elseif PSTATE.EL == EL2 then
6        if HCR_EL2.E2H == '1' then
7            if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8                if TargetELForCapabilityExceptions() == EL2 then
9                    AArch64.SystemAccessTrap(EL2, 0x18);
10               else
11                   AArch64.SystemAccessTrap(EL3, 0x18);
12           else
13               VBAR_EL1 = ZeroExtend(X[t]);
14       else
15           UNDEFINED;
16    elseif PSTATE.EL == EL3 then
17        if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
18            if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
19                AArch64.SystemAccessTrap(EL3, 0x18);
20            else
21                VBAR_EL1 = ZeroExtend(X[t]);
22        else
23            UNDEFINED;

```

**Read using name CVBAR\_EL1**

The assembler syntax is:

MRS <Ct>, CVBAR\_EL1

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x2A);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x2A);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x2A);
11    elseif CPACR_EL1.CEN == 'x0' then
12        AArch64.SystemAccessTrap(EL1, 0x29);
13    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14        AArch64.SystemAccessTrap(EL2, 0x29);
15    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16        AArch64.SystemAccessTrap(EL2, 0x29);
17    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18        AArch64.SystemAccessTrap(EL3, 0x29);
19    else
20        return VBAR_EL1;
21 elseif PSTATE.EL == EL2 then
22     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23         if TargetELForCapabilityExceptions() == EL2 then
24             AArch64.SystemAccessTrap(EL2, 0x2A);
25         else
26             AArch64.SystemAccessTrap(EL3, 0x2A);
27     elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28         AArch64.SystemAccessTrap(EL2, 0x29);
29     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30         AArch64.SystemAccessTrap(EL2, 0x29);
31     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32         AArch64.SystemAccessTrap(EL3, 0x29);
33     elseif HCR_EL2.E2H == '1' then
34         return VBAR_EL2;
35     else
36         return VBAR_EL1;
37 elseif PSTATE.EL == EL3 then
38     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39         AArch64.SystemAccessTrap(EL3, 0x2A);
40     elseif CPTR_EL3.EC == '0' then
41         AArch64.SystemAccessTrap(EL3, 0x29);
42     else
43         return VBAR_EL1;

```

Write using name **CVBAR\_EL1**

The assembler syntax is:

MSR CVBAR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then

```

Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

5     if TargetELForCapabilityExceptions() == EL1 then
6         AArch64.SystemAccessTrap(EL1, 0x2A);
7     elseif TargetELForCapabilityExceptions() == EL2 then
8         AArch64.SystemAccessTrap(EL2, 0x2A);
9     else
10        AArch64.SystemAccessTrap(EL3, 0x2A);
11    elseif CPACR_EL1.CEN == 'x0' then
12        AArch64.SystemAccessTrap(EL1, 0x29);
13    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14        AArch64.SystemAccessTrap(EL2, 0x29);
15    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16        AArch64.SystemAccessTrap(EL2, 0x29);
17    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18        AArch64.SystemAccessTrap(EL3, 0x29);
19    else
20        VBAR_EL1 = C[t];
21    elseif PSTATE.EL == EL2 then
22        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23            if TargetELForCapabilityExceptions() == EL2 then
24                AArch64.SystemAccessTrap(EL2, 0x2A);
25            else
26                AArch64.SystemAccessTrap(EL3, 0x2A);
27            elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28                AArch64.SystemAccessTrap(EL2, 0x29);
29            elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30                AArch64.SystemAccessTrap(EL2, 0x29);
31            elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32                AArch64.SystemAccessTrap(EL3, 0x29);
33            elseif HCR_EL2.E2H == '1' then
34                VBAR_EL2 = C[t];
35            else
36                VBAR_EL1 = C[t];
37        elseif PSTATE.EL == EL3 then
38            if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39                AArch64.SystemAccessTrap(EL3, 0x2A);
40            elseif CPTR_EL3.EC == '0' then
41                AArch64.SystemAccessTrap(EL3, 0x29);
42            else
43                VBAR_EL1 = C[t];

```

### Read using name CVBAR\_EL12

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL12
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2      UNDEFINED;
3  elseif PSTATE.EL == EL1 then
4      UNDEFINED;
5  elseif PSTATE.EL == EL2 then
6      if HCR_EL2.E2H == '1' then
7          if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8              if TargetELForCapabilityExceptions() == EL2 then
9                  AArch64.SystemAccessTrap(EL2, 0x2A);
10             else
11                 AArch64.SystemAccessTrap(EL3, 0x2A);
12             elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13                 AArch64.SystemAccessTrap(EL2, 0x29);
14             elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15                 AArch64.SystemAccessTrap(EL3, 0x29);
16             else
17                 return VBAR_EL1;
18         else

```



Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```

19     UNDEFINED;
20   elsif PSTATE.EL == EL3 then
21     if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
22       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23         AArch64.SystemAccessTrap(EL3, 0x2A);
24       elsif CPTR_EL3.EC == '0' then
25         AArch64.SystemAccessTrap(EL3, 0x29);
26       else
27         return VBAR_EL1;
28     else
29       UNDEFINED;

```

**Write using name CVBAR\_EL12**

The assembler syntax is:

MSR CVBAR\_EL12, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b101	0b1100	0b0000	0b000

Accessibility:

```

1   if PSTATE.EL == EL0 then
2     UNDEFINED;
3   elsif PSTATE.EL == EL1 then
4     UNDEFINED;
5   elsif PSTATE.EL == EL2 then
6     if HCR_EL2.E2H == '1' then
7       if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
8         if TargetELForCapabilityExceptions() == EL2 then
9           AArch64.SystemAccessTrap(EL2, 0x2A);
10        else
11          AArch64.SystemAccessTrap(EL3, 0x2A);
12        elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
13          AArch64.SystemAccessTrap(EL2, 0x29);
14        elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
15          AArch64.SystemAccessTrap(EL3, 0x29);
16        else
17          VBAR_EL1 = C[t];
18      else
19        UNDEFINED;
20    elsif PSTATE.EL == EL3 then
21      if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' then
22        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23          AArch64.SystemAccessTrap(EL3, 0x2A);
24        elsif CPTR_EL3.EC == '0' then
25          AArch64.SystemAccessTrap(EL3, 0x29);
26        else
27          VBAR_EL1 = C[t];
28      else
29        UNDEFINED;

```

### 3.2.49 VBAR\_EL2, Vector Base Address Register (EL2)

The VBAR\_EL2 characteristics are:

**Purpose**

Holds the vector base address for any exception that is taken to EL2.

**Attributes**

VBAR\_EL2 is a 129-bit register.

**Configuration**

If EL2 is not implemented, this register is RES0 from EL3.


This register has no effect if EL2 is not enabled in the current Security state.

AArch64 System register VBAR\_EL2[31:0] is architecturally mapped to AArch32 System register HVBAR[31:0].

### Field descriptions

The VBAR\_EL2 bit assignments are:

**When Morello is implemented and Capability access at EL2 is not trapped:**



**Bits [128:0]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.


If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

Bits [10:0] are treated as 0 for the purpose of calculating the exception vector address.

This field resets to an architecturally UNKNOWN value.

**When Morello is implemented and Capability access at EL2 is trapped:**



**Bits [128:64]**

Reserved, RES0.

**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:


- If tagged addresses are being used, bits [55:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

**Bits [10:0]**

Reserved, RES0.

**When Morello is not implemented:**



**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL2.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

- If tagged addresses are not being used, bits [63:48] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL2 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

### Bits [10:0]

Reserved, RES0.

## Accessing the VBAR\_EL2

When HCR\_EL2.E2H is 1, without explicit synchronization, access from EL2 using a mnemonic ending in `_EL2` or `_EL1` is not guaranteed to be ordered with respect to accesses using a mnemonic with the other ending.

### Read using name VBAR\_EL2

The assembler syntax is:

```
MRS <Xt>, VBAR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            return VBAR_EL2<63:0>;
13 elseif PSTATE.EL == EL3 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         AArch64.SystemAccessTrap(EL3, 0x18);
16     else
17         return VBAR_EL2<63:0>;

```

### Write using name VBAR\_EL2

The assembler syntax is:

```
MSR VBAR_EL2, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            VBAR_EL2 = ZeroExtend(X[t]);
13    elseif PSTATE.EL == EL3 then
14        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15            AArch64.SystemAccessTrap(EL3, 0x18);
16        else
17            VBAR_EL2 = ZeroExtend(X[t]);
    
```

**Read using name VBAR\_EL1**

The assembler syntax is:

```
MRS <Xt>, VBAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11        else
12            return VBAR_EL1<63:0>;
13    elseif PSTATE.EL == EL2 then
14        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15            if TargetELForCapabilityExceptions() == EL2 then
16                AArch64.SystemAccessTrap(EL2, 0x18);
17            else
18                AArch64.SystemAccessTrap(EL3, 0x18);
19        elseif HCR_EL2.E2H == '1' then
20            return VBAR_EL2<63:0>;
21        else
22            return VBAR_EL1<63:0>;
23    elseif PSTATE.EL == EL3 then
24        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
25            AArch64.SystemAccessTrap(EL3, 0x18);
26        else
27            return VBAR_EL1<63:0>;
    
```

**Write using name VBAR\_EL1**

The assembler syntax is:

```
MSR VBAR_EL1, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x18);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x18);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x18);
11    else
12        VBAR_EL1 = ZeroExtend(X[t]);
13 elseif PSTATE.EL == EL2 then
14     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
15         if TargetELForCapabilityExceptions() == EL2 then
16             AArch64.SystemAccessTrap(EL2, 0x18);
17         else
18             AArch64.SystemAccessTrap(EL3, 0x18);
19         elseif HCR_EL2.E2H == '1' then
20             VBAR_EL2 = ZeroExtend(X[t]);
21         else
22             VBAR_EL1 = ZeroExtend(X[t]);
23 elseif PSTATE.EL == EL3 then
24     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
25         AArch64.SystemAccessTrap(EL3, 0x18);
26     else
27         VBAR_EL1 = ZeroExtend(X[t]);
  
```

**Read using name CVBAR\_EL2**

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL2
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7         if TargetELForCapabilityExceptions() == EL2 then
  
```

```

8     AArch64.SystemAccessTrap(EL2, 0x2A);
9     else
10    AArch64.SystemAccessTrap(EL3, 0x2A);
11    elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
12    AArch64.SystemAccessTrap(EL2, 0x29);
13    elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14    AArch64.SystemAccessTrap(EL2, 0x29);
15    elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16    AArch64.SystemAccessTrap(EL3, 0x29);
17    else
18    return VBAR_EL2;
19  elsif PSTATE.EL == EL3 then
20    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21    AArch64.SystemAccessTrap(EL3, 0x2A);
22    elsif CPTR_EL3.EC == '0' then
23    AArch64.SystemAccessTrap(EL3, 0x29);
24    else
25    return VBAR_EL2;

```

### Write using name CVBAR\_EL2

The assembler syntax is:

```
MSR CVBAR_EL2, <Ct>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2    UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4    UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
7      if TargetELForCapabilityExceptions() == EL2 then
8      AArch64.SystemAccessTrap(EL2, 0x2A);
9      else
10     AArch64.SystemAccessTrap(EL3, 0x2A);
11     elsif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
12     AArch64.SystemAccessTrap(EL2, 0x29);
13     elsif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
14     AArch64.SystemAccessTrap(EL2, 0x29);
15     elsif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
16     AArch64.SystemAccessTrap(EL3, 0x29);
17     else
18     VBAR_EL2 = C[t];
19  elsif PSTATE.EL == EL3 then
20    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
21    AArch64.SystemAccessTrap(EL3, 0x2A);
22    elsif CPTR_EL3.EC == '0' then
23    AArch64.SystemAccessTrap(EL3, 0x29);
24    else
25    VBAR_EL2 = C[t];

```

### Read using name CVBAR\_EL1

The assembler syntax is:

```
MRS <Ct>, CVBAR_EL1
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
5         if TargetELForCapabilityExceptions() == EL1 then
6             AArch64.SystemAccessTrap(EL1, 0x2A);
7         elseif TargetELForCapabilityExceptions() == EL2 then
8             AArch64.SystemAccessTrap(EL2, 0x2A);
9         else
10            AArch64.SystemAccessTrap(EL3, 0x2A);
11    elseif CPACR_EL1.CEN == 'x0' then
12        AArch64.SystemAccessTrap(EL1, 0x29);
13    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14        AArch64.SystemAccessTrap(EL2, 0x29);
15    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16        AArch64.SystemAccessTrap(EL2, 0x29);
17    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18        AArch64.SystemAccessTrap(EL3, 0x29);
19    else
20        return VBAR_EL1;
21 elseif PSTATE.EL == EL2 then
22     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23         if TargetELForCapabilityExceptions() == EL2 then
24             AArch64.SystemAccessTrap(EL2, 0x2A);
25         else
26             AArch64.SystemAccessTrap(EL3, 0x2A);
27     elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28         AArch64.SystemAccessTrap(EL2, 0x29);
29     elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30         AArch64.SystemAccessTrap(EL2, 0x29);
31     elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32         AArch64.SystemAccessTrap(EL3, 0x29);
33     elseif HCR_EL2.E2H == '1' then
34         return VBAR_EL2;
35     else
36         return VBAR_EL1;
37 elseif PSTATE.EL == EL3 then
38     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39         AArch64.SystemAccessTrap(EL3, 0x2A);
40     elseif CPTR_EL3.EC == '0' then
41         AArch64.SystemAccessTrap(EL3, 0x29);
42     else
43         return VBAR_EL1;
  
```

**Write using name CVBAR\_EL1**

The assembler syntax is:

MSR CVBAR\_EL1, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
  
```



Chapter 3. Register definitions  
3.2. Alphabetical list of registers

```
5     if TargetELForCapabilityExceptions() == EL1 then
6         AArch64.SystemAccessTrap(EL1, 0x2A);
7     elseif TargetELForCapabilityExceptions() == EL2 then
8         AArch64.SystemAccessTrap(EL2, 0x2A);
9     else
10        AArch64.SystemAccessTrap(EL3, 0x2A);
11    elseif CPACR_EL1.CEN == 'x0' then
12        AArch64.SystemAccessTrap(EL1, 0x29);
13    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H != '1' && CPTR_EL2.TC == '1' then
14        AArch64.SystemAccessTrap(EL2, 0x29);
15    elseif EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
16        AArch64.SystemAccessTrap(EL2, 0x29);
17    elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
18        AArch64.SystemAccessTrap(EL3, 0x29);
19    else
20        VBAR_EL1 = C[t];
21    elseif PSTATE.EL == EL2 then
22        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
23            if TargetELForCapabilityExceptions() == EL2 then
24                AArch64.SystemAccessTrap(EL2, 0x2A);
25            else
26                AArch64.SystemAccessTrap(EL3, 0x2A);
27            elseif HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1' then
28                AArch64.SystemAccessTrap(EL2, 0x29);
29            elseif HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0' then
30                AArch64.SystemAccessTrap(EL2, 0x29);
31            elseif HaveEL(EL3) && !ELUsingAArch32(EL3) && CPTR_EL3.EC == '0' then
32                AArch64.SystemAccessTrap(EL3, 0x29);
33            elseif HCR_EL2.E2H == '1' then
34                VBAR_EL2 = C[t];
35            else
36                VBAR_EL1 = C[t];
37    elseif PSTATE.EL == EL3 then
38        if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
39            AArch64.SystemAccessTrap(EL3, 0x2A);
40        elseif CPTR_EL3.EC == '0' then
41            AArch64.SystemAccessTrap(EL3, 0x29);
42        else
43            VBAR_EL1 = C[t];
```

### 3.2.50 VBAR\_EL3, Vector Base Address Register (EL3)

The VBAR\_EL3 characteristics are:

#### Purpose

Holds the vector base address for any exception that is taken to EL3.

#### Attributes

VBAR\_EL3 is a 129-bit register.


#### Configuration

This register is present only when HaveEL(EL3). Otherwise, direct accesses to VBAR\_EL3 are UNDEFINED.

#### Field descriptions

The VBAR\_EL3 bit assignments are:

**When Morello is implemented and Capability access at EL3 is not trapped:**



#### Bits [128:0]

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.


If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

Bits [10:0] are treated as 0 for the purpose of calculating the exception vector address.

This field resets to an architecturally UNKNOWN value.

**When Morello is implemented and Capability access at EL3 is trapped:**



**Bits [128:64]**

Reserved, RES0.

**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:


- If tagged addresses are being used, bits [55:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

**Bits [10:0]**

Reserved, RES0.

**When Morello is not implemented:**



**Bits [63:11]**

Vector Base Address. Base address of the exception vectors for exceptions taken to EL3.

If the implementation does not support xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

- If tagged addresses are not being used, bits [63:48] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

If the implementation supports xARMv8.2-LVA, then:

- If tagged addresses are being used, bits [55:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.
- If tagged addresses are not being used, bits [63:52] of VBAR\_EL3 must be the same or else the use of the vector address will result in a recursive exception.

This field resets to an architecturally UNKNOWN value.

### Bits [10:0]

Reserved, RES0.

## Accessing the VBAR\_EL3

### Read using name VBAR\_EL3

The assembler syntax is:

```
MRS <Xt>, VBAR_EL3
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

Accessibility:

```

1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3 elseif PSTATE.EL == EL1 then
4     UNDEFINED;
5 elseif PSTATE.EL == EL2 then
6     UNDEFINED;
7 elseif PSTATE.EL == EL3 then
8     if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9         AArch64.SystemAccessTrap(EL3, 0x18);
10    else
11        return VBAR_EL3<63:0>;

```

### Write using name VBAR\_EL3

The assembler syntax is:

```
MSR VBAR_EL3, <Xt>
```

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

Accessibility:

```
1 if PSTATE.EL == EL0 then
```

Chapter 3. Register definitions  
 3.2. Alphabetical list of registers

```

2  UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4  UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6  UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9      AArch64.SystemAccessTrap(EL3, 0x18);
10   else
11     VBAR_EL3 = ZeroExtend(X[t]);
  
```

**Read using name CVBAR\_EL3**

The assembler syntax is:

MRS <Ct>, CVBAR\_EL3

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2  UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4  UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6  UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9      AArch64.SystemAccessTrap(EL3, 0x2A);
10   elsif CPTR_EL3.EC == '0' then
11     AArch64.SystemAccessTrap(EL3, 0x29);
12   else
13     return VBAR_EL3;
  
```

**Write using name CVBAR\_EL3**

The assembler syntax is:

MSR CVBAR\_EL3, <Ct>

The encoding for this is in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b000

Accessibility:

```

1  if PSTATE.EL == EL0 then
2  UNDEFINED;
3  elsif PSTATE.EL == EL1 then
4  UNDEFINED;
5  elsif PSTATE.EL == EL2 then
6  UNDEFINED;
7  elsif PSTATE.EL == EL3 then
8    if IsFeatureImplemented("Morello") && !CapIsSystemAccessEnabled() && !Halted() then
9      AArch64.SystemAccessTrap(EL3, 0x2A);
  
```

## Chapter 3. Register definitions

### 3.2. Alphabetical list of registers

```
10     elsif CPTR_EL3.EC == '0' then  
11         AArch64.SystemAccessTrap(EL3, 0x29);  
12     else  
13         VBAR_EL3 = C[t];
```

# Chapter 4

## Instruction definitions

### 4.1 The instruction sets

I<sub>JTQND</sub>

This chapter describes the instructions available in the A64 and C64 instruction sets in the Morello architecture.

I<sub>XJGLX</sub>

“Base instructions” lists the base instructions, and is equivalent to the “A64 Base Instruction Descriptions” in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*, and are also available in C64.

“SIMD&FP instructions” lists the Advanced SIMD and floating-point instructions, and these are also available in C64.

“Morello instructions” lists the new instructions that are added by Morello to both A64 and C64.

The A64 behavior of the instructions in “Base instructions” and “SIMD&FP instructions” is broadly the same as the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*, with the addition of the capability memory relocation checks on certain instructions.

When reading these descriptions, the text at the start of each page provides a simple description of the instruction behavior. These descriptions are not updated to account for the differences in C64, but the rules of the specification and operation pseudocode cover these in detail.

The descriptions also include cross-references shown in italics. These are references to sections in the *Arm<sup>®</sup> Architecture Reference Manual, Armv8-A*.

The assembler syntax indicates how the syntax differs in A64 and C64:

```
ADR <Xd>, <label> //(PSTATE.C64 == '0')
```

```
ADR <Cd>, <label> //(PSTATE.C64 == '1')
```

## Chapter 4. Instruction definitions

### 4.1. The instruction sets

The A64 syntax is described by the `PSTATE.C64 == '0'` line, and the C64 syntax is described by the `PSTATE.C64 == '1'` line.

Unless otherwise stated, when the syntax does not include discrimination, the syntax applies in both A64 and C64.

The Operation pseudocode shows the A64 and C64 behavior by switching on the value of `ISInC64()`.

`INZHVM`

The letter C denotes a capability general-purpose register holding a capability.


CZR can be used in some instructions to represent a Capability where bits[128:0] are 0.



## 4.2 Base instructions

### 4.2.1 ADC

Add with Carry adds two register values and the Carry flag value, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
ADC <Wd>, <Wn>, <Wm>
```

#### 64-bit (sf == 1)

```
ADC <Xd>, <Xn>, <Xm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.


#### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4 bits(4) nzcvc;
5
6 if sub_op then
7     operand2 = NOT(operand2);
8
9 (result, nzcvc) = AddWithCarry(operand1, operand2, PSTATE.C);
10
11 if setflags then
12     PSTATE.<N,Z,C,V> = nzcvc;
13
14 X[d] = result;
```

## 4.2.2 ADCS

Add with Carry, setting flags, adds two register values and the Carry flag value, and writes the result to the destination register. It updates the condition flags based on the result.



### 32-bit (sf == 0)

ADCS <Wd>, <Wn>, <Wm>

### 64-bit (sf == 1)

ADCS <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.


### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4 bits(4) nzcvc;
5
6 if sub_op then
7     operand2 = NOT(operand2);
8
9 (result, nzcvc) = AddWithCarry(operand1, operand2, PSTATE.C);
10
11 if setflags then
12     PSTATE.<N,Z,C,V> = nzcvc;
13
14 X[d] = result;
```

### 4.2.3 ADD (extended register)

Add (extended register) adds a register value and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination register. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword.



#### 32-bit (sf == 0)

```
ADD <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

#### 64-bit (sf == 1)

```
ADD <Xd|SP>, <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7 ExtendType extend_type = DecodeRegExtend(option);
8 integer shift = UInt(imm3);
9 if shift > 4 then UNDEFINED;
```

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option":

option	<R>
00x	W
010	W
x11	X
10x	W
110	W
- <m> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
- <extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	LSL UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	LSL UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

### Operation

```


1  bits(datasize) result;
2  bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3  bits(datasize) operand2 = ExtendReg(m, extend_type, shift);
4  bits(4) nzcvc;
5  bit carry_in;
6
7  if sub_op then
8      operand2 = NOT(operand2);
9      carry_in = '1';
10 else
11     carry_in = '0';
12
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15 if setflags then
16     PSTATE.<N,Z,C,V> = nzcvc;
17
18 if d == 31 && !setflags then
19     SP[] = result;
20 else
21     X[d] = result;

```

### 4.2.4 ADD (immediate)

Add (immediate) adds a register value and an optionally-shifted immediate value, and writes the result to the destination register.

This instruction is used by the alias [MOV \(to/from SP\)](#).



#### 32-bit (sf == 0)

```
ADD <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
```

#### 64-bit (sf == 1)

```
ADD <Xd|SP>, <Xn|SP>, #<imm>{, <shift>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean sub_op = (op == '1');
5 boolean setflags = (S == '1');
6 bits(datasize) imm;
7
8 case sh of
9   when '0' imm = ZeroExtend(imm12, datasize);
10  when '1' imm = ZeroExtend(imm12 : Zeros(12), datasize);
```

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- <shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift>
0	LSL #0
1	LSL #12

#### Alias Conditions

Alias	Is preferred when
<a href="#">MOV (to/from SP)</a>	sh == '0' && imm12 == '000000000000' && (Rd == '11111'    Rn == '11111')

#### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = imm;
4 bits(4) nzcvc;
5 bit carry_in;
6
```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
7  if sub_op then
8      operand2 = NOT(operand2);
9      carry_in = '1';
10 else
11     carry_in = '0';
12
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15 if setflags then
16     PSTATE.<N,Z,C,V> = nzcvc;
17
18 if d == 31 && !setflags then
19     SP[] = result;
20 else
21     X[d] = result;
```

### 4.2.5 ADD (shifted register)

Add (shifted register) adds a register value and an optionally-shifted register value, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
ADD <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
ADD <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7
8 if shift == '11' then UNDEFINED;
9 if sf == '0' && imm6<5> == '1' then UNDEFINED;
10
11 ShiftType shift_type = DecodeShift(shift);
12 integer shift_amount = UInt(imm6);
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8     operand2 = NOT(operand2);
9     carry_in = '1';
10 else
```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
11     carry_in = '0';
12
13     (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15     if setflags then
16         PSTATE.<N,Z,C,V> = nzcvc;
17
18     X[d] = result;
```



### 4.2.6 ADDS (extended register)

Add (extended register), setting flags, adds a register value and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination register. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result.

This instruction is used by the alias [CMN \(extended register\)](#).



#### 32-bit (sf == 0)

```
ADDS <Wd>, <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

#### 64-bit (sf == 1)

```
ADDS <Xd>, <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7 ExtendType extend_type = DecodeRegExtend(option);
8 integer shift = UInt(imm3);
9 if shift > 4 then UNDEFINED;
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option":

option	<R>
00x	W
010	W
x11	X
10x	W
110	W
- <m> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
- <extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	LSL UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	LSL UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

#### Alias Conditions

Alias	Is preferred when
<a href="#">CMN (extended register)</a>	Rd == '11111'

#### Operation

```


1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = ExtendReg(m, extend_type, shift);
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8     operand2 = NOT(operand2);
9     carry_in = '1';
10 else
11     carry_in = '0';
12
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15 if setflags then
16     PSTATE.<N,Z,C,V> = nzcvc;
17
18 if d == 31 && !setflags then
19     SP[] = result;
20 else
21     X[d] = result;

```

### 4.2.7 ADDS (immediate)

Add (immediate), setting flags, adds a register value and an optionally-shifted immediate value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias [CMN \(immediate\)](#).



#### 32-bit (sf == 0)

```
ADDS <Wd>, <Wn|WSP>, #<imm>{, <shift>}
```

#### 64-bit (sf == 1)

```
ADDS <Xd>, <Xn|SP>, #<imm>{, <shift>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean sub_op = (op == '1');
5 boolean setflags = (S == '1');
6 bits(datasize) imm;
7
8 case sh of
9   when '0' imm = ZeroExtend(imm12, datasize);
10  when '1' imm = ZeroExtend(imm12 : Zeros(12), datasize);
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- <shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift>
0	LSL #0
1	LSL #12

#### Alias Conditions

Alias	Is preferred when
<a href="#">CMN (immediate)</a>	Rd == '111111'

#### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = imm;
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8   operand2 = NOT(operand2);
9   carry_in = '1';
10 else
11   carry_in = '0';
```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
12  
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);  
14  
15 if setflags then  
16     PSTATE.<N,Z,C,V> = nzcvc;  
17  
18 if d == 31 && !setflags then  
19     SP[] = result;  
20 else  
21     X[d] = result;
```

### 4.2.8 ADDS (shifted register)

Add (shifted register), setting flags, adds a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias [CMN \(shifted register\)](#).



#### 32-bit (sf == 0)

```
ADDS <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
ADDS <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7
8 if shift == '11' then UNDEFINED;
9 if sf == '0' && imm6<5> == '1' then UNDEFINED;
10
11 ShiftType shift_type = DecodeShift(shift);
12 integer shift_amount = UInt(imm6);
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.  
For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">CMN (shifted register)</a>	Rd == '111111'

**Operation**

```
1 bits(datasize) result;  
2 bits(datasize) operand1 = X[n];  
3 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);  
4 bits(4) nzcvc;  
5 bit carry_in;  
6  
7 if sub_op then  
8     operand2 = NOT(operand2);  
9     carry_in = '1';  
10 else  
11     carry_in = '0';  
12  
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);  
14  
15 if setflags then  
16     PSTATE.<N,Z,C,V> = nzcvc;  
17  
18 X[d] = result;
```

### 4.2.9 ADR

Form PCC-relative address adds an immediate value to the PCC value to form a PCC-relative address, and writes the result to the destination register.



```
ADR <Xd>, <label> // (PSTATE.C64 == '0')
```

```
ADR <Cd>, <label> // (PSTATE.C64 == '1')
```

```
1 integer d = UInt(Rd);
2 bits(64) imm = SignExtend(P:immhi:immlo, 64);
```

#### Assembler Symbols


- <Cd> Is the capability name of the destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <label> Is the program label whose address is to be calculated, in the range +/-1MB, encoded in "P:immhi:immlo".

#### Operation

```
1 if IsInC64() then
2   Capability addr = PCC[];
3
4   C[d] = CapAdd(addr, imm);
5 else
6   bits(64) addr;
7   if CCTLR[].PCCBO == '1' then
8     addr = CapGetOffset(PCC[]);
9   else
10    addr = CapGetValue(PCC[]);
11
12  X[d] = addr + imm;
```

### 4.2.10 ADRP

Form PCC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits to the PCC value with the bottom 12 bits masked out to form a PCC-relative address and writes the result to the destination register. This description only applies in A64.



ADRP <Xd>, <label>

```

1 integer d = UInt(Rd);
2 bits(64) imm;
3
4 if IsInC64() then
5     if P == '1' then
6         imm = SignExtend(immhi:immlo:Zeros(12), 64);
7     else
8         imm = ZeroExtend(immhi:immlo:Zeros(12), 64);
9 else
10    imm = SignExtend(P:immhi:immlo:Zeros(12), 64);

```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <label> Is the program label whose 4KB page address is to be calculated, in the range +/-4GB, encoded in "P:immhi:immlo".

#### Operation

```


1 if IsInC64() then
2     Capability addr;
3     if P == '0' then
4         if CCTLR[0].ADRPDPB == '1' then
5             addr = C[28];
6         else
7             addr = DDC[];
8     else
9         addr = PCC[];
10
11    bits(64) newvalue = CapGetValue(addr) AND NOT(ZeroExtend(Ones(12), 64));
12    bits(64) offset = newvalue - CapGetValue(addr) + imm;
13
14    Capability result = CapAdd(addr, offset);
15
16    if CapIsSealed(addr) then
17        result = CapWithTagClear(result);
18
19    C[d] = result;
20 else
21    bits(64) addr;
22    if CCTLR[0].PCCBO == '1' then
23        addr = CapGetOffset(PCC[]);
24    else
25        addr = CapGetValue(PCC[]);
26
27    addr<11:0> = Zeros(12);
28
29    X[d] = addr + imm;

```



### 4.2.11 AND (immediate)

Bitwise AND (immediate) performs a bitwise AND of a register value and an immediate value, and writes the result to the destination register.



#### 32-bit (sf == 0 && N == 0)

```
AND <Wd|WSP>, <Wn>, #<imm>
```

#### 64-bit (sf == 1)

```
AND <Xd|SP>, <Xn>, #<imm>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean setflags;
5 LogicalOp op;
6 case opc of
7   when '00' op = LogicalOp_AND; setflags = FALSE;
8   when '01' op = LogicalOp_ORR; setflags = FALSE;
9   when '10' op = LogicalOp_EOR; setflags = FALSE;
10  when '11' op = LogicalOp_AND; setflags = TRUE;
11
12 bits(datasize) imm;
13 if sf == '0' && N != '0' then UNDEFINED;
14 (imm, -) = DecodeBitMasks(N, imms, immr, TRUE);
```

#### Assembler Symbols


- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".  
For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

#### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = imm;
4
5 case op of
6   when LogicalOp_AND result = operand1 AND operand2;
7   when LogicalOp_ORR result = operand1 OR operand2;
8   when LogicalOp_EOR result = operand1 EOR operand2;
9
10 if setflags then
11   PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
12
13 if d == 31 && !setflags then
14   SP[] = result;
15 else
16   X[d] = result;
```

### 4.2.12 AND (shifted register)

Bitwise AND (shifted register) performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
AND <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
AND <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case op of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;
```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
8   when LogicalOp_ORR result = operand1 OR  operand2;
9   when LogicalOp_EOR result = operand1 EOR operand2;
10
11  if setflags then
12    PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
13
14  X[d] = result;
```

### 4.2.13 ANDS (immediate)

Bitwise AND (immediate), setting flags, performs a bitwise AND of a register value and an immediate value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias [TST \(immediate\)](#).



#### 32-bit (sf == 0 && N == 0)

ANDS <Wd>, <Wn>, #<imm>

#### 64-bit (sf == 1)

ANDS <Xd>, <Xn>, #<imm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean setflags;
5 LogicalOp op;
6 case op of
7   when '00' op = LogicalOp_AND; setflags = FALSE;
8   when '01' op = LogicalOp_ORR; setflags = FALSE;
9   when '10' op = LogicalOp_EOR; setflags = FALSE;
10  when '11' op = LogicalOp_AND; setflags = TRUE;
11
12 bits(datasize) imm;
13 if sf == '0' && N != '0' then UNDEFINED;
14 (imm, -) = DecodeBitMasks(N, imms, immr, TRUE);

```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".  
For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

#### Alias Conditions

Alias	Is preferred when
<a href="#">TST (immediate)</a>	Rd == '11111'

#### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = imm;
4
5 case op of
6   when LogicalOp_AND result = operand1 AND operand2;
7   when LogicalOp_ORR result = operand1 OR operand2;
8   when LogicalOp_EOR result = operand1 EOR operand2;
9
10 if setflags then
11   PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
12
13 if d == 31 && !setflags then
14   SP[] = result;
15 else


```

16 `X[d] = result;`

### 4.2.14 ANDS (shifted register)

Bitwise AND (shifted register), setting flags, performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias [TST \(shifted register\)](#).



#### 32-bit (sf == 0)

```
ANDS <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
ANDS <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case opc of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Alias Conditions

Alias	Is preferred when
<a href="#">TST (shifted register)</a>	Rd == '11111'

### Operation


```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;
8   when LogicalOp_ORR result = operand1 OR operand2;
9   when LogicalOp_EOR result = operand1 EOR operand2;
10
11 if setflags then
12   PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
13
14 X[d] = result;
```

### 4.2.15 ASR (immediate)

Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of the sign bit in the upper bits and zeros in the lower bits, and writes the result to the destination register.

This is an alias of [SBFM](#). This means:

- The encodings in this description are named to match the encodings of [SBFM](#).
- The description of [SBFM](#) gives the operational pseudocode for this instruction.



**32-bit (sf == 0 && N == 0 && imms == 011111)**

ASR <Wd>, <Wn>, #<shift>

is equivalent to

SBFM<Wd>, <Wn>, #<shift>, #31

and is always the preferred disassembly.

**64-bit (sf == 1 && N == 1 && imms == 111111)**

ASR <Xd>, <Xn>, #<shift>

is equivalent to

SBFM<Xd>, <Xn>, #<shift>, #63

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <shift> For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the "immr" field.  
 For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the "immr" field.

#### Operation

The description of [SBFM](#) gives the operational pseudocode for this instruction.




### 4.2.16 ASR (register)

Arithmetic Shift Right (register) shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This is an alias of [ASRV](#). This means:

- The encodings in this description are named to match the encodings of [ASRV](#).
- The description of [ASRV](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

ASR <Wd>, <Wn>, <Wm>

is equivalent to

[ASRV](#)<Wd>, <Wn>, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

ASR <Xd>, <Xn>, <Xm>

is equivalent to

[ASRV](#)<Xd>, <Xn>, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.


#### Operation

The description of [ASRV](#) gives the operational pseudocode for this instruction.

### 4.2.17 ASRV

Arithmetic Shift Right Variable shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is used by the alias [ASR \(register\)](#).



#### 32-bit (sf == 0)

ASRV <Wd>, <Wn>, <Wm>

#### 64-bit (sf == 1)

ASRV <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 ShiftType shift_type = DecodeShift(op2);
    
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

#### Operation

```


1 bits(datasize) result;
2 bits(datasize) operand2 = X[m];
3
4 result = ShiftReg(n, shift_type, UInt(operand2) MOD datasize);
5 X[d] = result;
    
```

### 4.2.18 AT

Address Translate. For more information, see *op0==0b01*, *cache maintenance*, *TLB maintenance*, and *address translation instructions*.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of **SYS**.
- The description of **SYS** gives the operational pseudocode for this instruction.



AT <at\_op>, <Xt>

is equivalent to

SYS#<op1>, C7, <Cm>, #<op2>, <Xt>

and is the preferred disassembly when SysOp (op1, '0111', CRm, op2) == Sys\_AT.

#### Assembler Symbols

<at\_op> Is an AT instruction name, as listed for the AT system instruction group, encoded in "op1:CRm<0>:op2":

op1	CRm<0>	op2	<at_op>	Architectural Feature
000	0	000	S1E1R	–
000	0	001	S1E1W	–
000	0	010	S1E0R	–
000	0	011	S1E0W	–
000	1	000	S1E1RP	FEAT_PAN2
000	1	001	S1E1WP	FEAT_PAN2
100	0	000	S1E2R	–
100	0	001	S1E2W	–
100	0	100	S12E1R	–
100	0	101	S12E1W	–
100	0	110	S12E0R	–
100	0	111	S12E0W	–
110	0	000	S1E3R	–
110	0	001	S1E3W	–

<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.


<Xt> Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

#### Operation

The description of **SYS** gives the operational pseudocode for this instruction.

### 4.2.19 B

Branch causes an unconditional branch to a label at a PC-relative offset, with a hint that this is not a subroutine call or return.



B <label>

```
1 BranchType branch_type = if op == '1' then BranchType_DIRCALL else BranchType_DIR;
2 bits(64) offset = SignExtend(imm26:'00', 64);
```

#### Assembler Symbols

<label> Is the program label to be unconditionally branched to. Its offset from the address of this instruction, in the range +/-128MB, is encoded as "imm26" times 4.

#### Operation

```
1 if branch_type == BranchType_DIRCALL then
2     if IsInC64() then
3         if CCTLR[].SBL == '1' then
4             C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
5         else
6             C[30] = CapAdd(PCC[], 5);
7     elseif CCTLR[].PCCBO == '1' then
8         X[30] = PC[] + 4 - CapGetBase(PCC[]);
9     else
10        X[30] = PC[] + 4;
11
12 BranchTo(PC[] + offset, branch_type);
```

### 4.2.20 B.cond

Branch conditionally to a label at a PC-relative offset, with a hint that this is not a subroutine call or return.



B.<cond><label>

```
1 bits(64) offset = SignExtend(imm19:'00', 64);  
2 bits(4) condition = cond;
```

#### Assembler Symbols

- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.
- <label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

#### Operation

```
1 if ConditionHolds(condition) then  
2   BranchTo(PC[] + offset, BranchType_DIR);
```


### 4.2.21 BFC

Bitfield Clear sets a bitfield of  $\langle\text{width}\rangle$  bits at bit position  $\langle\text{lsb}\rangle$  of the destination register to zero, leaving the other destination bits unchanged.

This is an alias of **BFM**. This means:

- The encodings in this description are named to match the encodings of **BFM**.
- The description of **BFM** gives the operational pseudocode for this instruction.

#### Leaving other bits unchanged (Armv8.2)



#### 32-bit (sf == 0 && N == 0)

BFC  $\langle\text{Wd}\rangle, \# \langle\text{lsb}\rangle, \# \langle\text{width}\rangle$

is equivalent to

**BFM** $\langle\text{Wd}\rangle, \text{WZR}, \#(-\langle\text{lsb}\rangle \text{MOD } 32), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

#### 64-bit (sf == 1 && N == 1)

BFC  $\langle\text{Xd}\rangle, \# \langle\text{lsb}\rangle, \# \langle\text{width}\rangle$

is equivalent to

**BFM** $\langle\text{Xd}\rangle, \text{XZR}, \#(-\langle\text{lsb}\rangle \text{MOD } 64), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

#### Assembler Symbols

- $\langle\text{Wd}\rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Xd}\rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{lsb}\rangle$  For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- $\langle\text{width}\rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to  $32 - \langle\text{lsb}\rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to  $64 - \langle\text{lsb}\rangle$ .

#### Operation


The description of **BFM** gives the operational pseudocode for this instruction.

## 4.2.22 BFI

Bitfield Insert copies a bitfield of  $\langle\text{width}\rangle$  bits from the least significant bits of the source register to bit position  $\langle\text{lsb}\rangle$  of the destination register, leaving the other destination bits unchanged.

This is an alias of [BFM](#). This means:

- The encodings in this description are named to match the encodings of [BFM](#).
- The description of [BFM](#) gives the operational pseudocode for this instruction.



### 32-bit (sf == 0 && N == 0)

BFI  $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

$\text{BFM}\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#(-\langle\text{lsb}\rangle \text{MOD } 32), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

### 64-bit (sf == 1 && N == 1)

BFI  $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

$\text{BFM}\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#(-\langle\text{lsb}\rangle \text{MOD } 64), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

### Assembler Symbols

- $\langle\text{Wd}\rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Wn}\rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{Xd}\rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Xn}\rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{lsb}\rangle$  For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- $\langle\text{width}\rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to  $32 - \langle\text{lsb}\rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to  $64 - \langle\text{lsb}\rangle$ .

### Operation

The description of [BFM](#) gives the operational pseudocode for this instruction.

### 4.2.23 BFM


Bitfield Move is usually accessed via one of its aliases, which are always preferred for disassembly.

If  $\langle imms \rangle$  is greater than or equal to  $\langle immr \rangle$ , this copies a bitfield of  $(\langle imms \rangle - \langle immr \rangle + 1)$  bits starting from bit position  $\langle immr \rangle$  in the source register to the least significant bits of the destination register.

If  $\langle imms \rangle$  is less than  $\langle immr \rangle$ , this copies a bitfield of  $(\langle imms \rangle + 1)$  bits from the least significant bits of the source register to bit position  $(regsize - \langle immr \rangle)$  of the destination register, where  $regsize$  is the destination register size of 32 or 64 bits.

In both cases the other bits of the destination register remain unchanged.

This instruction is used by the aliases [BFC](#), [BFI](#), and [BFXIL](#).



#### 32-bit (sf == 0 && N == 0)

BFM  $\langle Wd \rangle, \langle Wn \rangle, \# \langle immr \rangle, \# \langle imms \rangle$

#### 64-bit (sf == 1 && N == 1)

BFM  $\langle Xd \rangle, \langle Xn \rangle, \# \langle immr \rangle, \# \langle imms \rangle$

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer datasize = if sf == '1' then 64 else 32;
4
5  boolean inzero;
6  boolean extend;
7  integer R;
8  integer S;
9  bits(datasize) wmask;
10 bits(datasize) tmask;
11
12 case opc of
13   when '00' inzero = TRUE; extend = TRUE; // SBFM
14   when '01' inzero = FALSE; extend = FALSE; // BFM
15   when '10' inzero = TRUE; extend = FALSE; // UBFM
16   when '11' UNDEFINED;
17
18 if sf == '1' && N != '1' then UNDEFINED;
19 if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0') then UNDEFINED;
20
21 R = UInt(immr);
22 S = UInt(imms);
23 (wmask, tmask) = DecodeBitMasks(N, imms, immr, FALSE);

```

#### Assembler Symbols

- $\langle Wd \rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle Wn \rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle Xd \rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle Xn \rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle immr \rangle$  For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field.  
For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.
- $\langle imms \rangle$  For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.  
For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0



to 63, encoded in the "imms" field.

### Alias Conditions

Alias	Is preferred when
BFC	$Rn == '11111' \ \&\& \ \text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$
BFI	$Rn \neq '11111' \ \&\& \ \text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$
BFXIL	$\text{UInt}(\text{imms}) \geq \text{UInt}(\text{immr})$

### Operation


```
1 bits(datasize) dst = if inzero then Zeros() else X[d];
2 bits(datasize) src = X[n];
3
4 // perform bitfield move on low bits
5 bits(datasize) bot = (dst AND NOT(wmask)) OR (ROR(src, R) AND wmask);
6
7 // determine extension bits (sign, zero or dest register)
8 bits(datasize) top = if extend then Replicate(src<S>) else dst;
9
10 // combine extension bits and result bits
11 X[d] = (top AND NOT(tmask)) OR (bot AND tmask);
```

### 4.2.24 BFXIL

Bitfield Extract and Insert Low copies a bitfield of  $\langle\text{width}\rangle$  bits starting from bit position  $\langle\text{lsb}\rangle$  in the source register to the least significant bits of the destination register, leaving the other destination bits unchanged.

This is an alias of **BFM**. This means:

- The encodings in this description are named to match the encodings of **BFM**.
- The description of **BFM** gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

BFXIL  $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

BFM $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#\langle\text{lsb}\rangle, \#(\langle\text{lsb}\rangle+\langle\text{width}\rangle-1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) \geq \text{UInt}(\text{immr})$ .

#### 64-bit (sf == 1 && N == 1)

BFXIL  $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

BFM $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#\langle\text{lsb}\rangle, \#(\langle\text{lsb}\rangle+\langle\text{width}\rangle-1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) \geq \text{UInt}(\text{immr})$ .

#### Assembler Symbols


- $\langle\text{Wd}\rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Wn}\rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{Xd}\rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Xn}\rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{lsb}\rangle$  For the 32-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.
- $\langle\text{width}\rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to  $32-\langle\text{lsb}\rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to  $64-\langle\text{lsb}\rangle$ .

#### Operation

The description of **BFM** gives the operational pseudocode for this instruction.

### 4.2.25 BIC (shifted register)

Bitwise Bit Clear (shifted register) performs a bitwise AND of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
BIC <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
BIC <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case op of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;
```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
8   when LogicalOp_ORR result = operand1 OR operand2;  
9   when LogicalOp_EOR result = operand1 EOR operand2;  
10  
11  if setflags then  
12    PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';  
13  
14  X[d] = result;
```

### 4.2.26 BICS (shifted register)

Bitwise Bit Clear (shifted register), setting flags, performs a bitwise AND of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.



#### 32-bit (sf == 0)

```
BICS <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
BICS <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case opc of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
6  case op of
7    when LogicalOp_AND result = operand1 AND operand2;
8    when LogicalOp_ORR  result = operand1 OR  operand2;
9    when LogicalOp_EOR  result = operand1 EOR operand2;
10
11  if setflags then
12    PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
13
14  X[d] = result;
```

### 4.2.27 BL

Branch with Link branches to a PC-relative offset, setting the register X30 to PC+4. It provides a hint that this is a subroutine call.



BL <label>

```
1 BranchType branch_type = if op == '1' then BranchType_DIRCALL else BranchType_DIR;
2 bits(64) offset = SignExtend(imm26:'00', 64);
```

#### Assembler Symbols


<label> Is the program label to be unconditionally branched to. Its offset from the address of this instruction, in the range +/-128MB, is encoded as "imm26" times 4.

#### Operation

```
1 if branch_type == BranchType_DIRCALL then
2   if IsInC64() then
3     if CCTLR[].SBL == '1' then
4       C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
5     else
6       C[30] = CapAdd(PCC[], 5);
7   elseif CCTLR[].PCCBO == '1' then
8     X[30] = PC[] + 4 - CapGetBase(PCC[]);
9   else
10    X[30] = PC[] + 4;
11
12 BranchTo(PC[] + offset, branch_type);
```

### 4.2.28 BLR

Branch with Link to Register calls a subroutine at an address in a register, setting register X30 to PC+4.



```
BLR <Xn>

1 integer n = UInt(Rn);
2 BranchType branch_type;
3
4 case op of
5     when '00' branch_type = BranchType_INDIR;
6     when '01' branch_type = BranchType_INDCALL;
7     when '10' branch_type = BranchType_RET;
8     otherwise UNDEFINED;
```

#### Assembler Symbols

<Xn> Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.


#### Operation

```
1 Capability target;
2 if CCTLR[].PCCBO == '1' then
3     target = CapSetOffset(PCC[], X[n]);
4 else
5     target = CapSetValue(PCC[], X[n]);
6
7 if branch_type == BranchType_INDCALL then
8     if IsInC64() then
9         if CCTLR[].SBL == '1' then
10            C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
11        else
12            C[30] = CapAdd(PCC[], 5);
13    elseif CCTLR[].PCCBO == '1' then
14        X[30] = PC[] + 4 - CapGetBase(PCC[]);
15    else
16        X[30] = PC[] + 4;
17
18 BranchToCapability(target, branch_type);
```



## 4.2.29 BR

Branch to Register branches unconditionally to an address in a register, with a hint that this is not a subroutine return.



BR <Xn>

```

1 integer n = UInt(Rn);
2 BranchType branch_type;
3
4 case op of
5     when '00' branch_type = BranchType_INDIR;
6     when '01' branch_type = BranchType_INDICAL;
7     when '10' branch_type = BranchType_RET;
8     otherwise UNDEFINED;

```

### Assembler Symbols

<Xn> Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.

### Operation

```

1 Capability target;
2 if CCTLR[].PCCBO == '1' then
3     target = CapSetOffset(PCC[], X[n]);
4 else
5     target = CapSetValue(PCC[], X[n]);
6
7 if branch_type == BranchType_INDICAL then
8     if IsInC64() then
9         if CCTLR[].SBL == '1' then
10            C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
11        else
12            C[30] = CapAdd(PCC[], 5);
13        elseif CCTLR[].PCCBO == '1' then
14            X[30] = PC[] + 4 - CapGetBase(PCC[]);
15        else
16            X[30] = PC[] + 4;
17
18 BranchToCapability(target, branch_type);

```

### 4.2.30 BRK

**Breakpoint instruction.** A `BRK` instruction generates a Breakpoint Instruction exception. The PE records the exception in `ESR_ELx`, using the EC value `0x3c`, and captures the value of the immediate argument in `ESR_ELx.ISS`.

31	24	23	21	20	5	4	2	1	0										
1	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<code>imm16</code>																			

```
BRK #<imm>
```

```
1 bits(16) comment = imm16;
```

#### Assembler Symbols

`<imm>` Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

#### Operation

```
1 AArch64.SoftwareBreakpoint(comment);
```

### 4.2.31 CAS, CASA, CASAL, CASL

Compare and Swap word or doubleword in memory reads a 32-bit word or 64-bit doubleword from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- `CASA` and `CASAL` load from memory with acquire semantics.
- `CASL` and `CASAL` store to memory with release semantics.
- `CAS` has no memory ordering requirements.


For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is `<Ws>`, or `<Xs>`, is restored to the value held in the register before the instruction was executed.

**No offset**  
(Armv8.1)



**32-bit CAS (size == 10 && L == 0 && o0 == 0)**

```
CAS <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CAS <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**32-bit CASA (size == 10 && L == 1 && o0 == 0)**

```
CASA <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASA <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**32-bit CASAL (size == 10 && L == 1 && o0 == 1)**

```
CASAL <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASAL <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**32-bit CASL (size == 10 && L == 0 && o0 == 1)**

```
CASL <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASL <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**64-bit CAS (size == 11 && L == 0 && o0 == 0)**

```
CAS <Xs>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CAS <Xs>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**64-bit CASA (size == 11 && L == 1 && o0 == 0)**

```
CASA <Xs>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASA <Xs>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**64-bit CASAL (size == 11 && L == 1 && o0 == 1)**

```
CASAL <Xs>, <Xt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')
```

```
CASAL <Xs>, <Xt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')
```

### 64-bit CASL (size == 11 && L == 0 && o0 == 1)

```
CASL <Xs>, <Xt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')
```

```
CASL <Xs>, <Xt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer n = UInt(Rn);
4 integer t = UInt(Rt);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if L == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if o0 == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) comparevalue;
2 bits(datasize) newvalue;
3 bits(datasize) data;
4
5 comparevalue = X[s];
6 newvalue = X[t];
7
8 VirtualAddress base = BaseReg[n];
9 data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);
10
11 X[s] = ZeroExtend(data, regsize);
```

### 4.2.32 CASB, CASAB, CASALB, CASLB

Compare and Swap byte in memory reads an 8-bit byte from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- CASAB and CASALB load from memory with acquire semantics.
- CASLB and CASALB store to memory with release semantics.
- CASB has no memory ordering requirements.


For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is <Ws>, is restored to the values held in the register before the instruction was executed.

**No offset**  
(Armv8.1)



#### CASAB (L == 1 && o0 == 0)

```
CASAB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASAB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASALB (L == 1 && o0 == 1)

```
CASALB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASALB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASB (L == 0 && o0 == 0)

```
CASB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### CASLB (L == 0 && o0 == 1)

```
CASLB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASLB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer n = UInt(Rn);
4 integer t = UInt(Rt);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if L == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if o0 == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) comparevalue;  
2 bits(datasize) newvalue;  
3 bits(datasize) data;  
4  
5 comparevalue = X[s];  
6 newvalue = X[t];  
7  
8 VirtualAddress base = BaseReg[n];  
9 data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);  
10  
11 X[s] = ZeroExtend(data, regsize);
```

### 4.2.33 CASH, CASAH, CASALH, CASLH

Compare and Swap halfword in memory reads a 16-bit halfword from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- CASAH and CASALH load from memory with acquire semantics.
- CASLH and CASALH store to memory with release semantics.
- CAS has no memory ordering requirements.


For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is <Ws>, is restored to the values held in the register before the instruction was executed.

**No offset**  
(Armv8.1)



**CASAH (L == 1 && o0 == 0)**

```
CASAH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASAH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**CASALH (L == 1 && o0 == 1)**

```
CASALH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASALH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**CASH (L == 0 && o0 == 0)**

```
CASH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**CASLH (L == 0 && o0 == 1)**

```
CASLH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASLH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer n = UInt(Rn);
4 integer t = UInt(Rt);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if L == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if o0 == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) comparevalue;  
2 bits(datasize) newvalue;  
3 bits(datasize) data;  
4  
5 comparevalue = X[s];  
6 newvalue = X[t];  
7  
8 VirtualAddress base = BaseReg[n];  
9 data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);  
10  
11 X[s] = ZeroExtend(data, regsize);
```



### 4.2.34 CASP, CASPA, CASPAL, CASPL

Compare and Swap Pair of words or doublewords in memory reads a pair of 32-bit words or 64-bit doublewords from memory, and compares them against the values held in the first pair of registers. If the comparison is equal, the values in the second pair of registers are written to memory. If the writes are performed, the reads and writes occur atomically such that no other modification of the memory location can take place between the reads and writes.

- CASPA and CASPAL load from memory with acquire semantics.
- CASPL and CASPAL store to memory with release semantics.
- CAS has no memory ordering requirements.


For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails.

If the instruction generates a synchronous Data Abort, the registers which are compared and loaded, that is  $\langle Ws \rangle$  and  $\langle W(s+1) \rangle$ , or  $\langle Xs \rangle$  and  $\langle X(s+1) \rangle$ , are restored to the values held in the registers before the instruction was executed.

**No offset**  
(Armv8.1)



**32-bit CASP (sz == 0 && L == 0 && o0 == 0)**

CASP  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Xn \rangle$ |SP]{, #0} // (PSTATE.C64 == '0')

CASP  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Cn \rangle$ |CSP]{, #0} // (PSTATE.C64 == '1')

**32-bit CASPA (sz == 0 && L == 1 && o0 == 0)**

CASPA  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Xn \rangle$ |SP]{, #0} // (PSTATE.C64 == '0')

CASPA  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Cn \rangle$ |CSP]{, #0} // (PSTATE.C64 == '1')

**32-bit CASPAL (sz == 0 && L == 1 && o0 == 1)**

CASPAL  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Xn \rangle$ |SP]{, #0} // (PSTATE.C64 == '0')

CASPAL  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Cn \rangle$ |CSP]{, #0} // (PSTATE.C64 == '1')

**32-bit CASPL (sz == 0 && L == 0 && o0 == 1)**

CASPL  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Xn \rangle$ |SP]{, #0} // (PSTATE.C64 == '0')

CASPL  $\langle Ws \rangle$ ,  $\langle W(s+1) \rangle$ ,  $\langle Wt \rangle$ ,  $\langle W(t+1) \rangle$ , [ $\langle Cn \rangle$ |CSP]{, #0} // (PSTATE.C64 == '1')

**64-bit CASP (sz == 1 && L == 0 && o0 == 0)**

CASP  $\langle Xs \rangle$ ,  $\langle X(s+1) \rangle$ ,  $\langle Xt \rangle$ ,  $\langle X(t+1) \rangle$ , [ $\langle Xn \rangle$ |SP]{, #0} // (PSTATE.C64 == '0')

CASP  $\langle Xs \rangle$ ,  $\langle X(s+1) \rangle$ ,  $\langle Xt \rangle$ ,  $\langle X(t+1) \rangle$ , [ $\langle Cn \rangle$ |CSP]{, #0} // (PSTATE.C64 == '1')

**64-bit CASPA (sz == 1 && L == 1 && o0 == 0)**

CASPA  $\langle Xs \rangle$ ,  $\langle X(s+1) \rangle$ ,  $\langle Xt \rangle$ ,  $\langle X(t+1) \rangle$ , [ $\langle Xn \rangle$ |SP]{, #0} // (PSTATE.C64 == '0')

CASPA  $\langle Xs \rangle$ ,  $\langle X(s+1) \rangle$ ,  $\langle Xt \rangle$ ,  $\langle X(t+1) \rangle$ , [ $\langle Cn \rangle$ |CSP]{, #0} // (PSTATE.C64 == '1')

### 64-bit CASPAL (sz == 1 && L == 1 && o0 == 1)

```
CASPAL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASPAL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

### 64-bit CASPL (sz == 1 && L == 0 && o0 == 1)

```
CASPL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
CASPL <Xs>, <X(s+1)>, <Xt>, <X(t+1)>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2 if Rs<0> == '1' then UNDEFINED;
3 if Rt<0> == '1' then UNDEFINED;
4
5 integer n = UInt(Rn);
6 integer t = UInt(Rt);
7 integer s = UInt(Rs);
8
9 integer datasize = 32 << UInt(sz);
10 integer regsize = datasize;
11 AccType ldacctype = if L == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
12 AccType stacctype = if o0 == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

### Assembler Symbols


- <Ws> Is the 32-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. <Ws> must be an even-numbered register.
- <W(s+1)> Is the 32-bit name of the second general-purpose register to be compared and loaded.
- <Wt> Is the 32-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. <Wt> must be an even-numbered register.
- <W(t+1)> Is the 32-bit name of the second general-purpose register to be conditionally stored.
- <Xs> Is the 64-bit name of the first general-purpose register to be compared and loaded, encoded in the "Rs" field. <Xs> must be an even-numbered register.
- <X(s+1)> Is the 64-bit name of the second general-purpose register to be compared and loaded.
- <Xt> Is the 64-bit name of the first general-purpose register to be conditionally stored, encoded in the "Rt" field. <Xt> must be an even-numbered register.
- <X(t+1)> Is the 64-bit name of the second general-purpose register to be conditionally stored.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(2*datasize) comparevalue;
2 bits(2*datasize) newvalue;
3 bits(2*datasize) data;
4
5 bits(datasize) s1 = X[s];
6 bits(datasize) s2 = X[s+1];
7 bits(datasize) t1 = X[t];
8 bits(datasize) t2 = X[t+1];
9 comparevalue = if BigEndian() then s1:s2 else s2:s1;
10 newvalue = if BigEndian() then t1:t2 else t2:t1;
11
12 VirtualAddress base = BaseReg[n];
13 data = MemAtomicCompareAndSwap(base, comparevalue, newvalue, ldacctype, stacctype);
14
15 if BigEndian() then
16     X[s] = ZeroExtend(data<2*datasize-1:datasize>, regsize);
17     X[s+1] = ZeroExtend(data<datasize-1:0>, regsize);
18 else
19     X[s] = ZeroExtend(data<datasize-1:0>, regsize);
20     X[s+1] = ZeroExtend(data<2*datasize-1:datasize>, regsize);
```

### 4.2.35 CBNZ

Compare and Branch on Nonzero compares the value in a register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect the condition flags.



#### 32-bit (sf == 0)

CBNZ <Wt>, <label>

#### 64-bit (sf == 1)

CBNZ <Xt>, <label>

```

1 integer t = UInt(Rt);
2 integer datasize = if sf == '1' then 64 else 32;
3 boolean iszero = (op == '0');
4 bits(64) offset = SignExtend(imm19:'00', 64);

```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be tested, encoded in the "Rt" field.
- <label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

#### Operation


```

1 bits(datasize) operand1 = X[t];
2
3 if IsZero(operand1) == iszero then
4   BranchTo(PC[] + offset, BranchType_DIR);

```

### 4.2.36 CBZ

Compare and Branch on Zero compares the value in a register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.



#### 32-bit (sf == 0)

```
CBZ <Wt>, <label>
```

#### 64-bit (sf == 1)

```
CBZ <Xt>, <label>
```

```
1 integer t = UInt(Rt);
2 integer datasize = if sf == '1' then 64 else 32;
3 boolean iszero = (op == '0');
4 bits(64) offset = SignExtend(imm19:'00', 64);
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be tested, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be tested, encoded in the "Rt" field.
- <label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

#### Operation

```
1 bits(datasize) operand1 = X[t];
2
3 if IsZero(operand1) == iszero then
4   BranchTo(PC[] + offset, BranchType_DIR);
```

### 4.2.37 CCMN (immediate)

Conditional Compare Negative (immediate) sets the value of the condition flags to the result of the comparison of a register value and a negated immediate value if the condition is TRUE, and an immediate value otherwise.



#### 32-bit (sf == 0)

```
CCMN <Wn>, #<imm>, #<nzcw>, <cond>
```

#### 64-bit (sf == 1)

```
CCMN <Xn>, #<imm>, #<nzcw>, <cond>
```

```
1 integer n = UInt(Rn);
2 integer datasize = if sf == '1' then 64 else 32;
3 boolean sub_op = (op == '1');
4 bits(4) condition = cond;
5 bits(4) flags = nzcw;
6 bits(datasize) imm = ZeroExtend(imm5, datasize);
```

#### Assembler Symbols


- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <imm> Is a five bit unsigned (positive) immediate encoded in the "imm5" field.
- <nzcw> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcw" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = imm;
3 bit carry_in = '0';
4
5 if ConditionHolds(condition) then
6     if sub_op then
7         operand2 = NOT(operand2);
8         carry_in = '1';
9         (-, flags) = AddWithCarry(operand1, operand2, carry_in);
10 PSTATE.<N,Z,C,V> = flags;
```

### 4.2.38 CCMN (register)

Conditional Compare Negative (register) sets the value of the condition flags to the result of the comparison of a register value and the inverse of another register value if the condition is TRUE, and an immediate value otherwise.



#### 32-bit (sf == 0)

```
CCMN <Wn>, <Wm>, #<nzcv>, <cond>
```

#### 64-bit (sf == 1)

```
CCMN <Xn>, <Xm>, #<nzcv>, <cond>
```

```
1 integer n = UInt(Rn);
2 integer m = UInt(Rm);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean sub_op = (op == '1');
5 bits(4) condition = cond;
6 bits(4) flags = nzcv;
```

#### Assembler Symbols


- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <nzcv> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bit carry_in = '0';
4
5 if ConditionHolds(condition) then
6     if sub_op then
7         operand2 = NOT(operand2);
8         carry_in = '1';
9         (-, flags) = AddWithCarry(operand1, operand2, carry_in);
10 PSTATE.<N,Z,C,V> = flags;
```

### 4.2.39 CCMP (immediate)

Conditional Compare (immediate) sets the value of the condition flags to the result of the comparison of a register value and an immediate value if the condition is TRUE, and an immediate value otherwise.



#### 32-bit (sf == 0)

```
CCMP <Wn>, #<imm>, #<nzcw>, <cond>
```

#### 64-bit (sf == 1)

```
CCMP <Xn>, #<imm>, #<nzcw>, <cond>
```

```
1 integer n = UInt(Rn);
2 integer datasize = if sf == '1' then 64 else 32;
3 boolean sub_op = (op == '1');
4 bits(4) condition = cond;
5 bits(4) flags = nzcw;
6 bits(datasize) imm = ZeroExtend(imm5, datasize);
```

#### Assembler Symbols


- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <imm> Is a five bit unsigned (positive) immediate encoded in the "imm5" field.
- <nzcw> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcw" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = imm;
3 bit carry_in = '0';
4
5 if ConditionHolds(condition) then
6     if sub_op then
7         operand2 = NOT(operand2);
8         carry_in = '1';
9         (-, flags) = AddWithCarry(operand1, operand2, carry_in);
10 PSTATE.<N,Z,C,V> = flags;
```

### 4.2.40 CCMP (register)

Conditional Compare (register) sets the value of the condition flags to the result of the comparison of two registers if the condition is TRUE, and an immediate value otherwise.



#### 32-bit (sf == 0)

CCMP <Wn>, <Wm>, #<nzcvc>, <cond>

#### 64-bit (sf == 1)

CCMP <Xn>, <Xm>, #<nzcvc>, <cond>

```

1 integer n = UInt(Rn);
2 integer m = UInt(Rm);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean sub_op = (op == '1');
5 bits(4) condition = cond;
6 bits(4) flags = nzcvc;

```

#### Assembler Symbols

- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <nzcvc> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcvc" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

```

1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bit carry_in = '0';
4
5 if ConditionHolds(condition) then
6     if sub_op then
7         operand2 = NOT(operand2);
8         carry_in = '1';
9         (-, flags) = AddWithCarry(operand1, operand2, carry_in);
10 PSTATE.<N,Z,C,V> = flags;

```




### 4.2.41 CINC

Conditional Increment returns, in the destination register, the value of the source register incremented by 1 if the condition is TRUE, and otherwise returns the value of the source register.

This is an alias of [CSINC](#). This means:

- The encodings in this description are named to match the encodings of [CSINC](#).
- The description of [CSINC](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

CINC <Wd>, <Wn>, <cond>

is equivalent to

CSINC<Wd>, <Wn>, <Wn>, invert(<cond>)

and is the preferred disassembly when  $R_n == R_m$ .

#### 64-bit (sf == 1)

CINC <Xd>, <Xn>, <cond>

is equivalent to

CSINC<Xd>, <Xn>, <Xn>, invert(<cond>)

and is the preferred disassembly when  $R_n == R_m$ .

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <cond> Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

#### Operation


The description of [CSINC](#) gives the operational pseudocode for this instruction.

### 4.2.42 CINV

Conditional Invert returns, in the destination register, the bitwise inversion of the value of the source register if the condition is TRUE, and otherwise returns the value of the source register.

This is an alias of **CSINV**. This means:

- The encodings in this description are named to match the encodings of **CSINV**.
- The description of **CSINV** gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CINV <Wd>, <Wn>, <cond>
```

is equivalent to

```
CSINV<Wd>, <Wn>, <Wn>, invert(<cond>)
```

and is the preferred disassembly when  $Rn == Rm$ .

#### 64-bit (sf == 1)

```
CINV <Xd>, <Xn>, <cond>
```

is equivalent to

```
CSINV<Xd>, <Xn>, <Xn>, invert(<cond>)
```

and is the preferred disassembly when  $Rn == Rm$ .

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <cond> Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

#### Operation

The description of **CSINV** gives the operational pseudocode for this instruction.

### 4.2.43 CLREX

Clear Exclusive clears the local monitor of the executing PE.

31	22	21	20	19	18	16	15	12	11	8	7	5	4	0					
1	1	0	1	0	1	0	0	0	0	0	CRm	0	1	0	1	1	1	1	1

```
CLREX {#<imm>}
```

```
1 // CRm field is ignored
```

#### Assembler Symbols


<imm> Is an optional 4-bit unsigned immediate, in the range 0 to 15, defaulting to 15 and encoded in the "CRm" field.

#### Operation

```
1 ClearExclusiveLocal(ProcessorID());
```

### 4.2.44 CLS

Count Leading Sign bits counts the number of leading bits of the source register that have the same value as the most significant bit of the register, and writes the result to the destination register. This count does not include the most significant bit of the source register.



**32-bit (sf == 0)**

```
CLS <Wd>, <Wn>
```

**64-bit (sf == 1)**

```
CLS <Xd>, <Xn>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 CountOp opcode = if op == '0' then CountOp_CLZ else CountOp_CLS;
```

**Assembler Symbols**

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.


**Operation**

```

1 integer result;
2 bits(datasize) operand1 = X[n];
3
4 if opcode == CountOp_CLZ then
5     result = CountLeadingZeroBits(operand1);
6 else
7     result = CountLeadingSignBits(operand1);
8
9 X[d] = result<datasize-1:0>;
```

### 4.2.45 CLZ

Count Leading Zeros counts the number of binary zero bits before the first binary one bit in the value of the source register, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
CLZ <Wd>, <Wn>
```

#### 64-bit (sf == 1)

```
CLZ <Xd>, <Xn>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 CountOp opcode = if op == '0' then CountOp_CLZ else CountOp_CLS;
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation


```
1 integer result;
2 bits(datasize) operand1 = X[n];
3
4 if opcode == CountOp_CLZ then
5     result = CountLeadingZeroBits(operand1);
6 else
7     result = CountLeadingSignBits(operand1);
8
9 X[d] = result<datasize-1:0>;
```

### 4.2.46 CMN (extended register)

Compare Negative (extended register) adds a register value and a sign or zero-extended register value, followed by an optional left shift amount. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.

This is an alias of [ADDS \(extended register\)](#). This means:

- The encodings in this description are named to match the encodings of [ADDS \(extended register\)](#).
- The description of [ADDS \(extended register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CMN <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

is equivalent to

```
ADDSWZR, <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
CMN <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

is equivalent to

```
ADDSXZR, <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

and is always the preferred disassembly.

#### Assembler Symbols

<Wn|WSP> Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

<Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

<Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "option":

option	<R>
00x	W
010	W
x11	X
10x	W
110	W

<m> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.

<extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	LSL UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	LSL UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

### Operation


The description of [ADDS \(extended register\)](#) gives the operational pseudocode for this instruction.

### 4.2.47 CMN (immediate)

Compare Negative (immediate) adds a register value and an optionally-shifted immediate value. It updates the condition flags based on the result, and discards the result.

This is an alias of [ADDS \(immediate\)](#). This means:

- The encodings in this description are named to match the encodings of [ADDS \(immediate\)](#).
- The description of [ADDS \(immediate\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CMN <Wn|WSP>, #<imm>{, <shift>}
```

is equivalent to

```
ADDSWZR, <Wn|WSP>, #<imm>{, <shift>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
CMN <Xn|SP>, #<imm>{, <shift>}
```

is equivalent to

```
ADDSXZR, <Xn|SP>, #<imm>{, <shift>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- <shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift>
0	LSL #0
1	LSL #12

#### Operation

The description of [ADDS \(immediate\)](#) gives the operational pseudocode for this instruction.




### 4.2.48 CMN (shifted register)

Compare Negative (shifted register) adds a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

This is an alias of [ADDS \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [ADDS \(shifted register\)](#).
- The description of [ADDS \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CMN <Wn>, <Wm>{, <shift>#<amount>}
```

is equivalent to

```
ADDSWZR, <Wn>, <Wm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
CMN <Xn>, <Xm>{, <shift>#<amount>}
```

is equivalent to

```
ADDSXZR, <Xn>, <Xm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Operation


The description of [ADDS \(shifted register\)](#) gives the operational pseudocode for this instruction.

### 4.2.49 CMP (extended register)

Compare (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.

This is an alias of [SUBS \(extended register\)](#). This means:

- The encodings in this description are named to match the encodings of [SUBS \(extended register\)](#).
- The description of [SUBS \(extended register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CMP <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

is equivalent to

```
SUBSWZR, <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
CMP <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

is equivalent to

```
SUBSXZR, <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn|WSP> Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option":
- | option | <R> |
|--------|-----|
| 00x    | W   |
| 010    | W   |
| x11    | X   |
| 10x    | W   |
| 110    | W   |
- <m> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
- <extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	LSL UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	LSL UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

### Operation


The description of [SUBS \(extended register\)](#) gives the operational pseudocode for this instruction.

### 4.2.50 CMP (immediate)

Compare (immediate) subtracts an optionally-shifted immediate value from a register value. It updates the condition flags based on the result, and discards the result.

This is an alias of [SUBS \(immediate\)](#). This means:

- The encodings in this description are named to match the encodings of [SUBS \(immediate\)](#).
- The description of [SUBS \(immediate\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CMP <Wn|WSP>, #<imm>{, <shift>}
```

is equivalent to

```
SUBSWZR, <Wn|WSP>, #<imm>{, <shift>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
CMP <Xn|SP>, #<imm>{, <shift>}
```

is equivalent to

```
SUBSXZR, <Xn|SP>, #<imm>{, <shift>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- <shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift>
0	LSL #0
1	LSL #12

#### Operation


The description of [SUBS \(immediate\)](#) gives the operational pseudocode for this instruction.

### 4.2.51 CMP (shifted register)

Compare (shifted register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

This is an alias of [SUBS \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [SUBS \(shifted register\)](#).
- The description of [SUBS \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
CMP <Wn>, <Wm>{, <shift>#<amount>}
```

is equivalent to

```
SUBSWZR, <Wn>, <Wm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
CMP <Xn>, <Xm>{, <shift>#<amount>}
```

is equivalent to

```
SUBSXZR, <Xn>, <Xm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Operation


The description of [SUBS \(shifted register\)](#) gives the operational pseudocode for this instruction.

## 4.2.52 CNEG

Conditional Negate returns, in the destination register, the negated value of the source register if the condition is TRUE, and otherwise returns the value of the source register.

This is an alias of [CSNEG](#). This means:

- The encodings in this description are named to match the encodings of [CSNEG](#).
- The description of [CSNEG](#) gives the operational pseudocode for this instruction.



### 32-bit (sf == 0)

CNEG <Wd>, <Wn>, <cond>

is equivalent to

CSNEG<Wd>, <Wn>, <Wn>, invert(<cond>)

and is the preferred disassembly when Rn == Rm.

### 64-bit (sf == 1)

CNEG <Xd>, <Xn>, <cond>

is equivalent to

CSNEG<Xd>, <Xn>, <Xn>, invert(<cond>)

and is the preferred disassembly when Rn == Rm.

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <cond> Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

### Operation


The description of [CSNEG](#) gives the operational pseudocode for this instruction.

### 4.2.53 CRC32B, CRC32H, CRC32W, CRC32X

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x04C11DB7 is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

*ID\_AA64ISAR0\_EL1.CRC32* indicates whether this instruction is supported.



#### CRC32B (sf == 0 && sz == 00)

CRC32B <Wd>, <Wn>, <Wm>

#### CRC32H (sf == 0 && sz == 01)

CRC32H <Wd>, <Wn>, <Wm>

#### CRC32W (sf == 0 && sz == 10)

CRC32W <Wd>, <Wn>, <Wm>

#### CRC32X (sf == 1 && sz == 11)

CRC32X <Wd>, <Wn>, <Xm>

```

1 if !HaveCRCExt() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5 if sf == '1' && sz != '11' then UNDEFINED;
6 if sf == '0' && sz == '11' then UNDEFINED;
7 integer size = 8 << UInt(sz); // 2-bit size field -> 8, 16, 32, 64
8 boolean crc32c = (C == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose accumulator output register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose accumulator input register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose data source register, encoded in the "Rm" field.
- <Wm> Is the 32-bit name of the general-purpose data source register, encoded in the "Rm" field.

#### Operation

```


1 bits(32)      acc      = X[n]; // accumulator
2 bits(size)    val      = X[m]; // input value
3 bits(32)      poly     = (if crc32c then 0x1EDC6F41 else 0x04C11DB7) <31:0>;
4
5 bits(32+size) tempacc = BitReverse(acc) : Zeros(size);
6 bits(size+32) tempval = BitReverse(val) : Zeros(32);
7
8 // Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
9 X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
```

### 4.2.54 CRC32CB, CRC32CH, CRC32CW, CRC32CX

CRC32 checksum performs a cyclic redundancy check (CRC) calculation on a value held in a general-purpose register. It takes an input CRC value in the first source operand, performs a CRC on the input value in the second source operand, and returns the output CRC value. The second source operand can be 8, 16, 32, or 64 bits. To align with common usage, the bit order of the values is reversed as part of the operation, and the polynomial 0x1EDC6F41 is used for the CRC calculation.

In Armv8-A, this is an OPTIONAL instruction, and in Armv8.1 it is mandatory for all implementations to implement it.

*ID\_AA64ISAR0\_EL1.CRC32* indicates whether this instruction is supported.



#### CRC32CB (sf == 0 && sz == 00)

CRC32CB <Wd>, <Wn>, <Wm>

#### CRC32CH (sf == 0 && sz == 01)

CRC32CH <Wd>, <Wn>, <Wm>

#### CRC32CW (sf == 0 && sz == 10)

CRC32CW <Wd>, <Wn>, <Wm>

#### CRC32CX (sf == 1 && sz == 11)

CRC32CX <Wd>, <Wn>, <Xm>

```

1 if !HaveCRCExt() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5 if sf == '1' && sz != '11' then UNDEFINED;
6 if sf == '0' && sz == '11' then UNDEFINED;
7 integer size = 8 << UInt(sz); // 2-bit size field -> 8, 16, 32, 64
8 boolean crc32c = (C == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose accumulator output register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose accumulator input register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose data source register, encoded in the "Rm" field.
- <Wm> Is the 32-bit name of the general-purpose data source register, encoded in the "Rm" field.

#### Operation

```

1 bits(32)    acc    = X[n]; // accumulator
2 bits(size) val    = X[m]; // input value
3 bits(32)    poly   = (if crc32c then 0x1EDC6F41 else 0x04C11DB7) <31:0>;
4
5 bits(32+size) tempacc = BitReverse(acc) : Zeros(size);
6 bits(size+32) tempval = BitReverse(val) : Zeros(32);
7
8 // Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
9 X[d] = BitReverse(Poly32Mod2(tempacc EOR tempval, poly));
```



### 4.2.55 CSDB


Consumption of Speculative Data Barrier is a memory barrier that controls speculative execution and data value prediction.

No instruction other than branch instructions appearing in program order after the CSDB can be speculatively executed using the results of any:

- Data value predictions of any instructions.
- PSTATE.{N,Z,C,V} predictions of any instructions other than conditional branch instructions appearing in program order before the CSDB that have not been architecturally resolved.
- Predictions of SVE predication state for any SVE instructions.

For purposes of the definition of CSDB, PSTATE.{N,Z,C,V} is not considered a data value. This definition permits:

- Control flow speculation before and after the CSDB.
- Speculative execution of conditional data processing instructions after the CSDB, unless they use the results of data value or PSTATE.{N,Z,C,V} predictions of instructions appearing in program order before the CSDB that have not been architecturally resolved.



CSDB

```

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11     if !HaveRASExt() then EndOfInstruction(); // Instruction executes as NOP
12     op = SystemHintOp_ESB;
13  when '0010 001'
14     if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15     op = SystemHintOp_PSB;
16  when '0010 100'
17     op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction(); // Instruction executes as NOP

```

#### Operation

```

1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then


```

Chapter 4. Instruction definitions  
4.2. Base instructions

```
23 // Check for traps described by the OS which may be EL1 or EL2.
24 AArch64.CheckForWfxTrap(EL1, FALSE);
25 if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26 // Check for traps described by the Hypervisor.
27 AArch64.CheckForWfxTrap(EL2, FALSE);
28 if HaveEL(EL3) && PSTATE.EL != EL3 then
29 // Check for traps described by the Secure Monitor.
30 AArch64.CheckForWfxTrap(EL3, FALSE);
31 WaitForInterrupt();
32
33 when SystemHintOp_SEV
34     SendEvent();
35
36 when SystemHintOp_SEVL
37     SendEventLocal();
38
39 when SystemHintOp_ESB
40     SynchronizeErrors();
41     AArch64.ESBOperation();
42     if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation();
43     TakeUnmaskedSErrorInterrupts();
44
45 when SystemHintOp_PSB
46     ProfilingSynchronizationBarrier();
47
48 when SystemHintOp_CSDB
49     ConsumptionOfSpeculativeDataBarrier();
50
51 otherwise // do nothing
```

## 4.2.56 CSEL

Conditional Select returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the value of the second source register.



### 32-bit (sf == 0)

```
CSEL <Wd>, <Wn>, <Wm>, <cond>
```

### 64-bit (sf == 1)

```
CSEL <Xd>, <Xn>, <Xm>, <cond>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 bits(4) condition = cond;
6 boolean else_inv = (op == '1');
7 boolean else_inc = (o2 == '1');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

### Operation


```
1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4
5 if ConditionHolds(condition) then
6     result = operand1;
7 else
8     result = operand2;
9     if else_inv then result = NOT(result);
10    if else_inc then result = result + 1;
11
12 X[d] = result;
```

### 4.2.57 CSET

Conditional Set sets the destination register to 1 if the condition is TRUE, and otherwise sets it to 0.

This is an alias of [CSINC](#). This means:

- The encodings in this description are named to match the encodings of [CSINC](#).
- The description of [CSINC](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

CSET <Wd>, <cond>

is equivalent to

[CSINC](#)<Wd>, WZR, WZR, invert(<cond>)

and is always the preferred disassembly.

#### 64-bit (sf == 1)

CSET <Xd>, <cond>

is equivalent to

[CSINC](#)<Xd>, XZR, XZR, invert(<cond>)

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <cond> Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.

#### Operation


The description of [CSINC](#) gives the operational pseudocode for this instruction.

### 4.2.58 CSETM

Conditional Set Mask sets all bits of the destination register to 1 if the condition is TRUE, and otherwise sets all bits to 0.

This is an alias of [CSINV](#). This means:

- The encodings in this description are named to match the encodings of [CSINV](#).
- The description of [CSINV](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

CSETM <Wd>, <cond>

is equivalent to

[CSINV](#)<Wd>, WZR, WZR, invert(<cond>)

and is always the preferred disassembly.

#### 64-bit (sf == 1)

CSETM <Xd>, <cond>

is equivalent to

[CSINV](#)<Xd>, XZR, XZR, invert(<cond>)

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <cond> Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted.


#### Operation

The description of [CSINV](#) gives the operational pseudocode for this instruction.

## 4.2.59 CSINC

Conditional Select Increment returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the value of the second source register incremented by 1.

This instruction is used by the aliases **CINC**, and **CSET**.



### 32-bit (sf == 0)

CSINC <Wd>, <Wn>, <Wm>, <cond>

### 64-bit (sf == 1)

CSINC <Xd>, <Xn>, <Xm>, <cond>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 bits(4) condition = cond;
6 boolean else_inv = (op == '1');
7 boolean else_inc = (o2 == '1');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

### Alias Conditions

Alias	Is preferred when
<b>CINC</b>	Rm != '11111' && cond != '111x' && Rn != '11111' && Rn == Rm
<b>CSET</b>	Rm == '11111' && cond != '111x' && Rn == '11111'

### Operation


```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4
5 if ConditionHolds(condition) then
6     result = operand1;
7 else
8     result = operand2;
9     if else_inv then result = NOT(result);
10    if else_inc then result = result + 1;
11
12 X[d] = result;
```

## 4.2.60 CSINV

Conditional Select Invert returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the bitwise inversion value of the second source register.

This instruction is used by the aliases **CINV**, and **CSETM**.



### 32-bit (sf == 0)

```
CSINV <Wd>, <Wn>, <Wm>, <cond>
```

### 64-bit (sf == 1)

```
CSINV <Xd>, <Xn>, <Xm>, <cond>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 bits(4) condition = cond;
6 boolean else_inv = (op == '1');
7 boolean else_inc = (o2 == '1');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

### Alias Conditions

Alias	Is preferred when
<b>CINV</b>	Rm != '11111' && cond != '111x' && Rn != '11111' && Rn == Rm
<b>CSETM</b>	Rm == '11111' && cond != '111x' && Rn == '11111'


### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4
5 if ConditionHolds(condition) then
6     result = operand1;
7 else
8     result = operand2;
9     if else_inv then result = NOT(result);
10    if else_inc then result = result + 1;
11
12 X[d] = result;
```

### 4.2.61 CSNEG

Conditional Select Negation returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the negated value of the second source register.

This instruction is used by the alias [CNEG](#).



#### 32-bit (sf == 0)

CSNEG <Wd>, <Wn>, <Wm>, <cond>

#### 64-bit (sf == 1)

CSNEG <Xd>, <Xn>, <Xm>, <cond>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 bits(4) condition = cond;
6 boolean else_inv = (op == '1');
7 boolean else_inc = (o2 == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Alias Conditions

Alias	Is preferred when
<a href="#">CNEG</a>	cond != '111x' && Rn == Rm

#### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4
5 if ConditionHolds(condition) then
6     result = operand1;
7 else
8     result = operand2;
9     if else_inv then result = NOT(result);
10    if else_inc then result = result + 1;
11
12 X[d] = result;
```




### 4.2.62 DC

Data Cache operation. For more information, see *op0=0b01, cache maintenance, TLB maintenance, and address translation instructions*.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of **SYS**.
- The description of **SYS** gives the operational pseudocode for this instruction.



```
DC <dc_op>, <Xt> // (PSTATE.C64 == '0' or when <dc_op> does not take a VA)
```

```
DC <dc_op>, <Xt> // (PSTATE.C64 == '1' when <dc_op> takes a VA)
```

is equivalent to

```
SYS#<op1>, C7, <Cm>, #<op2>, <Xt>
```

and is the preferred disassembly when `SysOp(op1, '0111', CRm, op2) == Sys_DC`.

#### Assembler Symbols

<dc\_op> Is a DC instruction name, as listed for the DC system instruction group, encoded in "op1:CRm:op2":

op1	CRm	op2	<dc_op>	Architectural Feature
000	0110	001	IVAC	–
000	0110	010	ISW	–
000	1010	010	CSW	–
000	1110	010	CISW	–
011	0100	001	ZVA	–
011	1010	001	CVAC	–
011	1011	001	CVAU	–
011	1100	001	CVAP	FEAT_DPB
011	1101	001	CVADP	FEAT_DPB2
011	1110	001	CIVAC	–

<Ct> Is the source capability register, encoded in the "Rt" field.

<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

<Xt> Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

#### Operation

The description of **SYS** gives the operational pseudocode for this instruction.

### 4.2.63 DCPS1

Debug Change PE State to EL1, when executed in Debug state:

- If executed at EL0 changes the current Exception level and SP to EL1 using SP\_EL1.
- Otherwise, if executed at ELx, selects SP\_ELx.

The target exception level of a DCPS1 instruction is:

- EL1 if the instruction is executed at EL0.
- Otherwise, the Exception level at which the instruction is executed.

When the target Exception level of a DCPS1 instruction is ELx, on executing this instruction:

- *ELR\_ELx* becomes UNKNOWN.
- *SPSR\_ELx* becomes UNKNOWN.
- *ESR\_ELx* becomes UNKNOWN.
- *DLR\_ELO* and *DSPSR\_ELO* become UNKNOWN.
- The endianness is set according to *SCTLR\_ELx.EE*.

This instruction is UNDEFINED at EL0 in Non-secure state if EL2 is implemented and *HCR\_EL2.TGE* == 1.

This instruction is always UNDEFINED in Non-debug state.

For more information on the operation of the DCPSn instructions, see *DCPS*.



```
DCPS1 {#<imm>}

1 bits(2) target_level = LL;
2 if LL == '00' then UNDEFINED;
3 if !Halted() then UNDEFINED;
```

#### Assembler Symbols

<imm> Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

#### Operation

```
1 DCPSInstruction(target_level);
```

### 4.2.64 DCPS2

Debug Change PE State to EL2, when executed in Debug state:

- If executed at EL0 or EL1 changes the current Exception level and SP to EL2 using SP\_EL2.
- Otherwise, if executed at ELx, selects SP\_ELx.

The target exception level of a DCPS2 instruction is:

- EL2 if the instruction is executed at an exception level that is not EL3.
- EL3 if the instruction is executed at EL3.

When the target Exception level of a DCPS2 instruction is ELx, on executing this instruction:


- *ELR\_ELx* becomes UNKNOWN.
- *SPSR\_ELx* becomes UNKNOWN.
- *ESR\_ELx* becomes UNKNOWN.
- *DLR\_EL0* and *DSPSR\_EL0* become UNKNOWN.
- The endianness is set according to *SCTLR\_ELx.EE*.

This instruction is UNDEFINED at the following exception levels:

- All exception levels if EL2 is not implemented.
- At EL0 and EL1 if EL2 is disabled in the current Security state.

This instruction is always UNDEFINED in Non-debug state.

For more information on the operation of the DCPSn instructions, see *DCPS*.



```
DCPS2 {#<imm>}
```

```
1 bits(2) target_level = LL;
2 if LL == '00' then UNDEFINED;
3 if !Halted() then UNDEFINED;
```

#### Assembler Symbols

<imm> Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

#### Operation

```
1 DCPSInstruction(target_level);
```

### 4.2.65 DCPS3

Debug Change PE State to EL3, when executed in Debug state:

- If executed at EL3 selects SP\_EL3.
- Otherwise, changes the current Exception level and SP to EL3 using SP\_EL3.

The target exception level of a DCPS3 instruction is EL3.

On executing a DCPS3 instruction:

- *ELR\_EL3* becomes UNKNOWN.
- *SPSR\_EL3* becomes UNKNOWN.
- *ESR\_EL3* becomes UNKNOWN.
- *DLR\_EL0* and *DSPSR\_EL0* become UNKNOWN.
- The endianness is set according to *SCTLR\_EL3.EE*.

This instruction is UNDEFINED at all exception levels if either:

- *EDSCR.SDD* == 1.
- EL3 is not implemented.

This instruction is always UNDEFINED in Non-debug state.

For more information on the operation of the DCPSn instructions, see *DCPS*.



```
DCPS3 {#<imm>}

1 bits(2) target_level = LL;
2 if LL == '00' then UNDEFINED;
3 if !Halted() then UNDEFINED;
```

#### Assembler Symbols


<imm> Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

#### Operation

```
1 DCPSInstruction(target_level);
```

### 4.2.66 DMB

Data Memory Barrier is a memory barrier that ensures the ordering of observations of memory accesses, see *Data Memory Barrier*.



DMB <option>|#<imm>

```

1 case CRm<3:2> of
2   when '00' domain = MReqDomain_OuterShareable;
3   when '01' domain = MReqDomain_Nonshareable;
4   when '10' domain = MReqDomain_InnerShareable;
5   when '11' domain = MReqDomain_FullSystem;
6 case CRm<1:0> of
7   when '00' types = MReqTypes_All; domain = MReqDomain_FullSystem;
8   when '01' types = MReqTypes_Reads;
9   when '10' types = MReqTypes_Writes;
10  when '11' types = MReqTypes_All;

```

#### Assembler Symbols

<option> Specifies the limitation on the barrier operation. Values are:

#### SY

Full system is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. This option is referred to as the full system barrier. Encoded as CRm = 0b1111.

#### ST

Full system is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b1110.

#### LD

Full system is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b1101.

#### ISH

Inner Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as CRm = 0b1011.

#### ISHST

Inner Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b1010.

#### ISHLD

Inner Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b1001.

### NSH

Non-shareable is the required shareability domain, reads and writes are the required access, both before and after the barrier instruction. Encoded as CRm = 0b0111.

### NSHST

Non-shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b0110.

### NSHLD

Non-shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b0101.

### OSH

Outer Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as CRm = 0b0011.

### OSHST

Outer Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b0010.

### OSHLD

Outer Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b0001.

All other encodings of CRm that are not listed above are reserved, and can be encoded using the #<imm> syntax. All unsupported and reserved options must execute as a full system barrier operation, but software must not rely on this behavior. For more information on whether an access is before or after a barrier instruction, see *Data Memory Barrier (DMB)* or see *Data Synchronization Barrier (DSB)*.

<imm> Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

### Operation

```
1 DataMemoryBarrier(domain, types);
```

### 4.2.67 DRPS

Debug restore process state.

31		25	24	21	20	16	15	10	9	5	4	0
1	1	0	1	0	1	1	1	1	1	1	1	0

DRPS


```
1 if !Halted() || PSTATE.EL == EL0 then UNDEFINED;
```

#### Operation

```
1 DRPSInstruction();
```

### 4.2.68 DSB

Data Synchronization Barrier is a memory barrier that ensures the completion of memory accesses, see *Data Synchronization Barrier*.



DSB <option>|<imm>

```

1 case CRm<3:2> of
2   when '00' domain = MBRReqDomain_OuterShareable;
3   when '01' domain = MBRReqDomain_Nonshareable;
4   when '10' domain = MBRReqDomain_InnerShareable;
5   when '11' domain = MBRReqDomain_FullSystem;
6 case CRm<1:0> of
7   when '00' types = MBRReqTypes_All; domain = MBRReqDomain_FullSystem;
8   when '01' types = MBRReqTypes_Reads;
9   when '10' types = MBRReqTypes_Writes;
10  when '11' types = MBRReqTypes_All;

```

#### Assembler Symbols

<option> Specifies the limitation on the barrier operation. Values are:

##### SY

Full system is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. This option is referred to as the full system barrier. Encoded as CRm = 0b1111.

##### ST

Full system is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b1110.

##### LD

Full system is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b1101.

##### ISH

Inner Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as CRm = 0b1011.

##### ISHST

Inner Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b1010.

##### ISHLD

Inner Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b1001.



### NSH

Non-shareable is the required shareability domain, reads and writes are the required access, both before and after the barrier instruction. Encoded as CRm = 0b0111.

### NSHST

Non-shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b0110.

### NSHLD

Non-shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b0101.

### OSH

Outer Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as CRm = 0b0011.

### OSHST

Outer Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b0010.

### OSHLD

Outer Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b0001.

All other encodings of CRm, other than the values 0b0000 and 0b0100, that are not listed above are reserved, and can be encoded using the #<imm> syntax. All unsupported and reserved options must execute as a full system barrier operation, but software must not rely on this behavior. For more information on whether an access is before or after a barrier instruction, see *Data Memory Barrier (DMB)* or see *Data Synchronization Barrier (DSB)*. The value 0b0000 is used to encode SSBB and the value 0b0100 is used to encode PSSBB.


<imm> Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

### Operation

```
1 DataSynchronizationBarrier(domain, types);
```

### 4.2.69 EON (shifted register)

Bitwise Exclusive OR NOT (shifted register) performs a bitwise Exclusive OR NOT of a register value and an optionally-shifted register value, and writes the result to the destination register.



#### 32-bit (sf == 0)

EON <Wd>, <Wn>, <Wm>{, <shift>#<amount>}

#### 64-bit (sf == 1)

EON <Xd>, <Xn>, <Xm>{, <shift>#<amount>}

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case op of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');

```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation

```

1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;

```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
8   when LogicalOp_ORR result = operand1 OR operand2;  
9   when LogicalOp_EOR result = operand1 EOR operand2;  
10  
11  if setflags then  
12    PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';  
13  
14  X[d] = result;
```

## 4.2.70 EOR (immediate)

Bitwise Exclusive OR (immediate) performs a bitwise Exclusive OR of a register value and an immediate value, and writes the result to the destination register.



### 32-bit (sf == 0 && N == 0)

EOR <Wd|WSP>, <Wn>, #<imm>

### 64-bit (sf == 1)

EOR <Xd|SP>, <Xn>, #<imm>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer datasize = if sf == '1' then 64 else 32;
4  boolean setflags;
5  LogicalOp op;
6  case opc of
7    when '00' op = LogicalOp_AND; setflags = FALSE;
8    when '01' op = LogicalOp_ORR; setflags = FALSE;
9    when '10' op = LogicalOp_EOR; setflags = FALSE;
10   when '11' op = LogicalOp_AND; setflags = TRUE;
11
12  bits(datasize) imm;
13  if sf == '0' && N != '0' then UNDEFINED;
14  (imm, -) = DecodeBitMasks(N, imms, immr, TRUE);

```

### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".  
 For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

### Operation


```

1  bits(datasize) result;
2  bits(datasize) operand1 = X[n];
3  bits(datasize) operand2 = imm;
4
5  case op of
6    when LogicalOp_AND result = operand1 AND operand2;
7    when LogicalOp_ORR result = operand1 OR operand2;
8    when LogicalOp_EOR result = operand1 EOR operand2;
9
10  if setflags then
11    PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
12
13  if d == 31 && !setflags then
14    SP[] = result;
15  else
16    X[d] = result;

```

### 4.2.71 EOR (shifted register)

Bitwise Exclusive OR (shifted register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
EOR <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
EOR <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case opc of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;
```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
8   when LogicalOp_ORR result = operand1 OR operand2;  
9   when LogicalOp_EOR result = operand1 EOR operand2;  
10  
11  if setflags then  
12    PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';  
13  
14  X[d] = result;
```

### 4.2.72 ERET

Exception Return using the ELR and SPSR for the current Exception level. When executed, the PE restores *PSTATE* from the SPSR, and branches to the address held in the ELR.

The PE checks the SPSR for the current Exception level for an illegal return event. See *Illegal return events from AArch64 state*.

ERET is UNDEFINED at EL0.



ERET

```
1 if PSTATE.EL == EL0 then UNDEFINED;
```

#### Operation

```
1 Capability target;
2 if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
3     target = CELR[];
4 else
5     target = CapSetValue(PCC[], ELR[]);
6
7 AArch64.ExceptionReturnToCapability(target, SPSR[]);
```

### 4.2.73 ESB


Error Synchronization Barrier is an error synchronization event that might also update DISR\_EL1 and VDISR\_EL2.

This instruction can be used at all Exception levels and in Debug state.

In Debug state, this instruction behaves as if SError interrupts are masked at all Exception levels. See Error Synchronization Barrier in the Arm(R) Reliability, Availability, and Serviceability (RAS) Specification, Armv8, for Armv8-A architecture profile.

If the RAS Extension is not implemented, this instruction executes as a NOP.

#### System (Armv8.2)



ESB

```

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11    if !HaveRASExt() then EndOfInstruction();           // Instruction executes as NOP
12    op = SystemHintOp_ESB;
13  when '0010 001'
14    if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15    op = SystemHintOp_PSB;
16  when '0010 100'
17    op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction();           // Instruction executes as NOP

```

#### Operation

```

1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then
23         // Check for traps described by the OS which may be EL1 or EL2.
24         AArch64.CheckForWFXTrap(EL1, FALSE);
25       if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26         // Check for traps described by the Hypervisor.
27         AArch64.CheckForWFXTrap(EL2, FALSE);
28       if HaveEL(EL3) && PSTATE.EL != EL3 then
29         // Check for traps described by the Secure Monitor.
30         AArch64.CheckForWFXTrap(EL3, FALSE);
31       WaitForInterrupt();
32

```



## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
33     when SystemHintOp_SEV
34         SendEvent ();
35
36     when SystemHintOp_SEVL
37         SendEventLocal ();
38
39     when SystemHintOp_ESB
40         SynchronizeErrors ();
41         AArch64.ESBOperation ();
42         if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation ();
43         TakeUnmaskedSErrorInterrupts ();
44
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier ();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier ();
50
51     otherwise // do nothing
```

## 4.2.74 EXTR

Extract register extracts a register from a pair of registers.

This instruction is used by the alias [ROR \(immediate\)](#).



**32-bit (sf == 0 && N == 0 && imms == 0xxxxx)**

```
EXTR <Wd>, <Wn>, <Wm>, #<lsb>
```

**64-bit (sf == 1 && N == 1)**

```
EXTR <Xd>, <Xn>, <Xm>, #<lsb>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 integer lsb;
6
7 if N != sf then UNDEFINED;
8 if sf == '0' && imms<5> == '1' then UNDEFINED;
9 lsb = UInt(imms);
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <lsb> For the 32-bit variant: is the least significant bit position from which to extract, in the range 0 to 31, encoded in the "imms" field.  
For the 64-bit variant: is the least significant bit position from which to extract, in the range 0 to 63, encoded in the "imms" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">ROR (immediate)</a>	Rn == Rm


### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4 bits(2*datasize) concat = operand1:operand2;
5
6 result = concat<lsb+datasize-1:lsb>;
7
8 X[d] = result;
```

### 4.2.75 HINT

Hint instruction is for the instruction set space that is reserved for architectural hint instructions.

Some encodings described here are not allocated in this revision of the architecture, and behave as NOPs. These encodings might be allocated to other hint functionality in future revisions of the architecture and therefore must not be used by software.



```
HINT #<imm>

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11     if !HaveRASExt() then EndOfInstruction(); // Instruction executes as NOP
12     op = SystemHintOp_ESB;
13  when '0010 001'
14     if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15     op = SystemHintOp_PSB;
16  when '0010 100'
17     op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction(); // Instruction executes as NOP
```

#### Assembler Symbols

<imm> Is a 7-bit unsigned immediate, in the range 0 to 127 encoded in the "CRm:op2" field. The encodings that are allocated to architectural hint functionality are described in the "Hints" table in the "Index by Encoding". For allocated encodings of "CRm:op2":

- A disassembler will disassemble the allocated instruction, rather than the HINT instruction.
- An assembler may support assembly of allocated encodings using HINT with the corresponding <imm> value, but it is not required to do so.

#### Operation

```
1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWfxTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWfxTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWfxTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then
23         // Check for traps described by the OS which may be EL1 or EL2.
24         AArch64.CheckForWfxTrap(EL1, FALSE);
25       if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26         // Check for traps described by the Hypervisor.
27         AArch64.CheckForWfxTrap(EL2, FALSE);
```

```
28         if HaveEL(EL3) && PSTATE.EL != EL3 then
29             // Check for traps described by the Secure Monitor.
30             AArch64.CheckForWFXTrap(EL3, FALSE);
31             WaitForInterrupt();
32
33         when SystemHintOp_SEV
34             SendEvent();
35
36         when SystemHintOp_SEVL
37             SendEventLocal();
38
39         when SystemHintOp_ESB
40             SynchronizeErrors();
41             AArch64.ESBOperation();
42             if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation();
43             TakeUnmaskedSErrorInterrupts();
44
45         when SystemHintOp_PSB
46             ProfilingSynchronizationBarrier();
47
48         when SystemHintOp_CSDB
49             ConsumptionOfSpeculativeDataBarrier();
50
51         otherwise // do nothing
```

## 4.2.76 HLT

Halt instruction. A `HLT` instruction can generate a Halt Instruction debug event, which causes entry into Debug state.

31		24	23	21	20		5	4	2	1	0		
1	1	0	1	0	1	0	0	imm16				0	0

```
HLT #<imm>
```

```
1 if EDSCR.HDE == '0' || !HaltingAllowed() then UNDEFINED;
```

### Assembler Symbols

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

### Operation

```
1 Halt(DebugHalt_HaltInstruction);
```


### 4.2.77 HVC

Hypervisor Call causes an exception to EL2. Non-secure software executing at EL1 can use this instruction to call the hypervisor to request a service.

The `HVC` instruction is UNDEFINED:

- At EL0.
- At EL1 if EL2 is not enabled in the current Security state.
- When `SCR_EL3.HCE` is set to 0.

On executing an `HVC` instruction, the PE records the exception as a Hypervisor Call exception in `ESR_ELx`, using the EC value 0x16, and the value of the immediate argument.



HVC #<imm>

1 bits(16) imm = imm16;

#### Assembler Symbols

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

#### Operation

```


1 if !HaveEL(EL2) || PSTATE.EL == EL0 || (PSTATE.EL == EL1 && IsSecure()) then
2     UNDEFINED;
3
4 hvc_enable = if HaveEL(EL3) then SCR_EL3.HCE else NOT(HCR_EL2.HCD);
5 if hvc_enable == '0' then
6     UNDEFINED;
7 else
8     AArch64.CallHypervisor(imm);
    
```

### 4.2.78 IC

Instruction Cache operation. For more information, see *op0==0b01*, *cache maintenance*, *TLB maintenance*, and *address translation instructions*.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of **SYS**.
- The description of **SYS** gives the operational pseudocode for this instruction.



```
IC <ic_op>{, <Xt>} // (PSTATE.C64 == '0' or when <ic_op> does not take a VA)
IC <ic_op>{, <Ct>} // (PSTATE.C64 == '1' when <ic_op> takes a VA)
```

is equivalent to

```
SYS#<op1>, C7, <Cm>, #<op2>{, <Xt>}
```

and is the preferred disassembly when `SysOp(op1, '0111', CRm, op2) == Sys_IC`.

#### Assembler Symbols

`<ic_op>` Is an IC instruction name, as listed for the IC system instruction pages, encoded in "op1:CRm:op2":

op1	CRm	op2	<ic_op>
000	0001	000	IALLUIS
000	0101	000	IALLU
011	0101	001	IVAU


- `<Ct>` Is the optional source capability register, defaulting to '11111', encoded in the "Rt" field.
- `<op1>` Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- `<Cm>` Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- `<op2>` Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
- `<Xt>` Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.

#### Operation

The description of **SYS** gives the operational pseudocode for this instruction.

### 4.2.79 ISB

Instruction Synchronization Barrier flushes the pipeline in the PE and is a context synchronization event. For more information, see *Instruction Synchronization Barrier (ISB)*.



```
ISB {<option>|#<imm>}
```

```
1 // No additional decoding required
```

#### Assembler Symbols

<option> Specifies an optional limitation on the barrier operation. Values are:

##### SY

Full system barrier operation, encoded as CRm = 0b1111.

Can be omitted.

All other encodings of CRm are reserved. The corresponding instructions execute as full system barrier operations, but must not be relied upon by software.

<imm> Is an optional 4-bit unsigned immediate, in the range 0 to 15, defaulting to 15 and encoded in the "CRm" field.

#### Operation

```
1 InstructionSynchronizationBarrier();
```



## 4.2.80 LDADD, LDADDA, LDADDAL, LDADDL

Atomic add on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, adds the value held in a register to it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, LDADDA and LDADDAL load from memory with acquire semantics.
- LDADDL and LDADDAL store to memory with release semantics.
- LDADD has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STADD](#), [STADDL](#).

### Integer (Armv8.1)



#### 32-bit LDADD (size == 10 && A == 0 && R == 0)

```
LDADD <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADD <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDADDA (size == 10 && A == 1 && R == 0)

```
LDADDA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDADDAL (size == 10 && A == 1 && R == 1)

```
LDADDAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDADDL (size == 10 && A == 0 && R == 1)

```
LDADDL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDADD (size == 11 && A == 0 && R == 0)

```
LDADD <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADD <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDADDA (size == 11 && A == 1 && R == 0)

```
LDADDA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDADDAL (size == 11 && A == 1 && R == 1)

```
LDADDAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDADDL (size == 11 && A == 0 && R == 1)

```
LDADDL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STADD, STADDL	A == '0' && Rt == '11111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```

### 4.2.81 LDADDB, LDADDAB, LDADDALB, LDADDLB

Atomic add on byte in memory atomically loads an 8-bit byte from memory, adds the value held in a register to it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDADDAB and LDADDALB load from memory with acquire semantics.
- LDADDLB and LDADDALB store to memory with release semantics.
- LDADDB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias STADDB, STADDLB.

#### Integer (Armv8.1)



#### LDADDAB (A == 1 && R == 0)

```
LDADDAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDALB (A == 1 && R == 1)

```
LDADDALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDB (A == 0 && R == 0)

```
LDADDB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDLB (A == 0 && R == 1)

```
LDADDLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STADDB, STADDLB	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

## 4.2.82 LDADDH, LDADDAH, LDADDALH, LDADDLH

Atomic add on halfword in memory atomically loads a 16-bit halfword from memory, adds the value held in a register to it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDADDAH and LDADDALH load from memory with acquire semantics.
- LDADDLH and LDADDALH store to memory with release semantics.
- LDADDH has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STADDH](#), [STADDLH](#).

### Integer (Armv8.1)



#### LDADDAH (A == 1 && R == 0)

```
LDADDAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDALH (A == 1 && R == 1)

```
LDADDALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDH (A == 0 && R == 0)

```
LDADDH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDADDLH (A == 0 && R == 1)

```
LDADDLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDADDLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STADDH, STADDLH</a>	A == '0' && Rt == '111111'

### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

### 4.2.83 LDAPR

Load-Acquire RCpc Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from the derived address in memory, and writes it to a register.


The instruction has memory ordering semantics as described in *Load-Acquire*, *Load-AcquirePC*, and *Store-Release*, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode.

For information about memory accesses, see *Load/Store addressing modes*.

#### Integer (Armv8.3)



#### 32-bit (size == 10)

```
LDAPR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAPR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDAPR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAPR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer s = UInt(Rs); // ignored by all loads and store-release
4
5 AccType acctype = AccType_ORDERED;
6 integer elsize = 8 << UInt(size);
7 integer regsize = if elsize == 64 then 64 else 32;
8 integer datasize = elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6 VACheckAddress(base, address, dbytes, CAP_PERM_LOAD, acctype);
7
8 data = Mem[address, dbytes, acctype];
9 X[t] = ZeroExtend(data, regsize);
```

### 4.2.84 LDAPRB

Load-Acquire RCpc Register Byte derives an address from a base register value, loads a byte from the derived address in memory, zero-extends it and writes it to a register.


The instruction has memory ordering semantics as described in *Load-Acquire*, *Load-AcquirePC*, and *Store-Release*, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode.

For information about memory accesses, see *Load/Store addressing modes*.

#### Integer (Armv8.3)



```
LDAPRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAPRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer s = UInt(Rs); // ignored by all loads and store-release
4
5 AccType acctype = AccType_ORDERED;
6 integer elsize = 8 << UInt(size);
7 integer regsize = if elsize == 64 then 64 else 32;
8 integer datasize = elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6 VCheckAddress(base, address, dbytes, CAP_PERM_LOAD, acctype);
7
8 data = Mem[address, dbytes, acctype];
9 X[t] = ZeroExtend(data, regsize);
```



## 4.2.85 LDAPRH

Load-Acquire RCpc Register Halfword derives an address from a base register value, loads a halfword from the derived address in memory, zero-extends it and writes it to a register.


The instruction has memory ordering semantics as described in *Load-Acquire*, *Load-AcquirePC*, and *Store-Release*, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode.

For information about memory accesses, see *Load/Store addressing modes*.

### Integer (Armv8.3)



```
LDAPRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAPRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer s = UInt(Rs); // ignored by all loads and store-release
4
5 AccType acctype = AccType_ORDERED;
6 integer elsize = 8 << UInt(size);
7 integer regsize = if elsize == 64 then 64 else 32;
8 integer datasize = elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6 VCheckAddress(base, address, dbytes, CAP_PERM_LOAD, acctype);
7
8 data = Mem[address, dbytes, acctype];
9 X[t] = ZeroExtend(data, regsize);
```

## 4.2.86 LDAR

Load-Acquire Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.



### 32-bit (size == 10)

```
LDAR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDAR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

### 4.2.87 LDARB

Load-Acquire Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.



```
LDARB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDARB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

## 4.2.88 LDARH

Load-Acquire Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it, and writes it to a register. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.



```
LDARH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDARH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

## 4.2.89 LDAXP

Load-Acquire Exclusive Pair of Registers derives an address from a base register value, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and is single-copy atomic for each doubleword at doubleword granularity. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



### 32-bit (sz == 0)

```
LDAXP <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAXP <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

### 64-bit (sz == 1)

```
LDAXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAXP <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = TRUE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 32 << UInt(sz);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDAXP*.

### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11        when Constraint_UNDEF      UNDEFINED;
12        when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
20            when Constraint_NONE      rt_unknown = FALSE;    // store original value
21            when Constraint_UNDEF      UNDEFINED;
22            when Constraint_NOP        EndOfInstruction();
23
24     if s == n && n != 31 then
25         Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
26         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
27         case c of
28            when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
29            when Constraint_NONE      rn_unknown = FALSE;    // address is original base
30            when Constraint_UNDEF      UNDEFINED;
31            when Constraint_NOP        EndOfInstruction();
32
33 VirtualAddress base;
34 if rn_unknown then
35     base = VirtualAddress UNKNOWN;
36 else
37     base = BaseReg[n];
38
39 bits(64) address = VAddress(base);
40
41 case memop of
42     when MemOp_STORE
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
44         if rt_unknown then
45             data = bits(datasize) UNKNOWN;
46         elsif pair then
47             bits(datasize DIV 2) e11 = X[t];
48             bits(datasize DIV 2) e12 = X[t2];
49             data = if BigEndian() then e11 : e12 else e12 : e11;
50         else
51             data = X[t];
52
53         bit status = '1';
54         // Check whether the Exclusives monitors are set to include the
55         // physical memory locations corresponding to virtual address
56         // range [address, address+dbytes-1].
57         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
58             // This atomic write will be rejected if it does not refer
59             // to the same physical locations after address translation.
60             Mem[address, dbytes, acctype] = data;
61             status = ExclusiveMonitorsStatus();
62             X[s] = ZeroExtend(status, 32);
63
64     when MemOp_LOAD
65         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
66         // Tell the Exclusives monitors to record a sequence of one or more atomic
67         // memory reads from virtual address range [address, address+dbytes-1].
68         // The Exclusives monitor will only be set if all the reads are from the
69         // same dbytes-aligned physical address, to allow for the possibility of
70         // an atomicity break if the translation is changed between reads.
71         AArch64.SetExclusiveMonitors(address, dbytes);
72
73     if pair then
74         if rt_unknown then
75             // ConstrainedUNPREDICTABLE case
76             X[t] = bits(datasize) UNKNOWN;    // In this case t = t2
77         elsif elsize == 32 then
78             // 32-bit load exclusive pair (atomic)
79             data = Mem[address, dbytes, acctype];
80             if BigEndian() then
81                 X[t] = data<datasize-1:elsize>;
82                 X[t2] = data<elsize-1:0>;
83             else
84                 X[t] = data<elsize-1:0>;
85                 X[t2] = data<datasize-1:elsize>;
86         else // elsize == 64
87             // 64-bit load exclusive pair (not atomic),

```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
87 // but must be 128-bit aligned
88 if address != Align(address, dbytes) then
89     iswrite = FALSE;
90     secondstage = FALSE;
91     AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92     X[t] = Mem[address + 0, 8, acctype];
93     X[t2] = Mem[address + 8, 8, acctype];
94 else
95     data = Mem[address, dbytes, acctype];
96     X[t] = ZeroExtend(data, regsize);
```

## 4.2.90 LDAXR

Load-Acquire Exclusive Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



### 32-bit (size == 10)

```
LDAXR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAXR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDAXR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAXR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE; // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19             when Constraint_UNKNOWN    rt_unknown = TRUE; // store UNKNOWN value
20             when Constraint_NONE      rt_unknown = FALSE; // store original value
```



Chapter 4. Instruction definitions  
4.2. Base instructions


```

21         when Constraint_UNDEF      UNDEFINED;
22         when Constraint_NOP        EndOfInstruction();
23     if s == n && n != 31 then
24         Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26         case c of
27             when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
28             when Constraint_NONE       rn_unknown = FALSE;   // address is original base
29             when Constraint_UNDEF      UNDEFINED;
30             when Constraint_NOP        EndOfInstruction();
31
32     VirtualAddress base;
33     if rn_unknown then
34         base = VirtualAddress UNKNOWN;
35     else
36         base = BaseReg[n];
37
38     bits(64) address = VAddress(base);
39
40     case memop of
41         when MemOp_STORE
42             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43             if rt_unknown then
44                 data = bits(datasize) UNKNOWN;
45             elsif pair then
46                 bits(datasize DIV 2) e11 = X[t];
47                 bits(datasize DIV 2) e12 = X[t2];
48                 data = if BigEndian() then e11 : e12 else e12 : e11;
49             else
50                 data = X[t];
51
52             bit status = '1';
53             // Check whether the Exclusives monitors are set to include the
54             // physical memory locations corresponding to virtual address
55             // range [address, address+dbytes-1].
56             if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57                 // This atomic write will be rejected if it does not refer
58                 // to the same physical locations after address translation.
59                 Mem[address, dbytes, acctype] = data;
60                 status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63         when MemOp_LOAD
64             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65             // Tell the Exclusives monitors to record a sequence of one or more atomic
66             // memory reads from virtual address range [address, address+dbytes-1].
67             // The Exclusives monitor will only be set if all the reads are from the
68             // same dbytes-aligned physical address, to allow for the possibility of
69             // an atomicity break if the translation is changed between reads.
70             AArch64.SetExclusiveMonitors(address, dbytes);
71
72             if pair then
73                 if rt_unknown then
74                     // ConstrainedUNPREDICTABLE case
75                     X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76                 elsif elsize == 32 then
77                     // 32-bit load exclusive pair (atomic)
78                     data = Mem[address, dbytes, acctype];
79                     if BigEndian() then
80                         X[t] = data<datasize-1:elsize>;
81                         X[t2] = data<elsize-1:0>;
82                     else
83                         X[t] = data<elsize-1:0>;
84                         X[t2] = data<datasize-1:elsize>;
85                 else // elsize == 64
86                     // 64-bit load exclusive pair (not atomic),
87                     // but must be 128-bit aligned
88                     if address != Align(address, dbytes) then
89                         iswrite = FALSE;
90                         secondstage = FALSE;
91                         AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92                     X[t] = Mem[address + 0, 8, acctype];
93                     X[t2] = Mem[address + 8, 8, acctype];
94                 else
95                     data = Mem[address, dbytes, acctype];
96                     X[t] = ZeroExtend(data, regsize);

```

### 4.2.91 LDAXRB

Load-Acquire Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



```
LDAXRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAXRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8   assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9   case c of
10    when Constraint_UNKNOWN   rt_unknown = TRUE; // result is UNKNOWN
11    when Constraint_UNDEF     UNDEFINED;
12    when Constraint_NOP       EndOfInstruction();
13
14 if memop == MemOp_STORE then
15   if s == t || (pair && s == t2) then
16     Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17     assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18     case c of
19      when Constraint_UNKNOWN   rt_unknown = TRUE; // store UNKNOWN value
20      when Constraint_NONE     rt_unknown = FALSE; // store original value
21      when Constraint_UNDEF     UNDEFINED;
22      when Constraint_NOP       EndOfInstruction();
23   if s == n && n != 31 then
24     Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25     assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26     case c of
27      when Constraint_UNKNOWN   rn_unknown = TRUE; // address is UNKNOWN
28      when Constraint_NONE     rn_unknown = FALSE; // address is original base
29      when Constraint_UNDEF     UNDEFINED;
30      when Constraint_NOP       EndOfInstruction();
31
```

Chapter 4. Instruction definitions  
4.2. Base instructions


```

32 VirtualAddress base;
33 if rn_unknown then
34     base = VirtualAddress UNKNOWN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknown then
44             data = bits(datasize) UNKNOWN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52         bit status = '1';
53         // Check whether the Exclusives monitors are set to include the
54         // physical memory locations corresponding to virtual address
55         // range [address, address+dbytes-1].
56         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57             // This atomic write will be rejected if it does not refer
58             // to the same physical locations after address translation.
59             Mem[address, dbytes, acctype] = data;
60             status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63     when MemOp_LOAD
64         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65         // Tell the Exclusives monitors to record a sequence of one or more atomic
66         // memory reads from virtual address range [address, address+dbytes-1].
67         // The Exclusives monitor will only be set if all the reads are from the
68         // same dbytes-aligned physical address, to allow for the possibility of
69         // an atomicity break if the translation is changed between reads.
70         AArch64.SetExclusiveMonitors(address, dbytes);
71
72         if pair then
73             if rt_unknown then
74                 // ConstrainedUNPREDICTABLE case
75                 X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76             elsif elsize == 32 then
77                 // 32-bit load exclusive pair (atomic)
78                 data = Mem[address, dbytes, acctype];
79                 if BigEndian() then
80                     X[t] = data<datasize-1:elsize>;
81                     X[t2] = data<elsize-1:0>;
82                 else
83                     X[t] = data<elsize-1:0>;
84                     X[t2] = data<datasize-1:elsize>;
85             else // elsize == 64
86                 // 64-bit load exclusive pair (not atomic),
87                 // but must be 128-bit aligned
88                 if address != Align(address, dbytes) then
89                     iswrite = FALSE;
90                     secondstage = FALSE;
91                     AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92                 X[t] = Mem[address + 0, 8, acctype];
93                 X[t2] = Mem[address + 8, 8, acctype];
94             else
95                 data = Mem[address, dbytes, acctype];
96                 X[t] = ZeroExtend(data, regsize);

```

### 4.2.92 LDAXRH

Load-Acquire Exclusive Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



```
LDAXRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDAXRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE; // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19             when Constraint_UNKNOWN    rt_unknown = TRUE; // store UNKNOWN value
20             when Constraint_NONE      rt_unknown = FALSE; // store original value
21             when Constraint_UNDEF      UNDEFINED;
22             when Constraint_NOP        EndOfInstruction();
23     if s == n && n != 31 then
24         Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26         case c of
27             when Constraint_UNKNOWN    rn_unknown = TRUE; // address is UNKNOWN
28             when Constraint_NONE      rn_unknown = FALSE; // address is original base
29             when Constraint_UNDEF      UNDEFINED;
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

30         when Constraint_NOP      EndOfInstruction();
31
32     VirtualAddress base;
33     if rn_unknown then
34         base = VirtualAddress UNKNOWN;
35     else
36         base = BaseReg[n];
37
38     bits(64) address = VAddress(base);
39
40     case memop of
41     when MemOp_STORE
42         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknown then
44             data = bits(datasize) UNKNOWN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52         bit status = '1';
53         // Check whether the Exclusives monitors are set to include the
54         // physical memory locations corresponding to virtual address
55         // range [address, address+dbytes-1].
56         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57             // This atomic write will be rejected if it does not refer
58             // to the same physical locations after address translation.
59             Mem[address, dbytes, acctype] = data;
60             status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63     when MemOp_LOAD
64         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65         // Tell the Exclusives monitors to record a sequence of one or more atomic
66         // memory reads from virtual address range [address, address+dbytes-1].
67         // The Exclusives monitor will only be set if all the reads are from the
68         // same dbytes-aligned physical address, to allow for the possibility of
69         // an atomicity break if the translation is changed between reads.
70         AArch64.SetExclusiveMonitors(address, dbytes);
71
72     if pair then
73         if rt_unknown then
74             // ConstrainedUNPREDICTABLE case
75             X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76         elsif elsize == 32 then
77             // 32-bit load exclusive pair (atomic)
78             data = Mem[address, dbytes, acctype];
79             if BigEndian() then
80                 X[t] = data<datasize-1:elsize>;
81                 X[t2] = data<elsize-1:0>;
82             else
83                 X[t] = data<elsize-1:0>;
84                 X[t2] = data<datasize-1:elsize>;
85         else // elsize == 64
86             // 64-bit load exclusive pair (not atomic),
87             // but must be 128-bit aligned
88             if address != Align(address, dbytes) then
89                 iswrite = FALSE;
90                 secondstage = FALSE;
91                 AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92             X[t] = Mem[address + 0, 8, acctype];
93             X[t2] = Mem[address + 8, 8, acctype];
94         else
95             data = Mem[address, dbytes, acctype];
96             X[t] = ZeroExtend(data, regsize);

```

### 4.2.93 LDCLR, LDCLRA, LDCLRAL, LDCLRL

Atomic bit clear on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, LDCLRA and LDCLRAL load from memory with acquire semantics.
- LDCLRL and LDCLRAL store to memory with release semantics.
- LDCLR has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STCLR](#), [STCLRL](#).

#### Integer (Armv8.1)



#### 32-bit LDCLR (size == 10 && A == 0 && R == 0)

```
LDCLR <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLR <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDCLRA (size == 10 && A == 1 && R == 0)

```
LDCLRA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDCLRAL (size == 10 && A == 1 && R == 1)

```
LDCLRAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDCLRL (size == 10 && A == 0 && R == 1)

```
LDCLRL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDCLR (size == 11 && A == 0 && R == 0)

```
LDCLR <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLR <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDCLRA (size == 11 && A == 1 && R == 0)

```
LDCLRA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDCLRAL (size == 11 && A == 1 && R == 1)

```
LDCLRAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDCLRL (size == 11 && A == 0 && R == 1)

```
LDCLRL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STCLR, STCLRL	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```

## 4.2.94 LDCLRB, LDCLRAB, LDCLRALB, LDCLRRLB

Atomic bit clear on byte in memory atomically loads an 8-bit byte from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDCLRAB and LDCLRALB load from memory with acquire semantics.
- LDCLRRLB and LDCLRALB store to memory with release semantics.
- LDCLRB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STCLRB](#), [STCLRRLB](#).

### Integer (Armv8.1)



#### LDCLRAB (A == 1 && R == 0)

```
LDCLRAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLRALB (A == 1 && R == 1)

```
LDCLRALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLRB (A == 0 && R == 0)

```
LDCLRB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLRRLB (A == 0 && R == 1)

```
LDCLRRLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRRLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```



### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STCLRB, STCLRLB</a>	A == '0' && Rt == '111111'

### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
  
```

## 4.2.95 LDCLR, LDCLRAH, LDCLRALH, LDCLRLH

Atomic bit clear on halfword in memory atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDCLRAH and LDCLRALH load from memory with acquire semantics.
- LDCLRLH and LDCLRALH store to memory with release semantics.
- LDCLR has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STCLR, STCLRLH](#).

### Integer (Armv8.1)



#### LDCLRAH (A == 1 && R == 0)

```
LDCLRAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLRALH (A == 1 && R == 1)

```
LDCLRALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLR (A == 0 && R == 0)

```
LDCLR <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLR <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDCLRLH (A == 0 && R == 1)

```
LDCLRLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCLRLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STCLRH, STCLRLH	A == '0' && Rt == '111111'

### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
  
```

## 4.2.96 LDEOR, LDEORA, LDEORAL, LDEORL

Atomic exclusive OR on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, LDEORA and LDEORAL load from memory with acquire semantics.
- LDEORL and LDEORAL store to memory with release semantics.
- LDEOR has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STEOR, STEORL](#).

### Integer (Armv8.1)



#### 32-bit LDEOR (size == 10 && A == 0 && R == 0)

```
LDEOR <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEOR <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDEORA (size == 10 && A == 1 && R == 0)

```
LDEORA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDEORAL (size == 10 && A == 1 && R == 1)

```
LDEORAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDEORL (size == 10 && A == 0 && R == 1)

```
LDEORL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDEOR (size == 11 && A == 0 && R == 0)

```
LDEOR <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEOR <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDEORA (size == 11 && A == 1 && R == 0)

```
LDEORA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDEORAL (size == 11 && A == 1 && R == 1)

```
LDEORAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDEORL (size == 11 && A == 0 && R == 1)

```
LDEORL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STEOR, STEORL	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```

### 4.2.97 LDEORB, LDEORAB, LDEORALB, LDEORLB

Atomic exclusive OR on byte in memory atomically loads an 8-bit byte from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDEORAB and LDEORALB load from memory with acquire semantics.
- LDEORLB and LDEORALB store to memory with release semantics.
- LDEORB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STEORB, STEORLB](#).

#### Integer (Armv8.1)



#### LDEORAB (A == 1 && R == 0)

```
LDEORAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORALB (A == 1 && R == 1)

```
LDEORALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORB (A == 0 && R == 0)

```
LDEORB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORLB (A == 0 && R == 1)

```
LDEORLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STEORB, STEORLB	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

## 4.2.98 LDEORH, LDEORAH, LDEORALH, LDEORLH

Atomic exclusive OR on halfword in memory atomically loads a 16-bit halfword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDEORAH and LDEORALH load from memory with acquire semantics.
- LDEORLH and LDEORALH store to memory with release semantics.
- LDEORH has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STEORH](#), [STEORLH](#).

### Integer (Armv8.1)



#### LDEORAH (A == 1 && R == 0)

```
LDEORAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORALH (A == 1 && R == 1)

```
LDEORALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORH (A == 0 && R == 0)

```
LDEORH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDEORLH (A == 0 && R == 1)

```
LDEORLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDEORLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```



### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STEORH, STEORLH</a>	A == '0' && Rt == '111111'

### Operation

```


1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

## 4.2.99 LDLAR

Load LOAcquire Register loads a 32-bit word or 64-bit doubleword from memory, and writes it to a register. The instruction also has memory ordering semantics as described in *Load LOAcquire, Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.

**No offset**  
(Armv8.1)



### 32-bit (size == 10)

```
LDLAR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDLAR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDLAR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDLAR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation


```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

## 4.2.100 LDLARB

Load LOAcquire Register Byte loads a byte from memory, zero-extends it and writes it to a register. The instruction also has memory ordering semantics as described in *Load LOAcquire, Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.

**No offset**  
**(Armv8.1)**



```
LDLARB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDLARB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation


```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8     when MemOp_STORE
9         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10        data = X[t];
11        Mem[address, dbytes, acctype] = data;
12
13     when MemOp_LOAD
14        VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15        data = Mem[address, dbytes, acctype];
16        X[t] = ZeroExtend(data, regsize);
```

## 4.2.101 LDLARH

Load LOAcquire Register Halfword loads a halfword from memory, zero-extends it, and writes it to a register. The instruction also has memory ordering semantics as described in *Load LOAcquire, Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

For this instruction, if the destination is WZR/ZXR, it is impossible for software to observe the presence of the acquire semantic other than its effect on the arrival at endpoints.

**No offset**  
**(Armv8.1)**



```
LDLARH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDLARH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs);   // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

## 4.2.102 LDNP

Load Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers.

For information about memory accesses, see *Load/Store addressing modes*. For information about Non-temporal pair instructions, see *Load/Store Non-temporal pair*.



### 32-bit (opc == 00)

```
LDNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDNP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 10)

```
LDNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDNP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDNP*.

### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_STREAM;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if opc<0> == '1' then UNDEFINED;
7 integer scale = 2 + UInt(opc<1>);
8 integer datasize = 8 << scale;
9 bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

### Operation

```

1  bits(datasize) data1;
2  bits(datasize) data2;
3  constant integer dbytes = datasize DIV 8;
4  boolean rt_unknown = FALSE;
5
6  if memop == MemOp_LOAD && t == t2 then
7      Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8      assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9      case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11         when Constraint_UNDEF       UNDEFINED;
12         when Constraint_NOP         EndOfInstruction();
13
14  VirtualAddress base = BaseReg[n];
15  bits(64) address = VAddress(base);
16  if ! postindex then
17      address = address + offset;
18
19  case memop of
20      when MemOp_STORE
21          VCheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
22          if rt_unknown && t == n then
23              data1 = bits(datasize) UNKNOWN;
24          else
25              data1 = X[t];
26          if rt_unknown && t2 == n then
27              data2 = bits(datasize) UNKNOWN;
28          else
29              data2 = X[t2];
30          Mem[address + 0      , dbytes, acctype] = data1;
31          Mem[address + dbytes, dbytes, acctype] = data2;
32
33      when MemOp_LOAD
34          VCheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
35          data1 = Mem[address + 0      , dbytes, acctype];
36          data2 = Mem[address + dbytes, dbytes, acctype];
37          if rt_unknown then
38              data1 = bits(datasize) UNKNOWN;
39              data2 = bits(datasize) UNKNOWN;
40          X[t] = data1;
41          X[t2] = data2;
42
43  if wback then
44      base = VAAdd(base, offset);
45
46      BaseReg[n] = base;


```

### 4.2.103 LDP

Load Pair of Registers calculates an address from a base register value and an immediate offset, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Signed offset](#)

#### Post-index



#### 32-bit (opc == 00)

```
LDP <Wt1>, <Wt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDP <Wt1>, <Wt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
LDP <Xt1>, <Xt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDP <Xt1>, <Xt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

#### Pre-index



#### 32-bit (opc == 00)

```
LDP <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDP <Wt1>, <Wt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
LDP <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDP <Xt1>, <Xt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
```

#### Signed offset



#### 32-bit (opc == 00)

```
LDP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDP*.

### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.  
For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.  
For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if L:opc<0> == '01' || opc == '11' then UNDEFINED;
7 boolean signed = (opc<0> != '0');
8 integer scale = 2 + UInt(opc<1>);
9 integer datasize = 8 << scale;
10 bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

### Operation

```
1 bits(datasize) data1;
2 bits(datasize) data2;
3 constant integer dbytes = datasize DIV 8;
4 boolean rt_unknown = FALSE;
5
6 boolean wb_unknown = FALSE;
7
8 if memop == MemOp_LOAD && wback && (t == n || t2 == n) && n != 31 then
9     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
10    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
13        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
14        when Constraint_UNDEF UNDEFINED;
15        when Constraint_NOP EndOfInstruction();
16
17 if memop == MemOp_STORE && wback && (t == n || t2 == n) && n != 31 then
18     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```



## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
20     case c of
21         when Constraint_NONE      rt_unknown = FALSE; // value stored is pre-writeback
22         when Constraint_UNKNOWNN  rt_unknown = TRUE;  // value stored is UNKNOWN
23         when Constraint_UNDEF     UNDEFINED;
24         when Constraint_NOP       EndOfInstruction();
25
26 if memop == MemOp_LOAD && t == t2 then
27     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
28     assert c IN {Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
29     case c of
30         when Constraint_UNKNOWNN  rt_unknown = TRUE; // result is UNKNOWN
31         when Constraint_UNDEF     UNDEFINED;
32         when Constraint_NOP       EndOfInstruction();
33
34 VirtualAddress base = BaseReg[n];
35 bits(64) address = VAddress(base);
36 if ! postindex then
37     address = address + offset;
38
39 case memop of
40     when MemOp_STORE
41         VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
42         if rt_unknown && t == n then
43             data1 = bits(datasize) UNKNOWN;
44         else
45             data1 = X[t];
46         if rt_unknown && t2 == n then
47             data2 = bits(datasize) UNKNOWN;
48         else
49             data2 = X[t2];
50         Mem[address + 0, dbytes, acctype] = data1;
51         Mem[address + dbytes, dbytes, acctype] = data2;
52
53     when MemOp_LOAD
54         VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
55         data1 = Mem[address + 0, dbytes, acctype];
56         data2 = Mem[address + dbytes, dbytes, acctype];
57         if rt_unknown then
58             data1 = bits(datasize) UNKNOWN;
59             data2 = bits(datasize) UNKNOWN;
60         if signed then
61             X[t] = SignExtend(data1, 64);
62             X[t2] = SignExtend(data2, 64);
63         else
64             X[t] = data1;
65             X[t2] = data2;
66
67 if wback then
68     if wb_unknown then
69         base = VirtualAddress UNKNOWN;
70     else
71         base = VAAdd(base, offset);
72
73 BaseReg[n] = base;
```

### 4.2.104 LDPSW

Load Pair of Registers Signed Word calculates an address from a base register value and an immediate offset, loads two 32-bit words from memory, sign-extends them, and writes them to two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Signed offset](#)

#### Post-index




```
LDPSW <Xt1>, <Xt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDPSW <Xt1>, <Xt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

#### Pre-index




```
LDPSW <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDPSW <Xt1>, <Xt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
```

#### Signed offset



```
LDPSW <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDPSW <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDPSW*.

#### Assembler Symbols

- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address,

encoded in the "Rn" field.

<imm> For the post-index and pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if L:opc<0> == '01' || opc == '11' then UNDEFINED;
7 boolean signed = (opc<0> != '0');
8 integer scale = 2 + UInt(opc<1>);
9 integer datasize = 8 << scale;
10 bits(64) offset = LSL(SignExtend(imm7, 64), scale);

```

### Operation

```

1 bits(datasize) data1;
2 bits(datasize) data2;
3 constant integer dbytes = datasize DIV 8;
4 boolean rt_unknown = FALSE;
5
6 boolean wb_unknown = FALSE;
7
8 if memop == MemOp_LOAD && wback && (t == n || t2 == n) && n != 31 then
9     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
10    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
13        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
14        when Constraint_UNDEF UNDEFINED;
15        when Constraint_NOP EndOfInstruction();
16
17 if memop == MemOp_STORE && wback && (t == n || t2 == n) && n != 31 then
18     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
20     case c of
21         when Constraint_NONE rt_unknown = FALSE; // value stored is pre-writeback
22         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
23         when Constraint_UNDEF UNDEFINED;
24         when Constraint_NOP EndOfInstruction();
25
26 if memop == MemOp_LOAD && t == t2 then
27     Constraint c = ConstrainUnpredictable(Unpredictable_LDOVERLAP);
28     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
29     case c of
30         when Constraint_UNKNOWN rt_unknown = TRUE; // result is UNKNOWN
31         when Constraint_UNDEF UNDEFINED;
32         when Constraint_NOP EndOfInstruction();
33
34 VirtualAddress base = BaseReg[n];
35 bits(64) address = VAddress(base);
36 if ! postindex then
37     address = address + offset;
38
39 case memop of
40     when MemOp_STORE
41         VCheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
42         if rt_unknown && t == n then
43             data1 = bits(datasize) UNKNOWN;
44         else
45             data1 = X[t];
46         if rt_unknown && t2 == n then
47             data2 = bits(datasize) UNKNOWN;
48         else
49             data2 = X[t2];
50         Mem[address + 0, dbytes, acctype] = data1;
51         Mem[address + dbytes, dbytes, acctype] = data2;
52
53     when MemOp_LOAD
54         VCheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
55         data1 = Mem[address + 0, dbytes, acctype];
56         data2 = Mem[address + dbytes, dbytes, acctype];

```


```
57     if rt_unknown then
58         data1 = bits(datasize) UNKNOWN;
59         data2 = bits(datasize) UNKNOWN;
60     if signed then
61         X[t] = SignExtend(data1, 64);
62         X[t2] = SignExtend(data2, 64);
63     else
64         X[t] = data1;
65         X[t2] = data2;
66
67 if wback then
68     if wb_unknown then
69         base = VirtualAddress UNKNOWN;
70     else
71         base = VAAdd(base,offset);
72
73 BaseReg[n] = base;
```

### 4.2.105 LDR (immediate)

Load Register (immediate) loads a word or doubleword from memory and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*. The Unsigned offset variant scales the immediate offset value by the size of the value accessed before adding it to the base register value.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index



#### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```


#### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



#### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDR <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```


#### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



#### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDR <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDR (immediate)*.

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.  
For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18         memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20         regsize = if opc<0> == '1' then 32 else 64;
21         signed = TRUE;
22
23 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
```


```

14     when Constraint_NOP      EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE    rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN  rt_unknown = TRUE;  // value stored is UNKNOWN
22     when Constraint_UNDEF    UNDEFINED;
23     when Constraint_NOP      EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```

### 4.2.106 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 00)

```
LDR <Wt>, <label>
```

#### 64-bit (opc == 01)

```
LDR <Xt>, <label>
```

```

1 integer t = UInt(Rt);
2 MemOp memop = MemOp_LOAD;
3 boolean signed = FALSE;
4 integer size;
5 bits(64) offset;
6
7 case opc of
8   when '00'
9     size = 4;
10  when '01'
11    size = 8;
12  when '10'
13    size = 4;
14    signed = TRUE;
15  when '11'
16    memop = MemOp_PREFETCH;
17
18 offset = SignExtend(imm19:'00', 64);

```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

#### Operation

```


1 VirtualAddress base = VAFromPCC(offset);
2 bits(64) address = VAddress(base);
3
4 bits(size*8) data;
5
6 case memop of
7   when MemOp_LOAD
8     VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_NORMAL);
9     data = Mem[address, size, AccType_NORMAL];
10    if signed then
11      X[t] = SignExtend(data, 64);
12    else
13      X[t] = data;
14
15   when MemOp_PREFETCH
16     Prefetch(address, t<4:0>);

```



### 4.2.107 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. The offset register value can optionally be shifted and extended. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
LDR <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDR <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDR <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX
- <amount> For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#3

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
14 else
15 if size == '11' then
16 memop = MemOp_PREFETCH;
17 if opc<0> == '1' then UNDEFINED;
18 else
19 // sign-extending load
20 memop = MemOp_LOAD;
21 if size == '10' && opc<0> == '1' then UNDEFINED;
22 regsize = if opc<0> == '1' then 32 else 64;
23 signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11 assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12 case c of
13 when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14 when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15 when Constraint_UNDEF UNDEFINED;
16 when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20 assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21 case c of
22 when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23 when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
24 when Constraint_UNDEF UNDEFINED;
25 when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33 address = address + offset;
34
35 case memop of
36 when MemOp_STORE
37 VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38 if rt_unknown then
39 data = bits(datasize) UNKNOWN;
40 else
41 data = X[t];
42 Mem[address, datasize DIV 8, acctype] = data;
43
44 when MemOp_LOAD
45 VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46 data = Mem[address, datasize DIV 8, acctype];

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
47     if signed then
48         X[t] = SignExtend(data, regsize);
49     else
50         X[t] = ZeroExtend(data, regsize);
51
52     when MemOp_PREFETCH
53         address = VAddress(base);
54         Prefetch(address, t<4:0>);
55
56 if wback then
57     if wb_unknown then
58         base = VirtualAddress UNKNOWN;
59     else
60         base = VAAdd(base,offset);
61
62 BaseReg[n] = base;
```

### 4.2.108 LDRB (immediate)

Load Register Byte (immediate) loads a byte from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index




```
LDRB <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index




```
LDRB <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



```
LDRB <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRH (immediate)*.

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11 regsize = if size == '11' then 64 else 32;
12 signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18 memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20 regsize = if opc<0> == '1' then 32 else 64;
21 signed = TRUE;
22
23 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22         when Constraint_UNDEF UNDEFINED;
23         when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41

```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base, offset);
59
60 BaseReg[n] = base;
```

### 4.2.109 LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



#### Extended register (option != 011)

```
LDRB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

#### Shifted register (option == 011)

```
LDRB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if opc<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend specifier, encoded in "option":

option	<extend>
010	UXTW
110	SXTW
111	SXTX
- <amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

14 else
15   if size == '11' then
16     memop = MemOp_PREFETCH;
17     if opc<0> == '1' then UNDEFINED;
18   else
19     // sign-extending load
20     memop = MemOp_LOAD;
21     if size == '10' && opc<0> == '1' then UNDEFINED;
22     regsize = if opc<0> == '1' then 32 else 64;
23     signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10  c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11  assert c IN {Constraint_WBSUPPRESS, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
12  case c of
13    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14    when Constraint_UNKOWN wb_unknown = TRUE; // writeback is UNKNOWN
15    when Constraint_UNDEF UNDEFINED;
16    when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19  c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20  assert c IN {Constraint_NONE, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
21  case c of
22    when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23    when Constraint_UNKOWN rt_unknown = TRUE; // value stored is UNKNOWN
24    when Constraint_UNDEF UNDEFINED;
25    when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33   address = address + offset;
34
35 case memop of
36   when MemOp_STORE
37     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38     if rt_unknown then
39       data = bits(datasize) UNKNOWN;
40     else
41       data = X[t];
42     Mem[address, datasize DIV 8, acctype] = data;
43
44   when MemOp_LOAD
45     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46     data = Mem[address, datasize DIV 8, acctype];
47     if signed then
48       X[t] = SignExtend(data, regsize);
49     else
50       X[t] = ZeroExtend(data, regsize);
51
52   when MemOp_PREFETCH
53     address = VAddress(base);
54     Prefetch(address, t<4:0>);
55
56 if wback then
57   if wb_unknown then
58     base = VirtualAddress UNKNOWN;
59   else
60     base = VAAdd(base, offset);
61
62 BaseReg[n] = base;

```




### 4.2.110 LDRH (immediate)

Load Register Halfword (immediate) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index




```
LDRH <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDRH <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index




```
LDRH <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDRH <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



```
LDRH <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRH <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRH (immediate)*.

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <simmm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11 regsize = if size == '11' then 64 else 32;
12 signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18 memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20 regsize = if opc<0> == '1' then 32 else 64;
21 signed = TRUE;
22
23 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22         when Constraint_UNDEF UNDEFINED;
23         when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41

```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base,offset);
59
60 BaseReg[n] = base;
```

### 4.2.111 LDRH (register)

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDRH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDRH <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*.

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#1

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
```

## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
8
9 if opc<1> == '0' then
10     // store or zero-extending load
11     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12     regsize = if size == '11' then 64 else 32;
13     signed = FALSE;
14 else
15     if size == '11' then
16         memop = MemOp_PREFETCH;
17         if opc<0> == '1' then UNDEFINED;
18     else
19         // sign-extending load
20         memop = MemOp_LOAD;
21         if size == '10' && opc<0> == '1' then UNDEFINED;
22         regsize = if opc<0> == '1' then 32 else 64;
23         signed = TRUE;
24
25 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12     case c of
13         when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14         when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15         when Constraint_UNDEF UNDEFINED;
16         when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21     case c of
22         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
24         when Constraint_UNDEF UNDEFINED;
25         when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33     address = address + offset;
34
35 case memop of
36     when MemOp_STORE
37         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38         if rt_unknown then
39             data = bits(datasize) UNKNOWN;
40         else
41             data = X[t];
42             Mem[address, datasize DIV 8, acctype] = data;
43
44     when MemOp_LOAD
45         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46         data = Mem[address, datasize DIV 8, acctype];
47         if signed then
48             X[t] = SignExtend(data, regsize);
49         else
50             X[t] = ZeroExtend(data, regsize);
51
52     when MemOp_PREFETCH
53         address = VAddress(base);
54         Prefetch(address, t<4:0>);
55
56 if wback then
57     if wb_unknown then
58         base = VirtualAddress UNKNOWN;
59     else
60         base = VAAdd(base, offset);
```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
61  
62 BaseReg[n] = base;
```

### 4.2.112 LDRSB (immediate)

Load Register Signed Byte (immediate) loads a byte from memory, sign-extends it to either 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index



#### 32-bit (opc == 11)

```
LDRSB <Wt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')
```

```
LDRSB <Wt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
LDRSB <Xt>, [<Xn|SP>], #<simm> // (PSTATE.C64 == '0')
```

```
LDRSB <Xt>, [<Cn|CSP>], #<simm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



#### 32-bit (opc == 11)

```
LDRSB <Wt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')
```

```
LDRSB <Wt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
LDRSB <Xt>, [<Xn|SP>, #<simm>]! // (PSTATE.C64 == '0')
```

```
LDRSB <Xt>, [<Cn|CSP>, #<simm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



#### 32-bit (opc == 11)

```
LDRSB <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRSB <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDRSB <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRSB <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSB (immediate)*.

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        UNDEFINED;
16    else
17        // sign-extending load
18        memop = MemOp_LOAD;
19        if size == '10' && opc<0> == '1' then UNDEFINED;
20        regsize = if opc<0> == '1' then 32 else 64;
21        signed = TRUE;
22
23 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```




## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
19     case c of
20         when Constraint_NONE      rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN   rt_unknown = TRUE;  // value stored is UNKNOWN
22         when Constraint_UNDEF     UNDEFINED;
23         when Constraint_NOP       EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknown then
37                 data = bits(datasize) UNKNOWN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;
```

### 4.2.113 LDRSB (register)

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit with extended register offset (opc == 11 && option != 011)

```
LDRSB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')
```

```
LDRSB <Wt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

#### 32-bit with shifted register offset (opc == 11 && option == 011)

```
LDRSB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')
```

```
LDRSB <Wt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

#### 64-bit with extended register offset (opc == 10 && option != 011)

```
LDRSB <Xt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')
```

```
LDRSB <Xt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

#### 64-bit with shifted register offset (opc == 10 && option == 011)

```
LDRSB <Xt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')
```

```
LDRSB <Xt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend specifier, encoded in "option":

option	<extend>
010	UXTW
110	SXTW
111	SXTX
- <amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

#### Shared Decode

Chapter 4. Instruction definitions  
4.2. Base instructions

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
14 else
15 if size == '11' then
16 memop = MemOp_PREFETCH;
17 if opc<0> == '1' then UNDEFINED;
18 else
19 // sign-extending load
20 memop = MemOp_LOAD;
21 if size == '10' && opc<0> == '1' then UNDEFINED;
22 regsize = if opc<0> == '1' then 32 else 64;
23 signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11 assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12 case c of
13 when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14 when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15 when Constraint_UNDEF UNDEFINED;
16 when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20 assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21 case c of
22 when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23 when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
24 when Constraint_UNDEF UNDEFINED;
25 when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33 address = address + offset;
34
35 case memop of
36 when MemOp_STORE
37 VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38 if rt_unknown then
39 data = bits(datasize) UNKNOWN;
40 else
41 data = X[t];
42 Mem[address, datasize DIV 8, acctype] = data;
43
44 when MemOp_LOAD
45 VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46 data = Mem[address, datasize DIV 8, acctype];
47 if signed then
48 X[t] = SignExtend(data, regsize);
49 else
50 X[t] = ZeroExtend(data, regsize);
51
52 when MemOp_PREFETCH
53 address = VAddress(base);

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
54     Prefetch(address, t<4:0>);
55
56     if wback then
57         if wb_unknown then
58             base = VirtualAddress UNKNOWN;
59         else
60             base = VAAdd(base,offset);
61
62     BaseReg[n] = base;
```

### 4.2.114 LDRSH (immediate)

Load Register Signed Halfword (immediate) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index



#### 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDRSH <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDRSH <Xt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



#### 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDRSH <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDRSH <Xt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



#### 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRSH <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRSH <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSH (immediate)*.

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18         memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20         regsize = if opc<0> == '1' then 32 else 64;
21         signed = TRUE;
22
23 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```


```

19     case c of
20         when Constraint_NONE      rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN   rt_unknown = TRUE;  // value stored is UNKNOWN
22         when Constraint_UNDEF     UNDEFINED;
23         when Constraint_NOP       EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknown then
37                 data = bits(datasize) UNKNOWN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;

```

### 4.2.115 LDRSH (register)

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDRSH <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDRSH <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#1

#### Shared Decode



Chapter 4. Instruction definitions  
4.2. Base instructions

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
14 else
15 if size == '11' then
16 memop = MemOp_PREFETCH;
17 if opc<0> == '1' then UNDEFINED;
18 else
19 // sign-extending load
20 memop = MemOp_LOAD;
21 if size == '10' && opc<0> == '1' then UNDEFINED;
22 regsize = if opc<0> == '1' then 32 else 64;
23 signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11 assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWNS, Constraint_UNDEF, Constraint_NOP};
12 case c of
13 when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14 when Constraint_UNKNOWNS wb_unknown = TRUE; // writeback is UNKNOWN
15 when Constraint_UNDEF UNDEFINED;
16 when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20 assert c IN {Constraint_NONE, Constraint_UNKNOWNS, Constraint_UNDEF, Constraint_NOP};
21 case c of
22 when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23 when Constraint_UNKNOWNS rt_unknown = TRUE; // value stored is UNKNOWN
24 when Constraint_UNDEF UNDEFINED;
25 when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33 address = address + offset;
34
35 case memop of
36 when MemOp_STORE
37 VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38 if rt_unknown then
39 data = bits(datasize) UNKNOWN;
40 else
41 data = X[t];
42 Mem[address, datasize DIV 8, acctype] = data;
43
44 when MemOp_LOAD
45 VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46 data = Mem[address, datasize DIV 8, acctype];
47 if signed then
48 X[t] = SignExtend(data, regsize);
49 else
50 X[t] = ZeroExtend(data, regsize);
51
52 when MemOp_PREFETCH
53 address = VAddress(base);

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
54     Prefetch(address, t<4:0>);
55
56     if wback then
57         if wb_unknown then
58             base = VirtualAddress UNKNOWN;
59         else
60             base = VAAdd(base,offset);
61
62     BaseReg[n] = base;
```

### 4.2.116 LDRSW (immediate)

Load Register Signed Word (immediate) loads a word from memory, sign-extends it to 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index




```
LDRSW <Xt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDRSW <Xt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index




```
LDRSW <Xt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDRSW <Xt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



```
LDRSW <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
LDRSW <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSW (immediate)*.

#### Assembler Symbols

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

field.

- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11 regsize = if size == '11' then 64 else 32;
12 signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18 memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20 regsize = if opc<0> == '1' then 32 else 64;
21 signed = TRUE;
22
23 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22         when Constraint_UNDEF UNDEFINED;
23         when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41

```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base, offset);
59
60 BaseReg[n] = base;
```

### 4.2.117 LDRSW (literal)

Load Register Signed Word (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



LDRSW <Xt>, <label>

```

1 integer t = UInt(Rt);
2 MemOp memop = MemOp_LOAD;
3 boolean signed = FALSE;
4 integer size;
5 bits(64) offset;
6
7 case opc of
8   when '00'
9     size = 4;
10  when '01'
11    size = 8;
12  when '10'
13    size = 4;
14    signed = TRUE;
15  when '11'
16    memop = MemOp_PREFETCH;
17
18 offset = SignExtend(imm19:'00', 64);
  
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.


#### Operation

```

1 VirtualAddress base = VAFFromPCC(offset);
2 bits(64) address = VAddress(base);
3
4 bits(size*8) data;
5
6 case memop of
7   when MemOp_LOAD
8     VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_NORMAL);
9     data = Mem[address, size, AccType_NORMAL];
10    if signed then
11      X[t] = SignExtend(data, 64);
12    else
13      X[t] = data;
14
15   when MemOp_PREFETCH
16     Prefetch(address, t<4:0>);
  
```

### 4.2.118 LDRSW (register)

Load Register Signed Word (register) calculates an address from a base register value and an offset register value, loads a word from memory, sign-extends it to form a 64-bit value, and writes it to a register. The offset register value can be shifted left by 0 or 2 bits. For information about memory accesses, see *Load/Store addressing modes*.



```
LDRSW <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDRSW <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#2

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
```

```

12     regsize = if size == '11' then 64 else 32;
13     signed = FALSE;
14 else
15     if size == '11' then
16         memop = MemOp_PREFETCH;
17         if opc<0> == '1' then UNDEFINED;
18     else
19         // sign-extending load
20         memop = MemOp_LOAD;
21         if size == '10' && opc<0> == '1' then UNDEFINED;
22         regsize = if opc<0> == '1' then 32 else 64;
23         signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12     case c of
13         when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14         when Constraint_UNKNOWN    wb_unknown = TRUE; // writeback is UNKNOWN
15         when Constraint_UNDEF      UNDEFINED;
16         when Constraint_NOP        EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21     case c of
22         when Constraint_NONE      rt_unknown = FALSE; // value stored is original value
23         when Constraint_UNKNOWN   rt_unknown = TRUE; // value stored is UNKNOWN
24         when Constraint_UNDEF     UNDEFINED;
25         when Constraint_NOP       EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33     address = address + offset;
34
35 case memop of
36     when MemOp_STORE
37         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38         if rt_unknown then
39             data = bits(datasize) UNKNOWN;
40         else
41             data = X[t];
42             Mem[address, datasize DIV 8, acctype] = data;
43
44     when MemOp_LOAD
45         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46         data = Mem[address, datasize DIV 8, acctype];
47         if signed then
48             X[t] = SignExtend(data, regsize);
49         else
50             X[t] = ZeroExtend(data, regsize);
51
52     when MemOp_PREFETCH
53         address = VAddress(base);
54         Prefetch(address, t<4:0>);
55
56 if wback then
57     if wb_unknown then
58         base = VirtualAddress UNKNOWN;
59     else
60         base = VAAdd(base, offset);
61
62 BaseReg[n] = base;

```



### 4.2.119 LDSET, LDSETA, LDSETAL, LDSETL

Atomic bit set on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, LDSETA and LDSETAL load from memory with acquire semantics.
- LDSETL and LDSETAL store to memory with release semantics.
- LDSET has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STSET](#), [STSETL](#).

#### Integer (Armv8.1)



#### 32-bit LDSET (size == 10 && A == 0 && R == 0)

```
LDSET <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSET <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSETA (size == 10 && A == 1 && R == 0)

```
LDSETA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSETAL (size == 10 && A == 1 && R == 1)

```
LDSETAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSETL (size == 10 && A == 0 && R == 1)

```
LDSETL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSET (size == 11 && A == 0 && R == 0)

```
LDSET <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSET <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSETA (size == 11 && A == 1 && R == 0)

```
LDSETA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSETAL (size == 11 && A == 1 && R == 1)

```
LDSETAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDSETL (size == 11 && A == 0 && R == 1)

```
LDSETL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSET</a> , <a href="#">STSETL</a>	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```

### 4.2.120 LDSETB, LDSETAB, LDSETALB, LDSETLB

Atomic bit set on byte in memory atomically loads an 8-bit byte from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDSETAB and LDSETALB load from memory with acquire semantics.
- LDSETLB and LDSETALB store to memory with release semantics.
- LDSETB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STSETB](#), [STSETLB](#).

#### Integer (Armv8.1)



#### LDSETAB (A == 1 && R == 0)

```
LDSETAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSETALB (A == 1 && R == 1)

```
LDSETALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSETB (A == 0 && R == 0)

```
LDSETB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSETLB (A == 0 && R == 1)

```
LDSETLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSETB, STSETLB</a>	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

### 4.2.121 LDSETH, LDSETAH, LDSETALH, LDSETLH

Atomic bit set on halfword in memory atomically loads a 16-bit halfword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDSETAH and LDSETALH load from memory with acquire semantics.
- LDSETLH and LDSETALH store to memory with release semantics.
- LDSETH has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STSETH](#), [STSETLH](#).

#### Integer (Armv8.1)



#### LDSETAH (A == 1 && R == 0)

```
LDSETAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSETALH (A == 1 && R == 1)

```
LDSETALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSETH (A == 0 && R == 0)

```
LDSETH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSETLH (A == 0 && R == 1)

```
LDSETLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSETLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSETH, STSETLH</a>	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

## 4.2.122 LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL

Atomic signed maximum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, `LDSMAXA` and `LDSMAXAL` load from memory with acquire semantics.
- `LDSMAXL` and `LDSMAXAL` store to memory with release semantics.
- `LDSMAX` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias `STSMAX`, `STSMAXL`.

### Integer (Armv8.1)



#### 32-bit LDSMAX (size == 10 && A == 0 && R == 0)

```
LDSMAX <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAX <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSMAXA (size == 10 && A == 1 && R == 0)

```
LDSMAXA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSMAXAL (size == 10 && A == 1 && R == 1)

```
LDSMAXAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSMAXL (size == 10 && A == 0 && R == 1)

```
LDSMAXL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMAX (size == 11 && A == 0 && R == 0)

```
LDSMAX <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAX <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMAXA (size == 11 && A == 1 && R == 0)

```
LDSMAXA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMAXAL (size == 11 && A == 1 && R == 1)

```
LDSMAXAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDSMAXL (size == 11 && A == 0 && R == 1)

```
LDSMAXL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSMAX, STSMAXL</a>	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```



### 4.2.123 LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB

Atomic signed maximum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDSMAXAB and LDSMAXALB load from memory with acquire semantics.
- LDSMAXLB and LDSMAXALB store to memory with release semantics.
- LDSMAXB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STSMAXB, STSMAXLB](#).

#### Integer (Armv8.1)



#### LDSMAXAB (A == 1 && R == 0)

```
LDSMAXAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMAXALB (A == 1 && R == 1)

```
LDSMAXALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMAXB (A == 0 && R == 0)

```
LDSMAXB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMAXLB (A == 0 && R == 1)

```
LDSMAXLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```

1  if !HaveAtomicExt() then UNDEFINED;
2
3  integer t = UInt(Rt);
4  integer n = UInt(Rn);
5  integer s = UInt(Rs);
6
7  integer datasize = 8 << UInt(size);
8  integer regsize = if datasize == 64 then 64 else 32;
9  AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSMAXB, STSMAXB</a>	A == '0' && Rt == '111111'

### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
  
```

### 4.2.124 LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH

Atomic signed maximum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, `LDSMAXAH` and `LDSMAXALH` load from memory with acquire semantics.
- `LDSMAXLH` and `LDSMAXALH` store to memory with release semantics.
- `LDSMAXH` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias `STSMAXH, STSMAXLH`.

#### Integer (Armv8.1)



#### LDSMAXAH (A == 1 && R == 0)

```
LDSMAXAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMAXALH (A == 1 && R == 1)

```
LDSMAXALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMAXH (A == 0 && R == 0)

```
LDSMAXH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMAXLH (A == 0 && R == 1)

```
LDSMAXLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMAXLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSMAXH</a> , <a href="#">STSMAXLH</a>	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;  
2 bits(datasize) value;  
3 bits(datasize) data;  
4  
5 value = X[s];  
6  
7 VirtualAddress base = BaseReg[n];  
8 data = MemAtomic(base, op, value, ldacctype, stacctype);  
9  
10 if t != 31 then  
11     X[t] = ZeroExtend(data, regsize);
```

### 4.2.125 LDSMIN, LDSMINA, LDSMINAL, LDSMINL

Atomic signed minimum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, `LDSMINA` and `LDSMINAL` load from memory with acquire semantics.
- `LDSMINL` and `LDSMINAL` store to memory with release semantics.
- `LDSMIN` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias `STSMIN`, `STSMINL`.

#### Integer (Armv8.1)



#### 32-bit LDSMIN (size == 10 && A == 0 && R == 0)

```
LDSMIN <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMIN <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSMINA (size == 10 && A == 1 && R == 0)

```
LDSMINA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSMINAL (size == 10 && A == 1 && R == 1)

```
LDSMINAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDSMINL (size == 10 && A == 0 && R == 1)

```
LDSMINL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMIN (size == 11 && A == 0 && R == 0)

```
LDSMIN <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMIN <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMINA (size == 11 && A == 1 && R == 0)

```
LDSMINA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDSMINAL (size == 11 && A == 1 && R == 1)

```
LDSMINAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDSMINL (size == 11 && A == 0 && R == 1)

```

LDSMINL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDSMINL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1  if !HaveAtomicExt() then UNDEFINED;
2
3  integer t = UInt(Rt);
4  integer n = UInt(Rn);
5  integer s = UInt(Rs);
6
7  integer datasize = 8 << UInt(size);
8  integer regsize = if datasize == 64 then 64 else 32;
9  AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;

```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STSMIN, STSMINL	A == '0' && Rt == '11111'

### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);

```

### 4.2.126 LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB

Atomic signed minimum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, `LDSMINAB` and `LDSMINALB` load from memory with acquire semantics.
- `LDSMINLB` and `LDSMINALB` store to memory with release semantics.
- `LDSMINB` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias `STSMINB`, `STSMINLB`.

#### Integer (Armv8.1)



#### LDSMINAB (A == 1 && R == 0)

```
LDSMINAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINALB (A == 1 && R == 1)

```
LDSMINALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINB (A == 0 && R == 0)

```
LDSMINB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINLB (A == 0 && R == 1)

```
LDSMINLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STSMINB, STSMINLB	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```



### 4.2.127 LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH

Atomic signed minimum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, `LDSMINAH` and `LDSMINALH` load from memory with acquire semantics.
- `LDSMINLH` and `LDSMINALH` store to memory with release semantics.
- `LDSMINH` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias `STSMINH`, `STSMINLH`.

#### Integer (Armv8.1)



#### LDSMINAH (A == 1 && R == 0)

```
LDSMINAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINALH (A == 1 && R == 1)

```
LDSMINALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINH (A == 0 && R == 0)

```
LDSMINH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDSMINLH (A == 0 && R == 1)

```
LDSMINLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDSMINLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```

1  if !HaveAtomicExt() then UNDEFINED;
2
3  integer t = UInt(Rt);
4  integer n = UInt(Rn);
5  integer s = UInt(Rs);
6
7  integer datasize = 8 << UInt(size);
8  integer regsize = if datasize == 64 then 64 else 32;
9  AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;

```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">STSMINH</a> , <a href="#">STSMINLH</a>	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;  
2 bits(datasize) value;  
3 bits(datasize) data;  
4  
5 value = X[s];  
6  
7 VirtualAddress base = BaseReg[n];  
8 data = MemAtomic(base, op, value, ldacctype, stacctype);  
9  
10 if t != 31 then  
11     X[t] = ZeroExtend(data, regsize);
```


## 4.2.128 LDTR

Load Register (unprivileged) loads a word or doubleword from memory, and writes it to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



### 32-bit (size == 10)

```
LDTR <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTR <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
LDTR <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTR <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
17 if opc<1> == '0' then
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

18 // store or zero-extending load
19 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20 regsize = if size == '11' then 64 else 32;
21 signed = FALSE;
22 else
23   if size == '11' then
24     UNDEFINED;
25   else
26     // sign-extending load
27     memop = MemOp_LOAD;
28     if size == '10' && opc<0> == '1' then UNDEFINED;
29     regsize = if opc<0> == '1' then 32 else 64;
30     signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```


## 4.2.129 LDTRB

Load Register Byte (unprivileged) loads a byte from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
LDTRB <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTRB <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
17 if opc<1> == '0' then
18     // store or zero-extending load
19     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20     regsize = if size == '11' then 64 else 32;
21     signed = FALSE;
22 else
23     if size == '11' then
24         UNDEFINED;
25     else
26         // sign-extending load
```

```

27 memop = MemOp_LOAD;
28 if size == '10' && opc<0> == '1' then UNDEFINED;
29 regsize = if opc<0> == '1' then 32 else 64;
30 signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```


### 4.2.130 LDTRH

Load Register Halfword (unprivileged) loads a halfword from memory, zero-extends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
LDTRH <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTRH <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
17 if opc<1> == '0' then
18     // store or zero-extending load
19     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20     regsize = if size == '11' then 64 else 32;
21     signed = FALSE;
22 else
23     if size == '11' then
24         UNDEFINED;
25     else
26         // sign-extending load
```

```

27 memop = MemOp_LOAD;
28 if size == '10' && opc<0> == '1' then UNDEFINED;
29 regsize = if opc<0> == '1' then 32 else 64;
30 signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```




### 4.2.131 LDTRSB

Load Register Signed Byte (unprivileged) loads a byte from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDTRSB <Wt>, [<Xn|SP>{, #<simmm>}] // (PSTATE.C64 == '0')
```

```
LDTRSB <Wt>, [<Cn|CSP>{, #<simmm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDTRSB <Xt>, [<Xn|SP>{, #<simmm>}] // (PSTATE.C64 == '0')
```

```
LDTRSB <Xt>, [<Cn|CSP>{, #<simmm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <simmm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

17 if opc<1> == '0' then
18     // store or zero-extending load
19     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20     regsize = if size == '11' then 64 else 32;
21     signed = FALSE;
22 else
23     if size == '11' then
24         UNDEFINED;
25     else
26         // sign-extending load
27         memop = MemOp_LOAD;
28         if size == '10' && opc<0> == '1' then UNDEFINED;
29         regsize = if opc<0> == '1' then 32 else 64;
30         signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20        when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21        when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22        when Constraint_UNDEF UNDEFINED;
23        when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```


### 4.2.132 LDTRSH

Load Register Signed Halfword (unprivileged) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDTRSH <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTRSH <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDTRSH <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTRSH <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

17 if opc<1> == '0' then
18     // store or zero-extending load
19     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20     regsize = if size == '11' then 64 else 32;
21     signed = FALSE;
22 else
23     if size == '11' then
24         UNDEFINED;
25     else
26         // sign-extending load
27         memop = MemOp_LOAD;
28         if size == '10' && opc<0> == '1' then UNDEFINED;
29         regsize = if opc<0> == '1' then 32 else 64;
30         signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOW, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOW wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOW, Constraint_UNDEF, Constraint_NOP};
19     case c of
20        when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21        when Constraint_UNKNOW rt_unknown = TRUE; // value stored is UNKNOWN
22        when Constraint_UNDEF UNDEFINED;
23        when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```


### 4.2.133 LDTRSW

Load Register Signed Word (unprivileged) loads a word from memory, sign-extends it to 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
LDTRSW <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDTRSW <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;  
2 boolean postindex = FALSE;  
3 integer scale = UInt(size);  
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);  
2 integer t = UInt(Rt);  
3  
4 unpriv_at_el1 = PSTATE.EL == EL1;  
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';  
6  
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';  
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then  
9     acctype = AccType_UNPRIV;  
10 else  
11     acctype = AccType_NORMAL;  
12  
13 MemOp memop;  
14 boolean signed;  
15 integer regsize;  
16  
17 if opc<1> == '0' then  
18     // store or zero-extending load  
19     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;  
20     regsize = if size == '11' then 64 else 32;  
21     signed = FALSE;  
22 else  
23     if size == '11' then  
24         UNDEFINED;  
25     else  
26         // sign-extending load
```

```

27 memop = MemOp_LOAD;
28 if size == '10' && opc<0> == '1' then UNDEFINED;
29 regsize = if opc<0> == '1' then 32 else 64;
30 signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```

### 4.2.134 LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL

Atomic unsigned maximum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, LDUMAXA and LDUMAXAL load from memory with acquire semantics.
- LDUMAXL and LDUMAXAL store to memory with release semantics.
- LDUMAX has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STUMAX](#), [STUMAXL](#).

#### Integer (Armv8.1)



#### 32-bit LDUMAX (size == 10 && A == 0 && R == 0)

```
LDUMAX <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAX <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDUMAXA (size == 10 && A == 1 && R == 0)

```
LDUMAXA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDUMAXAL (size == 10 && A == 1 && R == 1)

```
LDUMAXAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDUMAXL (size == 10 && A == 0 && R == 1)

```
LDUMAXL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMAX (size == 11 && A == 0 && R == 0)

```
LDUMAX <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAX <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMAXA (size == 11 && A == 1 && R == 0)

```
LDUMAXA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMAXAL (size == 11 && A == 1 && R == 1)

```
LDUMAXAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDUMAXL (size == 11 && A == 0 && R == 1)

```
LDUMAXL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMAXL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STUMAX, STUMAXL	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```



### 4.2.135 LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB

Atomic unsigned maximum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDUMAXAB and LDUMAXALB load from memory with acquire semantics.
- LDUMAXLB and LDUMAXALB store to memory with release semantics.
- LDUMAXB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STUMAXB](#), [STUMAXLB](#).

#### Integer (Armv8.1)



#### LDUMAXAB (A == 1 && R == 0)

```
LDUMAXAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMAXALB (A == 1 && R == 1)

```
LDUMAXALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMAXB (A == 0 && R == 0)

```
LDUMAXB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMAXLB (A == 0 && R == 1)

```
LDUMAXLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STUMAXB, STUMAXLB	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

### 4.2.136 LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH

Atomic unsigned maximum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDUMAXAH and LDUMAXALH load from memory with acquire semantics.
- LDUMAXLH and LDUMAXALH store to memory with release semantics.
- LDUMAXH has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STUMAXH](#), [STUMAXLH](#).

#### Integer (Armv8.1)



#### LDUMAXAH (A == 1 && R == 0)

```
LDUMAXAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMAXALH (A == 1 && R == 1)

```
LDUMAXALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMAXH (A == 0 && R == 0)

```
LDUMAXH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMAXLH (A == 0 && R == 1)

```
LDUMAXLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMAXLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STUMAXH, STUMAXLH	A == '0' && Rt == '111111'

### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
  
```

### 4.2.137 LDUMIN, LDUMINA, LDUMINAL, LDUMINL

Atomic unsigned minimum on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not one of WZR or XZR, LDUMINA and LDUMINAL load from memory with acquire semantics.
- LDUMINL and LDUMINAL store to memory with release semantics.
- LDUMIN has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STUMIN](#), [STUMINL](#).

#### Integer (Armv8.1)



#### 32-bit LDUMIN (size == 10 && A == 0 && R == 0)

```
LDUMIN <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMIN <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDUMINA (size == 10 && A == 1 && R == 0)

```
LDUMINA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDUMINAL (size == 10 && A == 1 && R == 1)

```
LDUMINAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit LDUMINL (size == 10 && A == 0 && R == 1)

```
LDUMINL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMIN (size == 11 && A == 0 && R == 0)

```
LDUMIN <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMIN <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMINA (size == 11 && A == 1 && R == 0)

```
LDUMINA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit LDUMINAL (size == 11 && A == 1 && R == 1)

```
LDUMINAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

### 64-bit LDUMINL (size == 11 && A == 0 && R == 1)

```
LDUMINL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

LDUMINL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case op of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STUMIN, STUMINL	A == '0' && Rt == '111111'

### Operation

```
1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11   X[t] = ZeroExtend(data, regsize);
```

### 4.2.138 LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB

Atomic unsigned minimum on byte in memory atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDUMINAB and LDUMINALB load from memory with acquire semantics.
- LDUMINLB and LDUMINALB store to memory with release semantics.
- LDUMINB has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STUMINB, STUMINLB](#).

#### Integer (Armv8.1)



#### LDUMINAB (A == 1 && R == 0)

```
LDUMINAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMINALB (A == 1 && R == 1)

```
LDUMINALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMINB (A == 0 && R == 0)

```
LDUMINB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMINLB (A == 0 && R == 1)

```
LDUMINLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STUMINB, STUMINLB	A == '0' && Rt == '111111'

### Operation

```

1 bits(64) address;
2 bits(datasize) value;
3 bits(datasize) data;
4
5 value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```



### 4.2.139 LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH

Atomic unsigned minimum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.


- If the destination register is not WZR, LDUMINAH and LDUMINALH load from memory with acquire semantics.
- LDUMINLH and LDUMINALH store to memory with release semantics.
- LDUMINH has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This instruction is used by the alias [STUMINH](#), [STUMINLH](#).

#### Integer (Armv8.1)



#### LDUMINAH (A == 1 && R == 0)

```
LDUMINAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMINALH (A == 1 && R == 1)

```
LDUMINALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMINH (A == 0 && R == 0)

```
LDUMINH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### LDUMINLH (A == 0 && R == 1)

```
LDUMINLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDUMINLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '1111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
11 MemAtomicOp op;
12 case opc of
13   when '000' op = MemAtomicOp_ADD;
14   when '001' op = MemAtomicOp_BIC;
15   when '010' op = MemAtomicOp_EOR;
16   when '011' op = MemAtomicOp_ORR;
17   when '100' op = MemAtomicOp_SMAX;
18   when '101' op = MemAtomicOp_SMIN;
19   when '110' op = MemAtomicOp_UMAX;
20   when '111' op = MemAtomicOp_UMIN;
```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Alias Conditions

Alias	Is preferred when
STUMINH, STUMINLH	A == '0' && Rt == '111111'


### Operation

```

1  bits(64) address;
2  bits(datasize) value;
3  bits(datasize) data;
4
5  value = X[s];
6
7  VirtualAddress base = BaseReg[n];
8  data = MemAtomic(base, op, value, ldacctype, stacctype);
9
10 if t != 31 then
11     X[t] = ZeroExtend(data, regsize);
  
```

### 4.2.140 LDUR

Load Register (unscaled) calculates an address from a base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
LDUR <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDUR <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         memop = MemOp_PREFETCH;
16         if opc<0> == '1' then UNDEFINED;
17     else
18         // sign-extending load
19         memop = MemOp_LOAD;
20         if size == '10' && opc<0> == '1' then UNDEFINED;
21         regsize = if opc<0> == '1' then 32 else 64;
22         signed = TRUE;
23
24 integer datasize = 8 << scale;
```

#### Operation


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
1  bits(64) address;
2  bits(datasize) data;
3
4  boolean wb_unknown = FALSE;
5  boolean rt_unknown = FALSE;
6
7  if memop == MemOp_LOAD && wback && n == t && n != 31 then
8    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10   case c of
11     when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12     when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13     when Constraint_UNDEF UNDEFINED;
14     when Constraint_NOP EndOfInstruction();
15
16  if memop == MemOp_STORE && wback && n == t && n != 31 then
17    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19    case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25  VirtualAddress base;
26
27  base = BaseReg[n, memop == MemOp_PREFETCH];
28  address = VAddress(base);
29
30  if ! postindex then
31    address = address + offset;
32
33  case memop of
34    when MemOp_STORE
35      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36      if rt_unknown then
37        data = bits(datasize) UNKNOWN;
38      else
39        data = X[t];
40        Mem[address, datasize DIV 8, acctype] = data;
41
42    when MemOp_LOAD
43      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44      data = Mem[address, datasize DIV 8, acctype];
45      if signed then
46        X[t] = SignExtend(data, regsize);
47      else
48        X[t] = ZeroExtend(data, regsize);
49
50    when MemOp_PREFETCH
51      address = VAddress(base);
52      Prefetch(address, t<4:0>);
53
54  if wback then
55    if wb_unknown then
56      base = VirtualAddress UNKNOWN;
57    else
58      base = VAAdd(base, offset);
59
60  BaseReg[n] = base;
```

## 4.2.141 LDURB

Load Register Byte (unscaled) calculates an address from a base register and an immediate offset, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDURB <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURB <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         memop = MemOp_PREFETCH;
16         if opc<0> == '1' then UNDEFINED;
17     else
18         // sign-extending load
19         memop = MemOp_LOAD;
20         if size == '10' && opc<0> == '1' then UNDEFINED;
21         regsize = if opc<0> == '1' then 32 else 64;
22         signed = TRUE;
23
24 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```


```

10     case c of
11         when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12         when Constraint_UNKNOWNN wb_unknownn = TRUE; // writeback is UNKNOWNN
13         when Constraint_UNDEF UNDEFINED;
14         when Constraint_NOP EndOfInstruction();
15
16     if memop == MemOp_STORE && wback && n == t && n != 31 then
17         c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18         assert c IN {Constraint_NONE, Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
19         case c of
20             when Constraint_NONE rt_unknownn = FALSE; // value stored is original value
21             when Constraint_UNKNOWNN rt_unknownn = TRUE; // value stored is UNKNOWNN
22             when Constraint_UNDEF UNDEFINED;
23             when Constraint_NOP EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknownn then
37                 data = bits(datasize) UNKNOWNN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknownn then
56             base = VirtualAddress UNKNOWNN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;

```

## 4.2.142 LDURH

Load Register Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a halfword from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDURH <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURH <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        memop = MemOp_PREFETCH;
16        if opc<0> == '1' then UNDEFINED;
17    else
18        // sign-extending load
19        memop = MemOp_LOAD;
20        if size == '10' && opc<0> == '1' then UNDEFINED;
21        regsize = if opc<0> == '1' then 32 else 64;
22        signed = TRUE;
23
24 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
10     case c of
11         when Constraint_WBSUPPRESS wback = FALSE;           // writeback is suppressed
12         when Constraint_UNKNOWNN   wb_unknown = TRUE;       // writeback is UNKNOWNN
13         when Constraint_UNDEF      UNDEFINED;
14         when Constraint_NOP        EndOfInstruction();
15
16     if memop == MemOp_STORE && wback && n == t && n != 31 then
17         c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18         assert c IN {Constraint_NONE, Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
19         case c of
20             when Constraint_NONE     rt_unknownn = FALSE; // value stored is original value
21             when Constraint_UNKNOWNN  rt_unknownn = TRUE;  // value stored is UNKNOWNN
22             when Constraint_UNDEF     UNDEFINED;
23             when Constraint_NOP       EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknownn then
37                 data = bits(datasize) UNKNOWNN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWNN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;
```



### 4.2.143 LDURSB

Load Register Signed Byte (unscaled) calculates an address from a base register and an immediate offset, loads a signed byte from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDURSB <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURSB <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDURSB <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURSB <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        memop = MemOp_PREFETCH;
16        if opc<0> == '1' then UNDEFINED;
17    else
18        // sign-extending load
19        memop = MemOp_LOAD;
20        if size == '10' && opc<0> == '1' then UNDEFINED;
21        regsize = if opc<0> == '1' then 32 else 64;
22        signed = TRUE;
23
24 integer datasize = 8 << scale;
```

#### Operation


```

1  bits(64) address;
2  bits(datasize) data;
3
4  boolean wb_unknown = FALSE;
5  boolean rt_unknown = FALSE;
6
7  if memop == MemOp_LOAD && wback && n == t && n != 31 then
8    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10   case c of
11     when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12     when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13     when Constraint_UNDEF UNDEFINED;
14     when Constraint_NOP EndOfInstruction();
15
16  if memop == MemOp_STORE && wback && n == t && n != 31 then
17    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19    case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25  VirtualAddress base;
26
27  base = BaseReg[n, memop == MemOp_PREFETCH];
28  address = VAddress(base);
29
30  if ! postindex then
31    address = address + offset;
32
33  case memop of
34    when MemOp_STORE
35      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36      if rt_unknown then
37        data = bits(datasize) UNKNOWN;
38      else
39        data = X[t];
40        Mem[address, datasize DIV 8, acctype] = data;
41
42    when MemOp_LOAD
43      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44      data = Mem[address, datasize DIV 8, acctype];
45      if signed then
46        X[t] = SignExtend(data, regsize);
47      else
48        X[t] = ZeroExtend(data, regsize);
49
50    when MemOp_PREFETCH
51      address = VAddress(base);
52      Prefetch(address, t<4:0>);
53
54  if wback then
55    if wb_unknown then
56      base = VirtualAddress UNKNOWN;
57    else
58      base = VAAdd(base, offset);
59
60  BaseReg[n] = base;

```

### 4.2.144 LDURSH

Load Register Signed Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a signed halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (opc == 11)

```
LDURSH <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURSH <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
LDURSH <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURSH <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        memop = MemOp_PREFETCH;
16        if opc<0> == '1' then UNDEFINED;
17    else
18        // sign-extending load
19        memop = MemOp_LOAD;
20        if size == '10' && opc<0> == '1' then UNDEFINED;
21        regsize = if opc<0> == '1' then 32 else 64;
22        signed = TRUE;
23
24 integer datasize = 8 << scale;
```

#### Operation


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
1  bits(64) address;
2  bits(datasize) data;
3
4  boolean wb_unknown = FALSE;
5  boolean rt_unknown = FALSE;
6
7  if memop == MemOp_LOAD && wback && n == t && n != 31 then
8    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10   case c of
11     when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12     when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13     when Constraint_UNDEF UNDEFINED;
14     when Constraint_NOP EndOfInstruction();
15
16  if memop == MemOp_STORE && wback && n == t && n != 31 then
17    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19    case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25  VirtualAddress base;
26
27  base = BaseReg[n, memop == MemOp_PREFETCH];
28  address = VAddress(base);
29
30  if ! postindex then
31    address = address + offset;
32
33  case memop of
34    when MemOp_STORE
35      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36      if rt_unknown then
37        data = bits(datasize) UNKNOWN;
38      else
39        data = X[t];
40        Mem[address, datasize DIV 8, acctype] = data;
41
42    when MemOp_LOAD
43      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44      data = Mem[address, datasize DIV 8, acctype];
45      if signed then
46        X[t] = SignExtend(data, regsize);
47      else
48        X[t] = ZeroExtend(data, regsize);
49
50    when MemOp_PREFETCH
51      address = VAddress(base);
52      Prefetch(address, t<4:0>);
53
54  if wback then
55    if wb_unknown then
56      base = VirtualAddress UNKNOWN;
57    else
58      base = VAAdd(base, offset);
59
60  BaseReg[n] = base;
```

### 4.2.145 LDURSW

Load Register Signed Word (unscaled) calculates an address from a base register and an immediate offset, loads a signed word from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.



```
LDURSW <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDURSW <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        memop = MemOp_PREFETCH;
16        if opc<0> == '1' then UNDEFINED;
17    else
18        // sign-extending load
19        memop = MemOp_LOAD;
20        if size == '10' && opc<0> == '1' then UNDEFINED;
21        regsize = if opc<0> == '1' then 32 else 64;
22        signed = TRUE;
23
24 integer datasize = 8 << scale;
```

#### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
10     case c of
11         when Constraint_WBSUPPRESS wback = FALSE;           // writeback is suppressed
12         when Constraint_UNKNOWN    wb_unknown = TRUE;      // writeback is UNKNOWN
13         when Constraint_UNDEF      UNDEFINED;
14         when Constraint_NOP        EndOfInstruction();
15
16     if memop == MemOp_STORE && wback && n == t && n != 31 then
17         c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18         assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19         case c of
20             when Constraint_NONE    rt_unknown = FALSE;    // value stored is original value
21             when Constraint_UNKNOWN  rt_unknown = TRUE;     // value stored is UNKNOWN
22             when Constraint_UNDEF    UNDEFINED;
23             when Constraint_NOP      EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknown then
37                 data = bits(datasize) UNKNOWN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;
```

## 4.2.146 LDXP

Load Exclusive Pair of Registers derives an address from a base register value, loads two 32-bit words or two 64-bit doublewords from memory, and writes them to two registers. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and is single-copy atomic for each doubleword at doubleword granularity. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses see *Load/Store addressing modes*.



### 32-bit (sz == 0)

```
LDXP <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDXP <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

### 64-bit (sz == 1)

```
LDXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDXP <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = TRUE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 32 << UInt(sz);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDXP*.

### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

6  if memop == MemOp_LOAD && pair && t == t2 then
7      Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8      assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9      case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14  if memop == MemOp_STORE then
15      if s == t || (pair && s == t2) then
16          Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17          assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18          case c of
19             when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
20             when Constraint_NONE      rt_unknown = FALSE;    // store original value
21             when Constraint_UNDEF      UNDEFINED;
22             when Constraint_NOP        EndOfInstruction();
23          if s == n && n != 31 then
24              Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25              assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26              case c of
27                 when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
28                 when Constraint_NONE      rn_unknown = FALSE;    // address is original base
29                 when Constraint_UNDEF      UNDEFINED;
30                 when Constraint_NOP        EndOfInstruction();
31
32  VirtualAddress base;
33  if rn_unknown then
34      base = VirtualAddress UNKNOWN;
35  else
36      base = BaseReg[n];
37
38  bits(64) address = VAddress(base);
39
40  case memop of
41      when MemOp_STORE
42          VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43          if rt_unknown then
44              data = bits(datasize) UNKNOWN;
45          elsif pair then
46              bits(datasize DIV 2) e11 = X[t];
47              bits(datasize DIV 2) e12 = X[t2];
48              data = if BigEndian() then e11 : e12 else e12 : e11;
49          else
50              data = X[t];
51
52          bit status = '1';
53          // Check whether the Exclusives monitors are set to include the
54          // physical memory locations corresponding to virtual address
55          // range [address, address+dbytes-1].
56          if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57              // This atomic write will be rejected if it does not refer
58              // to the same physical locations after address translation.
59              Mem[address, dbytes, acctype] = data;
60              status = ExclusiveMonitorsStatus();
61          X[s] = ZeroExtend(status, 32);
62
63      when MemOp_LOAD
64          VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65          // Tell the Exclusives monitors to record a sequence of one or more atomic
66          // memory reads from virtual address range [address, address+dbytes-1].
67          // The Exclusives monitor will only be set if all the reads are from the
68          // same dbytes-aligned physical address, to allow for the possibility of
69          // an atomicity break if the translation is changed between reads.
70          AArch64.SetExclusiveMonitors(address, dbytes);
71
72          if pair then
73              if rt_unknown then
74                  // ConstrainedUNPREDICTABLE case
75                  X[t] = bits(datasize) UNKNOWN;    // In this case t = t2
76              elsif elsize == 32 then
77                  // 32-bit load exclusive pair (atomic)
78                  data = Mem[address, dbytes, acctype];
79                  if BigEndian() then
80                      X[t] = data<datasize-1:elsize>;
81                      X[t2] = data<elsize-1:0>;
82                  else
83                      X[t] = data<elsize-1:0>;
84                      X[t2] = data<datasize-1:elsize>;
85              else // elsize == 64
86                  // 64-bit load exclusive pair (not atomic),
87                  // but must be 128-bit aligned

```




## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92             X[t] = Mem[address + 0, 8, acctype];
93             X[t2] = Mem[address + 8, 8, acctype];
94         else
95             data = Mem[address, dbytes, acctype];
96             X[t] = ZeroExtend(data, regsize);
```

### 4.2.147 LDXR

Load Exclusive Register derives an address from a base register value, loads a 32-bit word or a 64-bit doubleword from memory, and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
LDXR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDXR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
LDXR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDXR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10         when Constraint_UNKNOWN rt_unknown = TRUE; // result is UNKNOWN
11         when Constraint_UNDEF UNDEFINED;
12         when Constraint_NOP EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19             when Constraint_UNKNOWN rt_unknown = TRUE; // store UNKNOWN value
20             when Constraint_NONE rt_unknown = FALSE; // store original value
21             when Constraint_UNDEF UNDEFINED;
22             when Constraint_NOP EndOfInstruction();
23     if s == n && n != 31 then
```


```

24 Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25 assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26 case c of
27   when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
28   when Constraint_NONE      rn_unknown = FALSE;    // address is original base
29   when Constraint_UNDEF     UNDEFINED;
30   when Constraint_NOP       EndOfInstruction();
31
32 VirtualAddress base;
33 if rn_unknown then
34   base = VirtualAddress UNKNOWN;
35 else
36   base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41   when MemOp_STORE
42     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43     if rt_unknown then
44       data = bits(datasize) UNKNOWN;
45     elsif pair then
46       bits(datasize DIV 2) e11 = X[t];
47       bits(datasize DIV 2) e12 = X[t2];
48       data = if BigEndian() then e11 : e12 else e12 : e11;
49     else
50       data = X[t];
51
52     bit status = '1';
53     // Check whether the Exclusives monitors are set to include the
54     // physical memory locations corresponding to virtual address
55     // range [address, address+dbytes-1].
56     if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57       // This atomic write will be rejected if it does not refer
58       // to the same physical locations after address translation.
59       Mem[address, dbytes, acctype] = data;
60       status = ExclusiveMonitorsStatus();
61       X[s] = ZeroExtend(status, 32);
62
63   when MemOp_LOAD
64     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65     // Tell the Exclusives monitors to record a sequence of one or more atomic
66     // memory reads from virtual address range [address, address+dbytes-1].
67     // The Exclusives monitor will only be set if all the reads are from the
68     // same dbytes-aligned physical address, to allow for the possibility of
69     // an atomicity break if the translation is changed between reads.
70     AArch64.SetExclusiveMonitors(address, dbytes);
71
72     if pair then
73       if rt_unknown then
74         // ConstrainedUNPREDICTABLE case
75         X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76       elsif elsize == 32 then
77         // 32-bit load exclusive pair (atomic)
78         data = Mem[address, dbytes, acctype];
79         if BigEndian() then
80           X[t] = data<datasize-1:elsize>;
81           X[t2] = data<elsize-1:0>;
82         else
83           X[t] = data<elsize-1:0>;
84           X[t2] = data<datasize-1:elsize>;
85       else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89           iswrite = FALSE;
90           secondstage = FALSE;
91           AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92           X[t] = Mem[address + 0, 8, acctype];
93           X[t2] = Mem[address + 8, 8, acctype];
94       else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);

```

## 4.2.148 LDXRB

Load Exclusive Register Byte derives an address from a base register value, loads a byte from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses see *Load/Store addressing modes*.



```
LDXRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDXRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10         when Constraint_UNKNOWN rt_unknown = TRUE; // result is UNKNOWN
11         when Constraint_UNDEF UNDEFINED;
12         when Constraint_NOP EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19             when Constraint_UNKNOWN rt_unknown = TRUE; // store UNKNOWN value
20             when Constraint_NONE rt_unknown = FALSE; // store original value
21             when Constraint_UNDEF UNDEFINED;
22             when Constraint_NOP EndOfInstruction();
23     if s == n && n != 31 then
24         Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26         case c of
27             when Constraint_UNKNOWN rn_unknown = TRUE; // address is UNKNOWN
28             when Constraint_NONE rn_unknown = FALSE; // address is original base
29             when Constraint_UNDEF UNDEFINED;
30             when Constraint_NOP EndOfInstruction();
31
32 VirtualAddress base;
```

Chapter 4. Instruction definitions  
4.2. Base instructions


```

33 if rn_unknown then
34     base = VirtualAddress UNKNOWN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknown then
44             data = bits(datasize) UNKNOWN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52         bit status = '1';
53         // Check whether the Exclusives monitors are set to include the
54         // physical memory locations corresponding to virtual address
55         // range [address, address+dbytes-1].
56         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57             // This atomic write will be rejected if it does not refer
58             // to the same physical locations after address translation.
59             Mem[address, dbytes, acctype] = data;
60             status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63     when MemOp_LOAD
64         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65         // Tell the Exclusives monitors to record a sequence of one or more atomic
66         // memory reads from virtual address range [address, address+dbytes-1].
67         // The Exclusives monitor will only be set if all the reads are from the
68         // same dbytes-aligned physical address, to allow for the possibility of
69         // an atomicity break if the translation is changed between reads.
70         AArch64.SetExclusiveMonitors(address, dbytes);
71
72         if pair then
73             if rt_unknown then
74                 // ConstrainedUNPREDICTABLE case
75                 X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76             elsif elsize == 32 then
77                 // 32-bit load exclusive pair (atomic)
78                 data = Mem[address, dbytes, acctype];
79                 if BigEndian() then
80                     X[t] = data<datasize-1:elsize>;
81                     X[t2] = data<elsize-1:0>;
82                 else
83                     X[t] = data<elsize-1:0>;
84                     X[t2] = data<datasize-1:elsize>;
85             else // elsize == 64
86                 // 64-bit load exclusive pair (not atomic),
87                 // but must be 128-bit aligned
88                 if address != Align(address, dbytes) then
89                     iswrite = FALSE;
90                     secondstage = FALSE;
91                     AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92                 X[t] = Mem[address + 0, 8, acctype];
93                 X[t2] = Mem[address + 8, 8, acctype];
94             else
95                 data = Mem[address, dbytes, acctype];
96                 X[t] = ZeroExtend(data, regsize);

```

### 4.2.149 LDXRH

Load Exclusive Register Halfword derives an address from a base register value, loads a halfword from memory, zero-extends it and writes it to a register. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See *Synchronization and semaphores*. For information about memory accesses see *Load/Store addressing modes*.



```
LDXRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
LDXRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE; // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19             when Constraint_UNKNOWN    rt_unknown = TRUE; // store UNKNOWN value
20             when Constraint_NONE      rt_unknown = FALSE; // store original value
21             when Constraint_UNDEF      UNDEFINED;
22             when Constraint_NOP        EndOfInstruction();
23     if s == n && n != 31 then
24         Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26         case c of
27             when Constraint_UNKNOWN    rn_unknown = TRUE; // address is UNKNOWN
28             when Constraint_NONE      rn_unknown = FALSE; // address is original base
29             when Constraint_UNDEF      UNDEFINED;
30             when Constraint_NOP        EndOfInstruction();
31
32 VirtualAddress base;
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

33 if rn_unknown then
34     base = VirtualAddress UNKNOWN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknown then
44             data = bits(datasize) UNKNOWN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52         bit status = '1';
53         // Check whether the Exclusives monitors are set to include the
54         // physical memory locations corresponding to virtual address
55         // range [address, address+dbytes-1].
56         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57             // This atomic write will be rejected if it does not refer
58             // to the same physical locations after address translation.
59             Mem[address, dbytes, acctype] = data;
60             status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63     when MemOp_LOAD
64         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65         // Tell the Exclusives monitors to record a sequence of one or more atomic
66         // memory reads from virtual address range [address, address+dbytes-1].
67         // The Exclusives monitor will only be set if all the reads are from the
68         // same dbytes-aligned physical address, to allow for the possibility of
69         // an atomicity break if the translation is changed between reads.
70         AArch64.SetExclusiveMonitors(address, dbytes);
71
72         if pair then
73             if rt_unknown then
74                 // ConstrainedUNPREDICTABLE case
75                 X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76             elsif elsize == 32 then
77                 // 32-bit load exclusive pair (atomic)
78                 data = Mem[address, dbytes, acctype];
79                 if BigEndian() then
80                     X[t] = data<datasize-1:elsize>;
81                     X[t2] = data<elsize-1:0>;
82                 else
83                     X[t] = data<elsize-1:0>;
84                     X[t2] = data<datasize-1:elsize>;
85             else // elsize == 64
86                 // 64-bit load exclusive pair (not atomic),
87                 // but must be 128-bit aligned
88                 if address != Align(address, dbytes) then
89                     iswrite = FALSE;
90                     secondstage = FALSE;
91                     AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92                 X[t] = Mem[address + 0, 8, acctype];
93                 X[t2] = Mem[address + 8, 8, acctype];
94             else
95                 data = Mem[address, dbytes, acctype];
96                 X[t] = ZeroExtend(data, regsize);


```

### 4.2.150 LSL (immediate)

Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This is an alias of **UBFM**. This means:

- The encodings in this description are named to match the encodings of **UBFM**.
- The description of **UBFM** gives the operational pseudocode for this instruction.



**32-bit (sf == 0 && N == 0 && imms != 011111)**

LSL <Wd>, <Wn>, #<shift>

is equivalent to

UBFM<Wd>, <Wn>, #(-<shift>MOD 32), #(31-<shift>)

and is the preferred disassembly when  $imms + 1 == immr$ .

**64-bit (sf == 1 && N == 1 && imms != 111111)**

LSL <Xd>, <Xn>, #<shift>

is equivalent to

UBFM<Xd>, <Xn>, #(-<shift>MOD 64), #(63-<shift>)

and is the preferred disassembly when  $imms + 1 == immr$ .

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <shift> For the 32-bit variant: is the shift amount, in the range 0 to 31.  
For the 64-bit variant: is the shift amount, in the range 0 to 63.

#### Operation

The description of **UBFM** gives the operational pseudocode for this instruction.




### 4.2.151 LSL (register)

Logical Shift Left (register) shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is left-shifted.

This is an alias of [LSLV](#). This means:

- The encodings in this description are named to match the encodings of [LSLV](#).
- The description of [LSLV](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

LSL <Wd>, <Wn>, <Wm>

is equivalent to

[LSLV](#)<Wd>, <Wn>, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

LSL <Xd>, <Xn>, <Xm>

is equivalent to

[LSLV](#)<Xd>, <Xn>, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.


#### Operation

The description of [LSLV](#) gives the operational pseudocode for this instruction.

### 4.2.152 LSLV

Logical Shift Left Variable shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is left-shifted.

This instruction is used by the alias [LSL \(register\)](#).



#### 32-bit (sf == 0)

```
LSLV <Wd>, <Wn>, <Wm>
```

#### 64-bit (sf == 1)

```
LSLV <Xd>, <Xn>, <Xm>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 ShiftType shift_type = DecodeShift(op2);
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

#### Operation


```
1 bits(datasize) result;
2 bits(datasize) operand2 = X[m];
3
4 result = ShiftReg(n, shift_type, UInt(operand2) MOD datasize);
5 X[d] = result;
```

### 4.2.153 LSR (immediate)

Logical Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This is an alias of [UBFM](#). This means:

- The encodings in this description are named to match the encodings of [UBFM](#).
- The description of [UBFM](#) gives the operational pseudocode for this instruction.



**32-bit (sf == 0 && N == 0 && immr == 011111)**

LSR <Wd>, <Wn>, #<shift>

is equivalent to

UBFM<Wd>, <Wn>, #<shift>, #31

and is always the preferred disassembly.

**64-bit (sf == 1 && N == 1 && immr == 111111)**

LSR <Xd>, <Xn>, #<shift>

is equivalent to

UBFM<Xd>, <Xn>, #<shift>, #63

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <shift> For the 32-bit variant: is the shift amount, in the range 0 to 31, encoded in the "immr" field.  
For the 64-bit variant: is the shift amount, in the range 0 to 63, encoded in the "immr" field.

#### Operation


The description of [UBFM](#) gives the operational pseudocode for this instruction.

### 4.2.154 LSR (register)

Logical Shift Right (register) shifts a register value right by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This is an alias of [LSRV](#). This means:

- The encodings in this description are named to match the encodings of [LSRV](#).
- The description of [LSRV](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

LSR <Wd>, <Wn>, <Wm>

is equivalent to

[LSRV](#)<Wd>, <Wn>, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

LSR <Xd>, <Xn>, <Xm>

is equivalent to

[LSRV](#)<Xd>, <Xn>, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.


#### Operation

The description of [LSRV](#) gives the operational pseudocode for this instruction.

### 4.2.155 LSRV

Logical Shift Right Variable shifts a register value right by a variable number of bits, shifting in zeros, and writes the result to the destination register. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is used by the alias [LSR \(register\)](#).



#### 32-bit (sf == 0)

LSRV <Wd>, <Wn>, <Wm>

#### 64-bit (sf == 1)

LSRV <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 ShiftType shift_type = DecodeShift(op2);
  
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

#### Operation


```

1 bits(datasize) result;
2 bits(datasize) operand2 = X[m];
3
4 result = ShiftReg(n, shift_type, UInt(operand2) MOD datasize);
5 X[d] = result;
  
```

## 4.2.156 MADD

Multiply-Add multiplies two register values, adds a third register value, and writes the result to the destination register.

This instruction is used by the alias [MUL](#).



### 32-bit (sf == 0)

MADD <Wd>, <Wn>, <Wm>, <Wa>

### 64-bit (sf == 1)

MADD <Xd>, <Xn>, <Xm>, <Xa>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);
5 integer destsize = if sf == '1' then 64 else 32;
6 integer datasize = destsize;
7 boolean sub_op = (o0 == '1');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Wa> Is the 32-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xa> Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">MUL</a>	Ra == '11111'

### Operation

```

1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bits(destsize) operand3 = X[a];
4
5 integer result;
6
7 if sub_op then
8     result = UInt(operand3) - (UInt(operand1) * UInt(operand2));
9 else
```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
10     result = UInt(operand3) + (UInt(operand1) * UInt(operand2));  
11  
12     X[d] = result<destsize-1:0>;
```

### 4.2.157 MNEG

Multiply-Negate multiplies two register values, negates the product, and writes the result to the destination register.

This is an alias of [MSUB](#). This means:

- The encodings in this description are named to match the encodings of [MSUB](#).
- The description of [MSUB](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

MNEG <Wd>, <Wn>, <Wm>

is equivalent to

[MSUB](#)<Wd>, <Wn>, <Wm>, WZR

and is always the preferred disassembly.

#### 64-bit (sf == 1)

MNEG <Xd>, <Xn>, <Xm>

is equivalent to

[MSUB](#)<Xd>, <Xn>, <Xm>, XZR

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

#### Operation

The description of [MSUB](#) gives the operational pseudocode for this instruction.




### 4.2.158 MOV (bitmask immediate)

Move (bitmask immediate) writes a bitmask immediate value to a register.

This is an alias of [ORR \(immediate\)](#). This means:

- The encodings in this description are named to match the encodings of [ORR \(immediate\)](#).
- The description of [ORR \(immediate\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

```
MOV <Wd|WSP>, #<imm>
```

is equivalent to

```
ORR<Wd|WSP>, WZR, #<imm>
```

and is the preferred disassembly when ! MoveWidePreferred(sf, N, imms, immr).

#### 64-bit (sf == 1)

```
MOV <Xd|SP>, #<imm>
```

is equivalent to

```
ORR<Xd|SP>, XZR, #<imm>
```

and is the preferred disassembly when ! MoveWidePreferred(sf, N, imms, immr).

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <imm> For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr", but excluding values which could be encoded by MOVZ or MOVN.  
 For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr", but excluding values which could be encoded by MOVZ or MOVN.

#### Operation


The description of [ORR \(immediate\)](#) gives the operational pseudocode for this instruction.

### 4.2.159 MOV (inverted wide immediate)

Move (inverted wide immediate) moves an inverted 16-bit immediate value to a register.

This is an alias of [MOVN](#). This means:

- The encodings in this description are named to match the encodings of [MOVN](#).
- The description of [MOVN](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && hw == 0x)

```
MOV <Wd>, #<imm>
```

is equivalent to

```
MOVN<Wd>, #<imm16>, LSL #<shift>
```

and is the preferred disassembly when ! (IsZero(imm16) && hw != '00') && ! IsOnes(imm16).

#### 64-bit (sf == 1)

```
MOV <Xd>, #<imm>
```

is equivalent to

```
MOVN<Xd>, #<imm16>, LSL #<shift>
```

and is the preferred disassembly when ! (IsZero(imm16) && hw != '00').

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <imm> For the 32-bit variant: is a 32-bit immediate, the bitwise inverse of which can be encoded in "imm16:hw", but excluding 0xffff0000 and 0x0000ffff  
For the 64-bit variant: is a 64-bit immediate, the bitwise inverse of which can be encoded in "imm16:hw".
- <shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.  
For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

#### Operation


The description of [MOVN](#) gives the operational pseudocode for this instruction.

### 4.2.160 MOV (register)

Move (register) copies the value in a source register to the destination register.

This is an alias of [ORR \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [ORR \(shifted register\)](#).
- The description of [ORR \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

MOV <Wd>, <Wm>

is equivalent to

[ORR](#)<Wd>, WZR, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

MOV <Xd>, <Xm>

is equivalent to

[ORR](#)<Xd>, XZR, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

#### Operation


The description of [ORR \(shifted register\)](#) gives the operational pseudocode for this instruction.

### 4.2.161 MOV (to/from SP)

Move between register and stack pointer:  $R_d = R_n$ .

This is an alias of [ADD \(immediate\)](#). This means:

- The encodings in this description are named to match the encodings of [ADD \(immediate\)](#).
- The description of [ADD \(immediate\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

MOV <Wd|WSP>, <Wn|WSP>

is equivalent to

ADD<Wd|WSP>, <Wn|WSP>, #0

and is the preferred disassembly when ( $R_d == '11111'$  ||  $R_n == '11111'$ ).

#### 64-bit (sf == 1)

MOV <Xd|SP>, <Xn|SP>

is equivalent to

ADD<Xd|SP>, <Xn|SP>, #0

and is the preferred disassembly when ( $R_d == '11111'$  ||  $R_n == '11111'$ ).

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

#### Operation


The description of [ADD \(immediate\)](#) gives the operational pseudocode for this instruction.

### 4.2.162 MOV (wide immediate)

Move (wide immediate) moves a 16-bit immediate value to a register.

This is an alias of [MOVZ](#). This means:

- The encodings in this description are named to match the encodings of [MOVZ](#).
- The description of [MOVZ](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && hw == 0x)

```
MOV <Wd>, #<imm>
```

is equivalent to

```
MOVZ<Wd>, #<imm16>, LSL #<shift>
```

and is the preferred disassembly when ! (IsZero(imm16) && hw != '00').

#### 64-bit (sf == 1)

```
MOV <Xd>, #<imm>
```

is equivalent to

```
MOVZ<Xd>, #<imm16>, LSL #<shift>
```

and is the preferred disassembly when ! (IsZero(imm16) && hw != '00').

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <imm> For the 32-bit variant: is a 32-bit immediate which can be encoded in "imm16:hw".  
For the 64-bit variant: is a 64-bit immediate which can be encoded in "imm16:hw".
- <shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.  
For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

#### Operation

The description of [MOVZ](#) gives the operational pseudocode for this instruction.

### 4.2.163 MOVK

Move wide with keep moves an optionally-shifted 16-bit immediate value into a register, keeping other bits unchanged.



#### 32-bit (sf == 0 && hw == 0x)

```
MOVK <Wd>, #<imm>{, LSL #<shift>}
```

#### 64-bit (sf == 1)

```
MOVK <Xd>, #<imm>{, LSL #<shift>}
```

```
1 integer d = UInt(Rd);
2 integer datasize = if sf == '1' then 64 else 32;
3 bits(16) imm = imm16;
4 integer pos;
5 MoveWideOp opcode;
6
7 case opc of
8     when '00' opcode = MoveWideOp_N;
9     when '10' opcode = MoveWideOp_Z;
10    when '11' opcode = MoveWideOp_K;
11    otherwise UNDEFINED;
12
13 if sf == '0' && hw<1> == '1' then UNDEFINED;
14 pos = UInt(hw:'0000');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <imm> Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.
- <shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.

For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.


#### Operation

```
1 bits(datasize) result;
2
3 if opcode == MoveWideOp_K then
4     result = X[d];
5 else
6     result = Zeros();
7
8 result<pos+15:pos> = imm;
9 if opcode == MoveWideOp_N then
10    result = NOT(result);
11 X[d] = result;
```

### 4.2.164 MOVN

Move wide with NOT moves the inverse of an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias [MOV \(inverted wide immediate\)](#).



#### 32-bit (sf == 0 && hw == 0x)

```
MOVN <Wd>, #<imm>{, LSL #<shift>}
```

#### 64-bit (sf == 1)

```
MOVN <Xd>, #<imm>{, LSL #<shift>}
```

```
1 integer d = UInt(Rd);
2 integer datasize = if sf == '1' then 64 else 32;
3 bits(16) imm = imm16;
4 integer pos;
5 MoveWideOp opcode;
6
7 case opc of
8     when '00' opcode = MoveWideOp_N;
9     when '10' opcode = MoveWideOp_Z;
10    when '11' opcode = MoveWideOp_K;
11    otherwise UNDEFINED;
12
13 if sf == '0' && hw<1> == '1' then UNDEFINED;
14 pos = UInt(hw:'0000');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <imm> Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.
- <shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.

For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

#### Alias Conditions

Alias	Of variant	Is preferred when
<a href="#">MOV (inverted wide immediate)</a>	64-bit	! (IsZero(imm16) && hw != '00')
<a href="#">MOV (inverted wide immediate)</a>	32-bit	! (IsZero(imm16) && hw != '00') && ! IsOnes(imm16)


#### Operation

```
1 bits(datasize) result;
2
3 if opcode == MoveWideOp_K then
4     result = X[d];
5 else
6     result = Zeros();
7
8 result<pos+15:pos> = imm;
9 if opcode == MoveWideOp_N then
10    result = NOT(result);
11 X[d] = result;
```

## 4.2.165 MOVZ

Move wide with zero moves an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias [MOV \(wide immediate\)](#).



### 32-bit (sf == 0 && hw == 0x)

```
MOVZ <Wd>, #<imm>{, LSL #<shift>}
```

### 64-bit (sf == 1)

```
MOVZ <Xd>, #<imm>{, LSL #<shift>}
```

```
1 integer d = UInt(Rd);
2 integer datasize = if sf == '1' then 64 else 32;
3 bits(16) imm = imm16;
4 integer pos;
5 MoveWideOp opcode;
6
7 case opc of
8     when '00' opcode = MoveWideOp_N;
9     when '10' opcode = MoveWideOp_Z;
10    when '11' opcode = MoveWideOp_K;
11    otherwise UNDEFINED;
12
13 if sf == '0' && hw<1> == '1' then UNDEFINED;
14 pos = UInt(hw:'0000');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <imm> Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.
- <shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.  
For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

### Alias Conditions

Alias	Is preferred when
<a href="#">MOV (wide immediate)</a>	! (IsZero(imm16) && hw != '00')


### Operation

```
1 bits(datasize) result;
2
3 if opcode == MoveWideOp_K then
4     result = X[d];
5 else
6     result = Zeros();
7
8 result<pos+15:pos> = imm;
9 if opcode == MoveWideOp_N then
10    result = NOT(result);
11 X[d] = result;
```



### 4.2.166 MRS

Move System Register allows the PE to read an AArch64 System register into a general-purpose register.



```
MRS <Xt>, (<systemreg>|S<op0>_<op1>_<Cn>_<Cm>_<op2>)

1  AArch64.CheckSystemAccess('1':o0, op1, CRn, CRm, op2, Rt, L);
2
3  integer t = UInt(Rt);
4
5  integer sys_op0 = 2 + UInt(o0);
6  integer sys_op1 = UInt(op1);
7  integer sys_op2 = UInt(op2);
8  integer sys_crn = UInt(CRn);
9  integer sys_crm = UInt(CRm);
10 boolean read = (L == '1');
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.
- <systemreg> Is a System register name, encoded in the "o0:op1:CRn:CRm:op2". The System register names are defined in 'AArch64 System Registers' in the System Register XML.
- <op0> Is an unsigned immediate, encoded in "o0":
 

o0	<op0>
0	2
1	3
- <op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- <Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.
- <Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

#### Operation


```
1  if read then
2      X[t] = AArch64.SysRegRead(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
3  else
4      AArch64.SysRegWrite(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, X[t]);
```

### 4.2.167 MSR (immediate)

Move immediate value to Special Register moves an immediate value to selected bits of the PSTATE. For more information, see *Process state, PSTATE*.

The bits that can be written by this instruction are:

- PSTATE.D, PSTATE.A, PSTATE.I, PSTATE.F, and PSTATE.SP.
- If *FEAT\_SSBS* is implemented, PSTATE.SSBS.
- If *FEAT\_PAN* is implemented, PSTATE.PAN.
- If *FEAT\_UAO* is implemented, PSTATE.UAO.



MSR <pstatefield>, #<imm>

```

1  AArch64.CheckSystemAccess('00', op1, '0100', CRm, op2, '11111', '0');
2
3  bits(4) operand = CRm;
4  PSTATEField field;
5  case op1:op2 of
6      when '000 011'
7          if !HaveUAOExt() then
8              UNDEFINED;
9          field = PSTATEField_UAO;
10     when '000 100'
11         if !HavePANExt() then
12             UNDEFINED;
13         field = PSTATEField_PAN;
14     when '000 101' field = PSTATEField_SP;
15     when '011 110' field = PSTATEField_DAIFSet;
16     when '011 111' field = PSTATEField_DAIFClr;
17     when '011 001'
18         if !HaveSSBSExt() then
19             UNDEFINED;
20         field = PSTATEField_SSBS;
21     otherwise      UNDEFINED;
22
23 // Check that an AArch64 MSR/MRS access to the DAIF flags is permitted
24 if PSTATE.EL == EL0 && field IN {PSTATEField_DAIFSet, PSTATEField_DAIFClr} then
25     if !ELUsingAArch32(EL1) && ((EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') || SCTLR_EL1.UMA == '0') then
26         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
27             AArch64.SystemAccessTrap(EL2, 0x18);
28         else
29             AArch64.SystemAccessTrap(EL1, 0x18);

```

#### Assembler Symbols

<pstatefield> Is a PSTATE field name, encoded in "op1:op2":

op1	op2	<pstatefield>	Architectural Feature
000	00x	RESERVED	—
000	010	RESERVED	—
000	011	UAO	FEAT_UAO
000	100	PAN	FEAT_PAN
000	101	SPSel	—
000	11x	RESERVED	—
001	xxx	RESERVED	—
010	xxx	RESERVED	—
011	0xx	RESERVED	—
011	10x	RESERVED	—
011	110	DAIFSet	—
011	111	DAIFClr	—
1xx	xxx	RESERVED	—


<imm> Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

### Operation

```
1 case field of
2   when PSTATEfield_SSBS
3     PSTATE.SSBS = operand<0>;
4   when PSTATEfield_SP
5     PSTATE.SP = operand<0>;
6   when PSTATEfield_DAIFFSet
7     PSTATE.D = PSTATE.D OR operand<3>;
8     PSTATE.A = PSTATE.A OR operand<2>;
9     PSTATE.I = PSTATE.I OR operand<1>;
10    PSTATE.F = PSTATE.F OR operand<0>;
11  when PSTATEfield_DAIFFClr
12    PSTATE.D = PSTATE.D AND NOT(operand<3>);
13    PSTATE.A = PSTATE.A AND NOT(operand<2>);
14    PSTATE.I = PSTATE.I AND NOT(operand<1>);
15    PSTATE.F = PSTATE.F AND NOT(operand<0>);
16  when PSTATEfield_PAN
17    PSTATE.PAN = operand<0>;
18  when PSTATEfield_UAO
19    PSTATE.UAO = operand<0>;
```

### 4.2.168 MSR (register)

Move general-purpose register to System Register allows the PE to write an AArch64 System register from a general-purpose register.



MSR (<systemreg>|S<op0>\_<op1>\_<Cn>\_<Cm>\_<op2>), <Xt>

```

1 AArch64.CheckSystemAccess('1':o0, op1, CRn, CRm, op2, Rt, L);
2
3 integer t = UInt(Rt);
4
5 integer sys_op0 = 2 + UInt(o0);
6 integer sys_op1 = UInt(op1);
7 integer sys_op2 = UInt(op2);
8 integer sys_crn = UInt(CRn);
9 integer sys_crm = UInt(CRm);
10 boolean read = (L == '1');
```

#### Assembler Symbols

<systemreg> Is a System register name, encoded in the "o0:op1:CRn:CRm:op2". The System register names are defined in 'AArch64 System Registers' in the System Register XML.

<op0> Is an unsigned immediate, encoded in "o0":

o0	<op0>
0	2
1	3

<op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.

<Xt> Is the 64-bit name of the general-purpose source register, encoded in the "Rt" field.

#### Operation


```

1 if read then
2     X[t] = AArch64.SysRegRead(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
3 else
4     AArch64.SysRegWrite(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, X[t]);
```

### 4.2.169 MSUB

Multiply-Subtract multiplies two register values, subtracts the product from a third register value, and writes the result to the destination register.

This instruction is used by the alias [MNEG](#).



#### 32-bit (sf == 0)

```
MSUB <Wd>, <Wn>, <Wm>, <Wa>
```

#### 64-bit (sf == 1)

```
MSUB <Xd>, <Xn>, <Xm>, <Xa>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);
5 integer destsize = if sf == '1' then 64 else 32;
6 integer datasize = destsize;
7 boolean sub_op = (o0 == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Wa> Is the 32-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xa> Is the 64-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.

#### Alias Conditions

Alias	Is preferred when
MNEG	Ra == '11111'

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bits(destsize) operand3 = X[a];
4
5 integer result;
6
7 if sub_op then
8     result = UInt(operand3) - (UInt(operand1) * UInt(operand2));
9 else
```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
10     result = UInt(operand3) + (UInt(operand1) * UInt(operand2));  
11  
12     X[d] = result<destsize-1:0>;
```

## 4.2.170 MUL

**Multiply:**  $Rd = Rn * Rm$ .

This is an alias of [MADD](#). This means:

- The encodings in this description are named to match the encodings of [MADD](#).
- The description of [MADD](#) gives the operational pseudocode for this instruction.



### 32-bit (sf == 0)

MUL <Wd>, <Wn>, <Wm>

is equivalent to

MADD<Wd>, <Wn>, <Wm>, WZR

and is always the preferred disassembly.

### 64-bit (sf == 1)

MUL <Xd>, <Xn>, <Xm>

is equivalent to

MADD<Xd>, <Xn>, <Xm>, XZR

and is always the preferred disassembly.

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

### Operation


The description of [MADD](#) gives the operational pseudocode for this instruction.

### 4.2.171 MVN

Bitwise NOT writes the bitwise inverse of a register value to the destination register.

This is an alias of [ORN \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [ORN \(shifted register\)](#).
- The description of [ORN \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
MVN <Wd>, <Wm>{, <shift>#<amount>}
```

is equivalent to

```
ORN<Wd>, WZR, <Wm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
MVN <Xd>, <Xm>{, <shift>#<amount>}
```

is equivalent to

```
ORN<Xd>, XZR, <Xm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation

The description of [ORN \(shifted register\)](#) gives the operational pseudocode for this instruction.




### 4.2.172 NEG (shifted register)

Negate (shifted register) negates an optionally-shifted register value, and writes the result to the destination register.

This is an alias of [SUB \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [SUB \(shifted register\)](#).
- The description of [SUB \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

NEG <Wd>, <Wm>{, <shift>#<amount>}

is equivalent to

SUB<Wd>, WZR, <Wm>{, <shift>#<amount>}

and is always the preferred disassembly.

#### 64-bit (sf == 1)

NEG <Xd>, <Xm>{, <shift>#<amount>}

is equivalent to

SUB<Xd>, XZR, <Xm>{, <shift>#<amount>}

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Operation


The description of [SUB \(shifted register\)](#) gives the operational pseudocode for this instruction.

### 4.2.173 NEGS

Negate, setting flags, negates an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This is an alias of [SUBS \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [SUBS \(shifted register\)](#).
- The description of [SUBS \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
NEGS <Wd>, <Wm>{, <shift>#<amount>}
```

is equivalent to

```
SUBS<Wd>, WZR, <Wm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
NEGS <Xd>, <Xm>{, <shift>#<amount>}
```

is equivalent to

```
SUBS<Xd>, XZR, <Xm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Operation


The description of [SUBS \(shifted register\)](#) gives the operational pseudocode for this instruction.

### 4.2.174 NGC

Negate with Carry negates the sum of a register value and the value of NOT (Carry flag), and writes the result to the destination register.

This is an alias of [SBC](#). This means:

- The encodings in this description are named to match the encodings of [SBC](#).
- The description of [SBC](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

NGC <Wd>, <Wm>

is equivalent to

SBC<Wd>, WZR, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

NGC <Xd>, <Xm>

is equivalent to

SBC<Xd>, XZR, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

#### Operation


The description of [SBC](#) gives the operational pseudocode for this instruction.

### 4.2.175 NGCS

Negate with Carry, setting flags, negates the sum of a register value and the value of NOT (Carry flag), and writes the result to the destination register. It updates the condition flags based on the result.

This is an alias of [SBCS](#). This means:

- The encodings in this description are named to match the encodings of [SBCS](#).
- The description of [SBCS](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

NGCS <Wd>, <Wm>

is equivalent to

[SBCS](#)<Wd>, WZR, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

NGCS <Xd>, <Xm>

is equivalent to

[SBCS](#)<Xd>, XZR, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wm> Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xm> Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.


#### Operation

The description of [SBCS](#) gives the operational pseudocode for this instruction.

## 4.2.176 NOP

No Operation does nothing, other than advance the value of the program counter by 4. This instruction can be used for instruction alignment purposes.

The timing effects of including a `NOP` instruction in a program are not guaranteed. It can increase execution time, leave it unchanged, or even reduce it. Therefore, `NOP` instructions are not suitable for timing loops.



NOP

```

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11     if !HaveRASExt() then EndOfInstruction(); // Instruction executes as NOP
12     op = SystemHintOp_ESB;
13  when '0010 001'
14     if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15     op = SystemHintOp_PSB;
16  when '0010 100'
17     op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction(); // Instruction executes as NOP

```

### Operation

```

1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then
23        // Check for traps described by the OS which may be EL1 or EL2.
24        AArch64.CheckForWFXTrap(EL1, FALSE);
25        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26          // Check for traps described by the Hypervisor.
27          AArch64.CheckForWFXTrap(EL2, FALSE);
28        if HaveEL(EL3) && PSTATE.EL != EL3 then
29          // Check for traps described by the Secure Monitor.
30          AArch64.CheckForWFXTrap(EL3, FALSE);
31        WaitForInterrupt();
32
33   when SystemHintOp_SEV
34     SendEvent();
35
36   when SystemHintOp_SEVL
37     SendEventLocal();
38
39   when SystemHintOp_ESB
40     SynchronizeErrors();

```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
41     AArch64.ESSBOperation();
42     if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESSBOperation();
43     TakeUnmaskedSErrorInterrupts();
44
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier();
50
51     otherwise // do nothing
```

### 4.2.177 ORN (shifted register)

Bitwise OR NOT (shifted register) performs a bitwise (inclusive) OR of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register.

This instruction is used by the alias [MVN](#).



#### 32-bit (sf == 0)

ORN <Wd>, <Wn>, <Wm>{, <shift>#<amount>}

#### 64-bit (sf == 1)

ORN <Xd>, <Xn>, <Xm>{, <shift>#<amount>}

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case opc of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Alias Conditions

Alias	Is preferred when
<a href="#">MVN</a>	Rn == '11111'

### Operation


```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;
8   when LogicalOp_ORR result = operand1 OR operand2;
9   when LogicalOp_EOR result = operand1 EOR operand2;
10
11 if setflags then
12   PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
13
14 X[d] = result;
```



### 4.2.178 ORR (immediate)

Bitwise OR (immediate) performs a bitwise (inclusive) OR of a register value and an immediate register value, and writes the result to the destination register.

This instruction is used by the alias [MOV \(bitmask immediate\)](#).



#### 32-bit (sf == 0 && N == 0)

ORR <Wd|WSP>, <Wn>, #<imm>

#### 64-bit (sf == 1)

ORR <Xd|SP>, <Xn>, #<imm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean setflags;
5 LogicalOp op;
6 case op of
7   when '00' op = LogicalOp_AND; setflags = FALSE;
8   when '01' op = LogicalOp_ORR; setflags = FALSE;
9   when '10' op = LogicalOp_EOR; setflags = FALSE;
10  when '11' op = LogicalOp_AND; setflags = TRUE;
11
12 bits(datasize) imm;
13 if sf == '0' && N != '0' then UNDEFINED;
14 (imm, -) = DecodeBitMasks(N, imms, immr, TRUE);

```

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".  
For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

#### Alias Conditions

Alias	Is preferred when
<a href="#">MOV (bitmask immediate)</a>	Rn == '11111' && ! <a href="#">MoveWidePreferred</a> (sf, N, imms, immr)

#### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = imm;
4
5 case op of
6   when LogicalOp_AND result = operand1 AND operand2;
7   when LogicalOp_ORR result = operand1 OR operand2;
8   when LogicalOp_EOR result = operand1 EOR operand2;
9
10 if setflags then

```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
11     PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
12
13     if d == 31 && !setflags then
14         SP[] = result;
15     else
16         X[d] = result;
```

### 4.2.179 ORR (shifted register)

Bitwise OR (shifted register) performs a bitwise (inclusive) OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

This instruction is used by the alias [MOV \(register\)](#).



#### 32-bit (sf == 0)

```
ORR <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
ORR <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean setflags;
6 LogicalOp op;
7 case opc of
8   when '00' op = LogicalOp_AND; setflags = FALSE;
9   when '01' op = LogicalOp_ORR; setflags = FALSE;
10  when '10' op = LogicalOp_EOR; setflags = FALSE;
11  when '11' op = LogicalOp_AND; setflags = TRUE;
12
13 if sf == '0' && imm6<5> == '1' then UNDEFINED;
14
15 ShiftType shift_type = DecodeShift(shift);
16 integer shift_amount = UInt(imm6);
17 boolean invert = (N == '1');
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Alias Conditions

Alias	Is preferred when

<b>MOV (register)</b>	shift == '00' && imm6 == '000000' && Rn == '11111'
-----------------------	--

### Operation


```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
3
4 if invert then operand2 = NOT(operand2);
5
6 case op of
7   when LogicalOp_AND result = operand1 AND operand2;
8   when LogicalOp_ORR result = operand1 OR operand2;
9   when LogicalOp_EOR result = operand1 EOR operand2;
10
11 if setflags then
12   PSTATE.<N,Z,C,V> = result<datasize-1>:IsZeroBit(result):'00';
13
14 X[d] = result;
```

### 4.2.180 PRFM (immediate)

Prefetch Memory (immediate) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an `PRFM` instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see *Load/Store addressing modes*.



```
PRFM (<prfop>|#<imm5>), [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
PRFM (<prfop>|#<imm5>), [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

#### Assembler Symbols

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

##### PLD

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

##### PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

##### PST

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

##### L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

##### L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

##### L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.

<policy> is one of:

##### KEEP

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

##### STRM

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

- <imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <pimm> Is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         memop = MemOp_PREFETCH;
16         if opc<0> == '1' then UNDEFINED;
17     else
18         // sign-extending load
19         memop = MemOp_LOAD;
20         if size == '10' && opc<0> == '1' then UNDEFINED;
21         regsize = if opc<0> == '1' then 32 else 64;
22         signed = TRUE;
23
24 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22         when Constraint_UNDEF UNDEFINED;
23         when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of

```


```
34  when MemOp_STORE
35      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36      if rt_unknown then
37          data = bits(datasize) UNKNOWN;
38      else
39          data = X[t];
40          Mem[address, datasize DIV 8, acctype] = data;
41
42  when MemOp_LOAD
43      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44      data = Mem[address, datasize DIV 8, acctype];
45      if signed then
46          X[t] = SignExtend(data, regsize);
47      else
48          X[t] = ZeroExtend(data, regsize);
49
50  when MemOp_PREFETCH
51      address = VAddress(base);
52      Prefetch(address, t<4:0>);
53
54  if wback then
55      if wb_unknown then
56          base = VirtualAddress UNKNOWN;
57      else
58          base = VAAdd(base,offset);
59
60      BaseReg[n] = base;
```

### 4.2.181 PRFM (literal)

Prefetch Memory (literal) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an `PRFM` instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see *Load/Store addressing modes*.



```
PRFM (<prfop>|#<imm5>), <label>
```

```

1 integer t = UInt(Rt);
2 MemOp memop = MemOp_LOAD;
3 boolean signed = FALSE;
4 integer size;
5 bits(64) offset;
6
7 case opc of
8     when '00'
9         size = 4;
10    when '01'
11        size = 8;
12    when '10'
13        size = 4;
14        signed = TRUE;
15    when '11'
16        memop = MemOp_PREFETCH;
17
18 offset = SignExtend(imm19:'00', 64);

```

#### Assembler Symbols

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

#### PLD

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

#### PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

#### PST

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

#### L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

#### L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

#### L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.

<policy> is one of:



### KEEP

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

### STRM

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

<imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.

<label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

### Operation


```
1 VirtualAddress base = VAFromPCC(offset);
2 bits(64) address = VAddress(base);
3
4 bits(size*8) data;
5
6 case memop of
7   when MemOp_LOAD
8     VACheckAddress(base, address, size, CAP_PERM_LOAD, AccType_NORMAL);
9     data = Mem[address, size, AccType_NORMAL];
10    if signed then
11      X[t] = SignExtend(data, 64);
12    else
13      X[t] = data;
14
15  when MemOp_PREFETCH
16    Prefetch(address, t<4:0>);
```

### 4.2.182 PRFM (register)

Prefetch Memory (register) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an `PRFM` instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see *Load/Store addressing modes*.



```
PRFM (<prfop>|#<imm5>), [<Xn|SP>, (<Wm|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
PRFM (<prfop>|#<imm5>), [<Cn|CSP>, (<Wm|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

##### PLD

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

##### PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

##### PST

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

##### L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

##### L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

##### L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.

<policy> is one of:

##### KEEP

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

## STRM

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

- <imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#3

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10     // store or zero-extending load
11     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12     regsize = if size == '11' then 64 else 32;
13     signed = FALSE;
14 else
15     if size == '11' then
16         memop = MemOp_PREFETCH;
17         if opc<0> == '1' then UNDEFINED;
18     else
19         // sign-extending load
20         memop = MemOp_LOAD;
21         if size == '10' && opc<0> == '1' then UNDEFINED;
22         regsize = if opc<0> == '1' then 32 else 64;
23         signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2

```

```

3  bits(64) address;
4  bits(datasize) data;
5
6  boolean wb_unknown = FALSE;
7  boolean rt_unknown = FALSE;
8
9  if memop == MemOp_LOAD && wback && n == t && n != 31 then
10     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12     case c of
13         when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14         when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15         when Constraint_UNDEF UNDEFINED;
16         when Constraint_NOP EndOfInstruction();
17
18  if memop == MemOp_STORE && wback && n == t && n != 31 then
19     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21     case c of
22         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
24         when Constraint_UNDEF UNDEFINED;
25         when Constraint_NOP EndOfInstruction();
26
27  VirtualAddress base;
28
29  base = BaseReg[n, memop == MemOp_PREFETCH];
30  address = VAddress(base);
31
32  if ! postindex then
33     address = address + offset;
34
35  case memop of
36     when MemOp_STORE
37         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38         if rt_unknown then
39             data = bits(datasize) UNKNOWN;
40         else
41             data = X[t];
42             Mem[address, datasize DIV 8, acctype] = data;
43
44     when MemOp_LOAD
45         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46         data = Mem[address, datasize DIV 8, acctype];
47         if signed then
48             X[t] = SignExtend(data, regsize);
49         else
50             X[t] = ZeroExtend(data, regsize);
51
52     when MemOp_PREFETCH
53         address = VAddress(base);
54         Prefetch(address, t<4:0>);
55
56  if wback then
57     if wb_unknown then
58         base = VirtualAddress UNKNOWN;
59     else
60         base = VAAdd(base, offset);
61
62  BaseReg[n] = base;


```

### 4.2.183 PRFUM

Prefetch Memory (unscaled offset) signals the memory system that data memory accesses from a specified address are likely to occur in the near future. The memory system can respond by taking actions that are expected to speed up the memory accesses when they do occur, such as preloading the cache line containing the specified address into one or more caches.

The effect of an `PRFUM` instruction is IMPLEMENTATION DEFINED. For more information, see *Prefetch memory*.

For information about memory accesses, see *Load/Store addressing modes*.



```
PRFUM (<prfop>|#<imm5>), [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
PRFUM (<prfop>|#<imm5>), [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

<prfop> Is the prefetch operation, defined as <type><target><policy>. <type> is one of:

##### PLD

Prefetch for load, encoded in the "Rt<4:3>" field as 0b00.

##### PLI

Preload instructions, encoded in the "Rt<4:3>" field as 0b01.

##### PST

Prefetch for store, encoded in the "Rt<4:3>" field as 0b10.

<target> is one of:

##### L1

Level 1 cache, encoded in the "Rt<2:1>" field as 0b00.

##### L2

Level 2 cache, encoded in the "Rt<2:1>" field as 0b01.

##### L3

Level 3 cache, encoded in the "Rt<2:1>" field as 0b10.

<policy> is one of:

##### KEEP

Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt<0>" field as 0.

##### STRM

Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt<0>" field as 1.

For more information on these prefetch operations, see *Prefetch memory*. For other encodings of the "Rt" field, use <imm5>.

- <imm5> Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field. This syntax is only for encodings that are not accessible using <prfop>.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         memop = MemOp_PREFETCH;
16         if opc<0> == '1' then UNDEFINED;
17     else
18         // sign-extending load
19         memop = MemOp_LOAD;
20         if size == '10' && opc<0> == '1' then UNDEFINED;
21         regsize = if opc<0> == '1' then 32 else 64;
22         signed = TRUE;
23
24 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20        when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21        when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22        when Constraint_UNDEF UNDEFINED;
23        when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of

```


```
34  when MemOp_STORE
35      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36      if rt_unknown then
37          data = bits(datasize) UNKNOWN;
38      else
39          data = X[t];
40          Mem[address, datasize DIV 8, acctype] = data;
41
42  when MemOp_LOAD
43      VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44      data = Mem[address, datasize DIV 8, acctype];
45      if signed then
46          X[t] = SignExtend(data, regsize);
47      else
48          X[t] = ZeroExtend(data, regsize);
49
50  when MemOp_PREFETCH
51      address = VAddress(base);
52      Prefetch(address, t<4:0>);
53
54  if wback then
55      if wb_unknown then
56          base = VirtualAddress UNKNOWN;
57      else
58          base = VAAdd(base,offset);
59
60  BaseReg[n] = base;
```

### 4.2.184 PSB CSYNC

Profiling Synchronization Barrier. This instruction is a barrier that ensures that all existing profiling data for the current PE has been formatted, and profiling buffer addresses have been translated such that all writes to the profiling buffer have been initiated. A following DSB instruction completes when the writes to the profiling buffer have completed.

If the Statistical Profiling Extension is not implemented, this instruction executes as a NOP.

#### System (Armv8.2)



PSB CSYNC

```

1 SystemHintOp op;
2
3 case Crm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11    if !HaveRASExt() then EndOfInstruction();           // Instruction executes as NOP
12    op = SystemHintOp_ESB;
13  when '0010 001'
14    if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15    op = SystemHintOp_PSB;
16  when '0010 100'
17    op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction();                         // Instruction executes as NOP

```

#### Operation

```

1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18          WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then
23         // Check for traps described by the OS which may be EL1 or EL2.
24         AArch64.CheckForWFXTrap(EL1, FALSE);
25       if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26         // Check for traps described by the Hypervisor.
27         AArch64.CheckForWFXTrap(EL2, FALSE);
28       if HaveEL(EL3) && PSTATE.EL != EL3 then
29         // Check for traps described by the Secure Monitor.
30         AArch64.CheckForWFXTrap(EL3, FALSE);
31         WaitForInterrupt();
32
33   when SystemHintOp_SEV
34     SendEvent();
35

```



## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
36     when SystemHintOp_SEVL
37         SendEventLocal();
38
39     when SystemHintOp_ESB
40         SynchronizeErrors();
41         AArch64.ESBOperation();
42         if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation();
43         TakeUnmaskedSErrorInterrupts();
44
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier();
50
51     otherwise // do nothing
```

### 4.2.185 PSSBB

Physical Speculative Store Bypass Barrier is a memory barrier which prevents speculative loads from bypassing earlier stores to the same physical address.

The semantics of the Physical Speculative Store Bypass Barrier are:

- When a load to a location appears in program order after the PSSBB, then the load does not speculatively read an entry earlier in the coherence order for that location than the entry generated by the latest store satisfying all of the following conditions:
  - The store is to the same location as the load.
  - The store appears in program order before the PSSBB.
- When a load to a location appears in program order before the PSSBB, then the load does not speculatively read data from any store satisfying all of the following conditions:
  - The store is to the same location as the load.
  - The store appears in program order after the PSSBB.



PSSBB


1 // No additional decoding required

#### Operation

1 `SpeculativeStoreBypassBarrierToPA();`

### 4.2.186 RBIT

Reverse Bits reverses the bit order in a register.



#### 32-bit (sf == 0)

```
RBIT <Wd>, <Wn>
```

#### 64-bit (sf == 1)

```
RBIT <Xd>, <Xn>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize = if sf == '1' then 64 else 32;
```

#### Assembler Symbols


- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) operand = X[n];
2 bits(datasize) result;
3
4 for i = 0 to datasize-1
5     result<datasize-1-i> = operand<i>;
6
7 X[d] = result;
```

## 4.2.187 RET

Return from subroutine branches unconditionally to an address in a register, with a hint that this is a subroutine return.



RET {<Xn>}

```

1 integer n = UInt(Rn);
2 BranchType branch_type;
3
4 case op of
5     when '00' branch_type = BranchType_INDIR;
6     when '01' branch_type = BranchType_INDCALL;
7     when '10' branch_type = BranchType_RET;
8     otherwise UNDEFINED;

```

### Assembler Symbols

<Xn> Is the optional name of the general-purpose register holding the address to be branched to, defaulting to X30 in A64, encoded in the "Rn" field. On disassembly, the <Xn> argument may be omitted if it is X30 and the ISA is A64.

### Operation

```


1 Capability target;
2 if CCTLR[].PCCBO == '1' then
3     target = CapSetOffset(PCC[], X[n]);
4 else
5     target = CapSetValue(PCC[], X[n]);
6
7 if branch_type == BranchType_INDICAL then
8     if IsInC64() then
9         if CCTLR[].SBL == '1' then
10            C[30] = CapSetObjectType(CapAdd(PCC[], 5), CAP_SEAL_TYPE_RB);
11        else
12            C[30] = CapAdd(PCC[], 5);
13    elseif CCTLR[].PCCBO == '1' then
14        X[30] = PC[] + 4 - CapGetBase(PCC[]);
15    else
16        X[30] = PC[] + 4;
17
18 BranchToCapability(target, branch_type);

```

## 4.2.188 REV

Reverse Bytes reverses the byte order in a register.

This instruction is used by the pseudo-instruction [REV64](#).



### 32-bit (sf == 0 && opc == 10)

REV <Wd>, <Wn>

### 64-bit (sf == 1 && opc == 11)

REV <Xd>, <Xn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize = if sf == '1' then 64 else 32;
5
6 integer container_size;
7 case opc of
8   when '00'
9     Unreachable();
10  when '01'
11    container_size = 16;
12  when '10'
13    container_size = 32;
14  when '11'
15    if sf == '0' then UNDEFINED;
16    container_size = 64;

```

### Assembler Symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

### Operation

```


1 bits(datasize) operand = X[n];
2 bits(datasize) result;
3
4 integer containers = datasize DIV container_size;
5 integer elements_per_container = container_size DIV 8;
6 integer index = 0;
7 integer rev_index;
8 for c = 0 to containers-1
9   rev_index = index + ((elements_per_container - 1) * 8);
10   for e = 0 to elements_per_container-1
11     result<rev_index + 7:rev_index> = operand<index + 7:index>;
12     index = index + 8;
13     rev_index = rev_index - 8;
14
15 X[d] = result;

```



### 4.2.190 REV32

Reverse bytes in 32-bit words reverses the byte order in each 32-bit word of a register.



REV32 <Xd>, <Xn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize = if sf == '1' then 64 else 32;
5
6 integer container_size;
7 case opc of
8     when '00'
9         Unreachable();
10    when '01'
11        container_size = 16;
12    when '10'
13        container_size = 32;
14    when '11'
15        if sf == '0' then UNDEFINED;
16        container_size = 64;
    
```

#### Assembler Symbols

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation

```

1 bits(datasize) operand = X[n];
2 bits(datasize) result;
3
4 integer containers = datasize DIV container_size;
5 integer elements_per_container = container_size DIV 8;
6 integer index = 0;
7 integer rev_index;
8 for c = 0 to containers-1
9     rev_index = index + ((elements_per_container - 1) * 8);
10    for e = 0 to elements_per_container-1
11        result<rev_index + 7:rev_index> = operand<index + 7:index>;
12        index = index + 8;
13        rev_index = rev_index - 8;
14
15 X[d] = result;
    
```


### 4.2.191 REV64

Reverse Bytes reverses the byte order in a 64-bit general-purpose register.

When assembling for Armv8.2, an assembler must support this pseudo-instruction. It is OPTIONAL whether an assembler supports this pseudo-instruction when assembling for an architecture earlier than Armv8.2.

This is a pseudo-instruction of [REV](#). This means:

- The encodings in this description are named to match the encodings of [REV](#).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of [REV](#) gives the operational pseudocode for this instruction.



#### 64-bit

REV64 <Xd>, <Xn>

is equivalent to

REV<Xd>, <Xn>

#### Assembler Symbols

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation

The description of [REV](#) gives the operational pseudocode for this instruction.



### 4.2.192 ROR (immediate)

Rotate right (immediate) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left.

This is an alias of [EXTR](#). This means:

- The encodings in this description are named to match the encodings of [EXTR](#).
- The description of [EXTR](#) gives the operational pseudocode for this instruction.

31	30	29	28				23	22	21	20		16	15		10	9		5	4		0
sf	0	0	1	0	0	1	1	1	N	0		Rm			imms			Rn			Rd

**32-bit (sf == 0 && N == 0 && imms == 0xxxxx)**

```
ROR <Wd>, <Ws>, #<shift>
```

is equivalent to

```
EXTR<Wd>, <Ws>, <Ws>, #<shift>
```

and is the preferred disassembly when  $R_n == R_m$ .

**64-bit (sf == 1 && N == 1)**

```
ROR <Xd>, <Xs>, #<shift>
```

is equivalent to

```
EXTR<Xd>, <Xs>, <Xs>, #<shift>
```

and is the preferred disassembly when  $R_n == R_m$ .

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Ws> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xs> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" and "Rm" fields.
- <shift> For the 32-bit variant: is the amount by which to rotate, in the range 0 to 31, encoded in the "imms" field.  
For the 64-bit variant: is the amount by which to rotate, in the range 0 to 63, encoded in the "imms" field.

#### Operation


The description of [EXTR](#) gives the operational pseudocode for this instruction.

### 4.2.193 ROR (register)

Rotate Right (register) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This is an alias of [RORV](#). This means:

- The encodings in this description are named to match the encodings of [RORV](#).
- The description of [RORV](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

ROR <Wd>, <Wn>, <Wm>

is equivalent to

[RORV](#)<Wd>, <Wn>, <Wm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

ROR <Xd>, <Xn>, <Xm>

is equivalent to

[RORV](#)<Xd>, <Xn>, <Xm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.


#### Operation

The description of [RORV](#) gives the operational pseudocode for this instruction.

### 4.2.194 RORV

Rotate Right Variable provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The remainder obtained by dividing the second source register by the data size defines the number of bits by which the first source register is right-shifted.

This instruction is used by the alias [ROR \(register\)](#).



#### 32-bit (sf == 0)

RORV <Wd>, <Wn>, <Wm>

#### 64-bit (sf == 1)

RORV <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 ShiftType shift_type = DecodeShift(op2);
    
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding a shift amount from 0 to 31 in its bottom 5 bits, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding a shift amount from 0 to 63 in its bottom 6 bits, encoded in the "Rm" field.

#### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand2 = X[m];
3
4 result = ShiftReg(n, shift_type, UInt(operand2) MOD datasize);
5 X[d] = result;
    
```

### 4.2.195 SB

Speculation Barrier is a barrier that controls speculation.

The semantics of the Speculation Barrier are that the execution, until the barrier completes, of any instruction that appears later in the program order than the barrier:


- Cannot be performed speculatively to the extent that such speculation can be observed through side-channels as a result of control flow speculation or data value speculation.
- Can be speculatively executed as a result of predicting that a potentially exception generating instruction has not generated an exception.

In particular, any instruction that appears later in the program order than the barrier cannot cause a speculative allocation into any caching structure where the allocation of that entry could be indicative of any data value present in memory or in the registers.

The SB instruction:

- Cannot be speculatively executed as a result of control flow speculation or data value speculation.
- Can be speculatively executed as a result of predicting that a potentially exception generating instruction has not generated an exception. The potentially exception generating instruction can complete once it is known not to be speculative, and all data values generated by instructions appearing in program order before the SB instruction have their predicted values confirmed.

When the prediction of the instruction stream is not informed by data taken from the register outputs of the speculative execution of instructions appearing in program order after an uncompleted SB instruction, the SB instruction has no effect on the use of prediction resources to predict the instruction stream that is being fetched.



SB

```
1 if !HaveSBExt() then UNDEFINED;
```


#### Operation

```
1 SpeculationBarrier();
```

### 4.2.196 SBC

Subtract with Carry subtracts a register value and the value of NOT (Carry flag) from a register value, and writes the result to the destination register.

This instruction is used by the alias [NGC](#).



#### 32-bit (sf == 0)

SBC <Wd>, <Wn>, <Wm>

#### 64-bit (sf == 1)

SBC <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
    
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">NGC</a>	Rn == '11111'

#### Operation


```

1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4 bits(4) nzcvc;
5
6 if sub_op then
7     operand2 = NOT(operand2);
8
9 (result, nzcvc) = AddWithCarry(operand1, operand2, PSTATE.C);
10
11 if setflags then
12     PSTATE.<N,Z,C,V> = nzcvc;
13
14 X[d] = result;
    
```

### 4.2.197 SBSCS

Subtract with Carry, setting flags, subtracts a register value and the value of NOT (Carry flag) from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias [NGCS](#).



#### 32-bit (sf == 0)

SBSCS <Wd>, <Wn>, <Wm>

#### 64-bit (sf == 1)

SBSCS <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
  
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">NGCS</a>	Rn == '11111'

#### Operation

```


1 bits(datasize) result;
2 bits(datasize) operand1 = X[n];
3 bits(datasize) operand2 = X[m];
4 bits(4) nzcvc;
5
6 if sub_op then
7     operand2 = NOT(operand2);
8
9 (result, nzcvc) = AddWithCarry(operand1, operand2, PSTATE.C);
10
11 if setflags then
12     PSTATE.<N,Z,C,V> = nzcvc;
13
14 X[d] = result;
  
```

### 4.2.198 SBFIZ

Signed Bitfield Insert in Zeros copies a bitfield of  $\langle\text{width}\rangle$  bits from the least significant bits of the source register to bit position  $\langle\text{lsb}\rangle$  of the destination register, setting the destination bits below the bitfield to zero, and the bits above the bitfield to a copy of the most significant bit of the bitfield.

This is an alias of [SBFM](#). This means:

- The encodings in this description are named to match the encodings of [SBFM](#).
- The description of [SBFM](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

SBFIZ  $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

[SBFM](#) $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#(-\langle\text{lsb}\rangle \text{MOD } 32), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

#### 64-bit (sf == 1 && N == 1)

SBFIZ  $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

[SBFM](#) $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#(-\langle\text{lsb}\rangle \text{MOD } 64), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

#### Assembler Symbols

- $\langle\text{Wd}\rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Wn}\rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{Xd}\rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Xn}\rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{lsb}\rangle$  For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- $\langle\text{width}\rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to  $32 - \langle\text{lsb}\rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to  $64 - \langle\text{lsb}\rangle$ .

#### Operation

The description of [SBFM](#) gives the operational pseudocode for this instruction.

## 4.2.199 SBFM


Signed Bitfield Move is usually accessed via one of its aliases, which are always preferred for disassembly.

If  $\langle imms \rangle$  is greater than or equal to  $\langle immr \rangle$ , this copies a bitfield of  $(\langle imms \rangle - \langle immr \rangle + 1)$  bits starting from bit position  $\langle immr \rangle$  in the source register to the least significant bits of the destination register.

If  $\langle imms \rangle$  is less than  $\langle immr \rangle$ , this copies a bitfield of  $(\langle imms \rangle + 1)$  bits from the least significant bits of the source register to bit position  $(regsize - \langle immr \rangle)$  of the destination register, where  $regsize$  is the destination register size of 32 or 64 bits.

In both cases the destination bits below the bitfield are set to zero, and the bits above the bitfield are set to a copy of the most significant bit of the bitfield.

This instruction is used by the aliases [ASR \(immediate\)](#), [SBFIZ](#), [SBFX](#), [SXTB](#), [SXTH](#), and [SXTW](#).



### 32-bit (sf == 0 && N == 0)

SBFM  $\langle Wd \rangle, \langle Wn \rangle, \# \langle immr \rangle, \# \langle imms \rangle$

### 64-bit (sf == 1 && N == 1)

SBFM  $\langle Xd \rangle, \langle Xn \rangle, \# \langle immr \rangle, \# \langle imms \rangle$

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4
5 boolean inzero;
6 boolean extend;
7 integer R;
8 integer S;
9 bits(datasize) wmask;
10 bits(datasize) tmask;
11
12 case opc of
13   when '00' inzero = TRUE; extend = TRUE; // SBFM
14   when '01' inzero = FALSE; extend = FALSE; // BFM
15   when '10' inzero = TRUE; extend = FALSE; // UBFM
16   when '11' UNDEFINED;
17
18 if sf == '1' && N != '1' then UNDEFINED;
19 if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0') then UNDEFINED;
20
21 R = UInt(immr);
22 S = UInt(imms);
23 (wmask, tmask) = DecodeBitMasks(N, imms, immr, FALSE);

```

### Assembler Symbols

- $\langle Wd \rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle Wn \rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle Xd \rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle Xn \rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle immr \rangle$  For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field.  
For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.
- $\langle imms \rangle$  For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.  
For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0



to 63, encoded in the "imms" field.

### Alias Conditions

Alias	Of variant	Is preferred when
ASR (immediate)	32-bit	<code>imms == '011111'</code>
ASR (immediate)	64-bit	<code>imms == '111111'</code>
SBFIZ		<code>UInt(imms) &lt; UInt(immr)</code>
SBFX		<code>BFXPreferred(sf, opc&lt;1&gt;, imms, immr)</code>
SXTB		<code>immr == '000000' &amp;&amp; imms == '000111'</code>
SXTH		<code>immr == '000000' &amp;&amp; imms == '001111'</code>
SXTW		<code>immr == '000000' &amp;&amp; imms == '011111'</code>

### Operation

```


1 bits(datasize) dst = if inzero then Zeros() else X[d];
2 bits(datasize) src = X[n];
3
4 // perform bitfield move on low bits
5 bits(datasize) bot = (dst AND NOT(wmask)) OR (ROR(src, R) AND wmask);
6
7 // determine extension bits (sign, zero or dest register)
8 bits(datasize) top = if extend then Replicate(src<S>) else dst;
9
10 // combine extension bits and result bits
11 X[d] = (top AND NOT(tmask)) OR (bot AND tmask);
  
```

### 4.2.200 SBFX

Signed Bitfield Extract copies a bitfield of  $\langle width \rangle$  bits starting from bit position  $\langle lsb \rangle$  in the source register to the least significant bits of the destination register, and sets destination bits above the bitfield to a copy of the most significant bit of the bitfield.

This is an alias of [SBFM](#). This means:

- The encodings in this description are named to match the encodings of [SBFM](#).
- The description of [SBFM](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

SBFX  $\langle Wd \rangle$ ,  $\langle Wn \rangle$ ,  $\# \langle lsb \rangle$ ,  $\# \langle width \rangle$

is equivalent to

[SBFM](#) $\langle Wd \rangle$ ,  $\langle Wn \rangle$ ,  $\# \langle lsb \rangle$ ,  $\# (\langle lsb \rangle + \langle width \rangle - 1)$

and is the preferred disassembly when `BFXPreferred(sf, opc<1>, imms, immr)`.

#### 64-bit (sf == 1 && N == 1)

SBFX  $\langle Xd \rangle$ ,  $\langle Xn \rangle$ ,  $\# \langle lsb \rangle$ ,  $\# \langle width \rangle$

is equivalent to

[SBFM](#) $\langle Xd \rangle$ ,  $\langle Xn \rangle$ ,  $\# \langle lsb \rangle$ ,  $\# (\langle lsb \rangle + \langle width \rangle - 1)$

and is the preferred disassembly when `BFXPreferred(sf, opc<1>, imms, immr)`.

#### Assembler Symbols


- $\langle Wd \rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle Wn \rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle Xd \rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle Xn \rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle lsb \rangle$  For the 32-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.
- $\langle width \rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to 32- $\langle lsb \rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to 64- $\langle lsb \rangle$ .

#### Operation

The description of [SBFM](#) gives the operational pseudocode for this instruction.

### 4.2.201 SDIV

Signed Divide divides a signed integer register value by another signed integer register value, and writes the result to the destination register. The condition flags are not affected.



#### 32-bit (sf == 0)

```
SDIV <Wd>, <Wn>, <Wm>
```

#### 64-bit (sf == 1)

```
SDIV <Xd>, <Xn>, <Xm>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean unsigned = (o1 == '0');
```

#### Assembler Symbols


- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 integer result;
4
5 if IsZero(operand2) then
6   result = 0;
7 else
8   result = RoundTowardsZero(Real(Int(operand1, unsigned)) / Real(Int(operand2, unsigned)));
9
10 X[d] = result<datasize-1:0>;
```

## 4.2.202 SEV

Send Event is a hint instruction. It causes an event to be signaled to all PEs in the multiprocessor system. For more information, see *Wait for Event mechanism and Send event*.



```
SEV

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11    if !HaveRASExt() then EndOfInstruction();           // Instruction executes as NOP
12    op = SystemHintOp_ESB;
13  when '0010 001'
14    if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15    op = SystemHintOp_PSB;
16  when '0010 100'
17    op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction();                       // Instruction executes as NOP
```

### Operation

```
1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then
23        // Check for traps described by the OS which may be EL1 or EL2.
24        AArch64.CheckForWFXTrap(EL1, FALSE);
25        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26          // Check for traps described by the Hypervisor.
27          AArch64.CheckForWFXTrap(EL2, FALSE);
28        if HaveEL(EL3) && PSTATE.EL != EL3 then
29          // Check for traps described by the Secure Monitor.
30          AArch64.CheckForWFXTrap(EL3, FALSE);
31        WaitForInterrupt();
32
33   when SystemHintOp_SEV
34     SendEvent();
35
36   when SystemHintOp_SEVL
37     SendEventLocal();
38
39   when SystemHintOp_ESB
40     SynchronizeErrors();
41     AArch64.ESBOperation();
42     if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation();
43     TakeUnmaskedSErrorInterrupts();
44
```


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier();
50
51     otherwise // do nothing
```

### 4.2.203 SEVL

Send Event Local is a hint instruction that causes an event to be signaled locally without requiring the event to be signaled to other PEs in the multiprocessor system. It can prime a wait-loop which starts with a WFE instruction.



```
SEVL

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11     if !HaveRASExt() then EndOfInstruction();           // Instruction executes as NOP
12     op = SystemHintOp_ESB;
13  when '0010 001'
14     if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15     op = SystemHintOp_PSB;
16  when '0010 100'
17     op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction();                          // Instruction executes as NOP
```

#### Operation

```
1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == EL0 then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == EL0 then
23         // Check for traps described by the OS which may be EL1 or EL2.
24         AArch64.CheckForWFXTrap(EL1, FALSE);
25         if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26           // Check for traps described by the Hypervisor.
27           AArch64.CheckForWFXTrap(EL2, FALSE);
28         if HaveEL(EL3) && PSTATE.EL != EL3 then
29           // Check for traps described by the Secure Monitor.
30           AArch64.CheckForWFXTrap(EL3, FALSE);
31         WaitForInterrupt();
32
33   when SystemHintOp_SEV
34     SendEvent();
35
36   when SystemHintOp_SEVL
37     SendEventLocal();
38
39   when SystemHintOp_ESB
40     SynchronizeErrors();
41     AArch64.ESBOperation();
42     if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation();
43     TakeUnmaskedSErrorInterrupts();
44
```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier();
50
51     otherwise // do nothing
```

### 4.2.204 SMADDL

Signed Multiply-Add Long multiplies two 32-bit register values, adds a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias [SMULL](#).



```
SMADDL <Xd>, <Wn>, <Wm>, <Xa>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);
5 integer destsize = 64;
6 integer datasize = 32;
7 boolean sub_op = (o0 == '1');
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xa> Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">SMULL</a>	Ra == '11111'

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bits(destsize) operand3 = X[a];
4
5 integer result;
6
7 if sub_op then
8     result = Int(operand3, unsigned) - (Int(operand1, unsigned) * Int(operand2, unsigned));
9 else
10    result = Int(operand3, unsigned) + (Int(operand1, unsigned) * Int(operand2, unsigned));
11
12 X[d] = result<63:0>;
```



## 4.2.205 SMC

Secure Monitor Call causes an exception to EL3.

SMC is available only for software executing at EL1 or higher. It is UNDEFINED in EL0.

If the values of *HCR\_EL2.TSC* and *SCR\_EL3.SMD* are both 0, execution of an SMC instruction at EL1 or higher generates a Secure Monitor Call exception, recording it in *ESR\_ELx*, using the EC value 0x17, that is taken to EL3.

If the value of *HCR\_EL2.TSC* is 1 and EL2 is enabled in the current Security state, execution of an SMC instruction at EL1 generates an exception that is taken to EL2, regardless of the value of *SCR\_EL3.SMD*. For more information, see *Traps to EL2 of Non-secure EL1 execution of SMC instructions*.

If the value of *HCR\_EL2.TSC* is 0 and the value of *SCR\_EL3.SMD* is 1, the SMC instruction is UNDEFINED.

31	24	23	21	20	5	4	2	1	0
1	1	0	1	0	1	0	0	0	0
imm16									
					0	0	0	1	1

```
SMC #<imm>
```

```
1 bits(16) imm = imm16;
```

### Assembler Symbols

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

### Operation


```
1 AArch64.CheckForSMCUnDefOrTrap(imm);
2
3 if SCR_EL3.SMD == '1' then
4     // SMC disabled
5     UNDEFINED;
6 else
7     AArch64.CallSecureMonitor(imm);
```

### 4.2.206 SMNEGL

Signed Multiply-Negate Long multiplies two 32-bit register values, negates the product, and writes the result to the 64-bit destination register.

This is an alias of [SMSUBL](#). This means:

- The encodings in this description are named to match the encodings of [SMSUBL](#).
- The description of [SMSUBL](#) gives the operational pseudocode for this instruction.



SMNEGL <Xd>, <Wn>, <Wm>

is equivalent to

[SMSUBL](#)<Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.


#### Operation

The description of [SMSUBL](#) gives the operational pseudocode for this instruction.

### 4.2.207 SMSUBL

Signed Multiply-Subtract Long multiplies two 32-bit register values, subtracts the product from a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias [SMNEGL](#).



```
SMSUBL <Xd>, <Wn>, <Wm>, <Xa>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);
5 integer destsize = 64;
6 integer datasize = 32;
7 boolean sub_op = (o0 == '1');
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xa> Is the 64-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.

#### Alias Conditions


Alias	Is preferred when
<a href="#">SMNEGL</a>	Ra == '111111'

#### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bits(destsize) operand3 = X[a];
4
5 integer result;
6
7 if sub_op then
8     result = Int(operand3, unsigned) - (Int(operand1, unsigned) * Int(operand2, unsigned));
9 else
10    result = Int(operand3, unsigned) + (Int(operand1, unsigned) * Int(operand2, unsigned));
11
12 X[d] = result<63:0>;
```

### 4.2.208 SMULH

Signed Multiply High multiplies two 64-bit register values, and writes bits[127:64] of the 128-bit result to the 64-bit destination register.



SMULH <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);           // ignored by UMULH/SMULH
5 integer destsize = 64;
6 integer datasize = destsize;
7 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

#### Operation

```


1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3
4 integer result;
5
6 result = Int(operand1, unsigned) * Int(operand2, unsigned);
7
8 X[d] = result<127:64>;
```

### 4.2.209 SMULL

Signed Multiply Long multiplies two 32-bit register values, and writes the result to the 64-bit destination register.

This is an alias of [SMADDL](#). This means:

- The encodings in this description are named to match the encodings of [SMADDL](#).
- The description of [SMADDL](#) gives the operational pseudocode for this instruction.



SMULL <Xd>, <Wn>, <Wm>

is equivalent to

[SMADDL](#)<Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

#### Operation


The description of [SMADDL](#) gives the operational pseudocode for this instruction.

### 4.2.210 SSBB

Speculative Store Bypass Barrier is a memory barrier which prevents speculative loads from bypassing earlier stores to the same virtual address under certain conditions.

The semantics of the Speculative Store Bypass Barrier are:

- When a load to a location appears in program order after the SSBB, then the load does not speculatively read an entry earlier in the coherence order for that location than the entry generated by the latest store satisfying all of the following conditions:
  - The store is to the same location as the load.
  - The store uses the same virtual address as the load.
  - The store appears in program order before the SSBB.
- When a load to a location appears in program order before the SSBB, then the load does not speculatively read data from any store satisfying all of the following conditions:
  - The store is to the same location as the load.
  - The store uses the same virtual address as the load.
  - The store appears in program order after the SSBB.



SSBB

```
1 // No additional decoding required
```

#### Operation

```
1 SpeculativeStoreBypassBarrierToVA();
```

### 4.2.211 STADD, STADDL

Atomic add on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, adds the value held in a register to it, and stores the result back to memory.


- STADD has no memory ordering semantics.
- STADDL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDADD, LDADDA, LDADDAL, LDADDL. This means:

- The encodings in this description are named to match the encodings of LDADD, LDADDA, LDADDAL, LDADDL.
- The description of LDADD, LDADDA, LDADDAL, LDADDL gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDADD alias (size == 10 && R == 0)

```
STADD <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADD <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADD<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDADDL alias (size == 10 && R == 1)

```
STADDL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADDL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADDL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDADD alias (size == 11 && R == 0)

```
STADD <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADD <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADD<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDADDL alias (size == 11 && R == 1)

```
STADDL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADDL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADDL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDADD](#), [LDADDA](#), [LDADDAL](#), [LDADDL](#) gives the operational pseudocode for this instruction.



### 4.2.212 STADDB, STADDLB

Atomic add on byte in memory, without return, atomically loads an 8-bit byte from memory, adds the value held in a register to it, and stores the result back to memory.


- STADDB has no memory ordering semantics.
- STADDLB stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDADDB, LDADDAB, LDADDALB, LDADDLB. This means:

- The encodings in this description are named to match the encodings of LDADDB, LDADDAB, LDADDALB, LDADDLB.
- The description of LDADDB, LDADDAB, LDADDALB, LDADDLB gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STADDB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADDB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADDB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STADDLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADDLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADDLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDADDB, LDADDAB, LDADDALB, LDADDLB gives the operational pseudocode for this instruction.

### 4.2.213 STADDH, STADDLH

Atomic add on halfword in memory, without return, atomically loads a 16-bit halfword from memory, adds the value held in a register to it, and stores the result back to memory.


- STADDH has no memory ordering semantics.
- STADDLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDADDH, LDADDAH, LDADDALH, LDADDLH. This means:

- The encodings in this description are named to match the encodings of LDADDH, LDADDAH, LDADDALH, LDADDLH.
- The description of LDADDH, LDADDAH, LDADDALH, LDADDLH gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STADDH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADDH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADDH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STADDLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STADDLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDADDLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDADDH, LDADDAH, LDADDALH, LDADDLH gives the operational pseudocode for this instruction.

### 4.2.214 STCLR, STCLR

Atomic bit clear on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.


- STCLR has no memory ordering semantics.
- STCLR stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDCLR, LDCLRA, LDCLRAL, LDCLRRL. This means:

- The encodings in this description are named to match the encodings of LDCLR, LDCLRA, LDCLRAL, LDCLRRL.
- The description of LDCLR, LDCLRA, LDCLRAL, LDCLRRL gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDCLR alias (size == 10 && R == 0)

```
STCLR <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLR <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLR<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDCLRRL alias (size == 10 && R == 1)

```
STCLRRL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLRRL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLRRL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDCLR alias (size == 11 && R == 0)

```
STCLR <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLR <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLR<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDCLRRL alias (size == 11 && R == 1)

```
STCLRRL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLRRL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLR<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDCLR](#), [LDCLRA](#), [LDCLRAL](#), [LDCLR](#) gives the operational pseudocode for this instruction.

### 4.2.215 STCLRB, STCLRLB

Atomic bit clear on byte in memory, without return, atomically loads an 8-bit byte from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.


- STCLRB has no memory ordering semantics.
- STCLRLB stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB. This means:

- The encodings in this description are named to match the encodings of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB.
- The description of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STCLRB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLRB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLRB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STCLRLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLRLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLRLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB gives the operational pseudocode for this instruction.

### 4.2.216 STCLRH, STCLRLH

Atomic bit clear on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.


- STCLRH has no memory ordering semantics.
- STCLRLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDCLRH](#), [LDCLRAH](#), [LDCLRALH](#), [LDCLRLH](#). This means:

- The encodings in this description are named to match the encodings of [LDCLRH](#), [LDCLRAH](#), [LDCLRALH](#), [LDCLRLH](#).
- The description of [LDCLRH](#), [LDCLRAH](#), [LDCLRALH](#), [LDCLRLH](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STCLRH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLRH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLRH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STCLRLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCLRLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDCLRLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDCLRH](#), [LDCLRAH](#), [LDCLRALH](#), [LDCLRLH](#) gives the operational pseudocode for this instruction.

### 4.2.217 STEOR, STEORL

Atomic exclusive OR on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory.


- STEOR has no memory ordering semantics.
- STEORL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDEOR, LDEORA, LDEORAL, LDEORL. This means:

- The encodings in this description are named to match the encodings of LDEOR, LDEORA, LDEORAL, LDEORL.
- The description of LDEOR, LDEORA, LDEORAL, LDEORL gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDEOR alias (size == 10 && R == 0)

```
STEOR <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEOR <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEOR<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDEORL alias (size == 10 && R == 1)

```
STEORL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEORL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEORL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDEOR alias (size == 11 && R == 0)

```
STEOR <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEOR <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEOR<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDEORL alias (size == 11 && R == 1)

```
STEORL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEORL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEORL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDEOR](#), [LDEORA](#), [LDEORAL](#), [LDEORL](#) gives the operational pseudocode for this instruction.



### 4.2.218 STEORB, STEORLB

Atomic exclusive OR on byte in memory, without return, atomically loads an 8-bit byte from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory.


- STEORB has no memory ordering semantics.
- STEORLB stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDEORB, LDEORAB, LDEORALB, LDEORLB. This means:

- The encodings in this description are named to match the encodings of LDEORB, LDEORAB, LDEORALB, LDEORLB.
- The description of LDEORB, LDEORAB, LDEORALB, LDEORLB gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STEORB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEORB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEORB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STEORLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEORLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEORLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDEORB, LDEORAB, LDEORALB, LDEORLB gives the operational pseudocode for this instruction.

### 4.2.219 STEORH, STEORLH

Atomic exclusive OR on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs an exclusive OR with the value held in a register on it, and stores the result back to memory.


- STEORH has no memory ordering semantics.
- STEORLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDEORH, LDEORAH, LDEORALH, LDEORLH. This means:

- The encodings in this description are named to match the encodings of LDEORH, LDEORAH, LDEORALH, LDEORLH.
- The description of LDEORH, LDEORAH, LDEORALH, LDEORLH gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STEORH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEORH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEORH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STEORLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STEORLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDEORLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


#### Operation

The description of LDEORH, LDEORAH, LDEORALH, LDEORLH gives the operational pseudocode for this instruction.

## 4.2.220 STLLR

Store LORelease Register stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The instruction also has memory ordering semantics as described in *Load LOAcquire, Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

**No offset**  
(Armv8.1)



**32-bit (size == 10)**

```
STLLR <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLLR <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

**64-bit (size == 11)**

```
STLLR <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLLR <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

### 4.2.221 STLLRB

Store LORelease Register Byte stores a byte from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in *Load LOAcquire, Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

**No offset**  
(Armv8.1)



```
STLLRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLLRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

### 4.2.222 STLLRH

Store LORelease Register Halfword stores a halfword from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in *Load LOAcquire, Store LORelease*. For information about memory accesses, see *Load/Store addressing modes*.

**No offset**  
**(Armv8.1)**



```
STLLRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLLRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

## 4.2.223 STLR

Store-Release Register stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

**32-bit (size == 10)**

```
STLR <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')
```

```
STLR <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')
```

**64-bit (size == 11)**

```
STLR <Xt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')
```

```
STLR <Xt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

**Assembler Symbols**


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

**Operation**

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

### 4.2.224 STLRB

Store-Release Register Byte stores a byte from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
STLRB <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLRB <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14    VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```

### 4.2.225 STLRH

Store-Release Register Halfword stores a halfword from a 32-bit register to a memory location. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.



```
STLRH <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLRH <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '0' then AccType_LIMITEDORDERED else AccType_ORDERED;
7 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
8 integer elsize = 8 << UInt(size);
9 integer regsize = if elsize == 64 then 64 else 32;
10 integer datasize = elsize;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.


#### Operation

```
1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3
4 VirtualAddress base = BaseReg[n];
5 bits(64) address = VAddress(base);
6
7 case memop of
8   when MemOp_STORE
9     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
10    data = X[t];
11    Mem[address, dbytes, acctype] = data;
12
13   when MemOp_LOAD
14     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
15    data = Mem[address, dbytes, acctype];
16    X[t] = ZeroExtend(data, regsize);
```



### 4.2.226 STLXP

Store-Release Exclusive Pair of registers stores two 32-bit words or two 64-bit doublewords to a memory location if the PE has exclusive access to the memory address, from two registers, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and, if the Store-Exclusive succeeds, it causes a single-copy atomic update of the 128-bit memory location being updated. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



#### 32-bit (sz == 0)

```
STLXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLXP <Ws>, <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (sz == 1)

```
STLXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLXP <Ws>, <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = TRUE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 32 << UInt(sz);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXP*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

#### Operation

```

1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknownn = FALSE;
4 boolean rn_unknownn = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWNN    rt_unknownn = TRUE;    // result is UNKNOWNN
11        when Constraint_UNDEF        UNDEFINED;
12        when Constraint_NOP          EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWNN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWNN    rt_unknownn = TRUE;    // store UNKNOWNN value
20            when Constraint_NONE        rt_unknownn = FALSE;    // store original value
21            when Constraint_UNDEF        UNDEFINED;
22            when Constraint_NOP          EndOfInstruction();
23         if s == n && n != 31 then
24             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25             assert c IN {Constraint_UNKNOWNN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26             case c of
27                when Constraint_UNKNOWNN    rn_unknownn = TRUE;    // address is UNKNOWNN
28                when Constraint_NONE        rn_unknownn = FALSE;    // address is original base
29                when Constraint_UNDEF        UNDEFINED;
30                when Constraint_NOP          EndOfInstruction();
31
32 VirtualAddress base;
33 if rn_unknownn then
34     base = VirtualAddress UNKNOWNN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknownn then
44             data = bits(datasize) UNKNOWNN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52 bit status = '1';


```

Chapter 4. Instruction definitions  
4.2. Base instructions

```
53 // Check whether the Exclusives monitors are set to include the
54 // physical memory locations corresponding to virtual address
55 // range [address, address+dbytes-1].
56 if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57 // This atomic write will be rejected if it does not refer
58 // to the same physical locations after address translation.
59 Mem[address, dbytes, acctype] = data;
60 status = ExclusiveMonitorsStatus();
61 X[s] = ZeroExtend(status, 32);
62
63 when MemOp_LOAD
64 VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65 // Tell the Exclusives monitors to record a sequence of one or more atomic
66 // memory reads from virtual address range [address, address+dbytes-1].
67 // The Exclusives monitor will only be set if all the reads are from the
68 // same dbytes-aligned physical address, to allow for the possibility of
69 // an atomicity break if the translation is changed between reads.
70 AArch64.SetExclusiveMonitors(address, dbytes);
71
72 if pair then
73   if rt_unknown then
74     // ConstrainedUNPREDICTABLE case
75     X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76   elsif elsize == 32 then
77     // 32-bit load exclusive pair (atomic)
78     data = Mem[address, dbytes, acctype];
79     if BigEndian() then
80       X[t] = data<datasize-1:elsize>;
81       X[t2] = data<elsize-1:0>;
82     else
83       X[t] = data<elsize-1:0>;
84       X[t2] = data<datasize-1:elsize>;
85   else // elsize == 64
86     // 64-bit load exclusive pair (not atomic),
87     // but must be 128-bit aligned
88     if address != Align(address, dbytes) then
89       iswrite = FALSE;
90       secondstage = FALSE;
91       AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92     X[t] = Mem[address + 0, 8, acctype];
93     X[t2] = Mem[address + 8, 8, acctype];
94   else
95     data = Mem[address, dbytes, acctype];
96     X[t] = ZeroExtend(data, regsize);
```

### 4.2.227 STLXR

Store-Release Exclusive Register stores a 32-bit word or a 64-bit doubleword to memory if the PE has exclusive access to the memory address, from two registers, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
STLXR <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLXR <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STLXR <Ws>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLXR <Ws>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXR*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.

- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

### Operation

```

1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11        when Constraint_UNDEF      UNDEFINED;
12        when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
20            when Constraint_NONE      rt_unknown = FALSE;    // store original value
21            when Constraint_UNDEF      UNDEFINED;
22            when Constraint_NOP        EndOfInstruction();
23         if s == n && n != 31 then
24             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26             case c of
27                when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
28                when Constraint_NONE      rn_unknown = FALSE;    // address is original base
29                when Constraint_UNDEF      UNDEFINED;
30                when Constraint_NOP        EndOfInstruction();
31
32 VirtualAddress base;
33 if rn_unknown then
34     base = VirtualAddress UNKNOWN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknown then
44             data = bits(datasize) UNKNOWN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52         bit status = '1';
53         // Check whether the Exclusives monitors are set to include the
54         // physical memory locations corresponding to virtual address
55         // range [address, address+dbytes-1].
56         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57             // This atomic write will be rejected if it does not refer
58             // to the same physical locations after address translation.
59             Mem[address, dbytes, acctype] = data;
60             status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63     when MemOp_LOAD
64         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65         // Tell the Exclusives monitors to record a sequence of one or more atomic
66         // memory reads from virtual address range [address, address+dbytes-1].

```


```

67 // The Exclusives monitor will only be set if all the reads are from the
68 // same dbytes-aligned physical address, to allow for the possibility of
69 // an atomicity break if the translation is changed between reads.
70 AArch64.SetExclusiveMonitors(address, dbytes);
71
72 if pair then
73     if rt_unknown then
74         // ConstrainedUNPREDICTABLE case
75         X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76     elsif elsize == 32 then
77         // 32-bit load exclusive pair (atomic)
78         data = Mem[address, dbytes, acctype];
79         if BigEndian() then
80             X[t] = data<datasize-1:elsize>;
81             X[t2] = data<elsize-1:0>;
82         else
83             X[t] = data<elsize-1:0>;
84             X[t2] = data<datasize-1:elsize>;
85     else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92         X[t] = Mem[address + 0, 8, acctype];
93         X[t2] = Mem[address + 8, 8, acctype];
94     else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);

```

### 4.2.228 STLXRB

Store-Release Exclusive Register Byte stores a byte from a 32-bit register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



```
STLXRB <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLXRB <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXRB*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

#### Operation

Chapter 4. Instruction definitions  
4.2. Base instructions

```

1  bits(datasize) data;
2  constant integer dbytes = datasize DIV 8;
3  boolean rt_unknown = FALSE;
4  boolean rn_unknown = FALSE;
5
6  if memop == MemOp_LOAD && pair && t == t2 then
7      Constraint c = ConstrainUnpredictable(Unpredictable_LDOVERLAP);
8      assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9      case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14  if memop == MemOp_STORE then
15      if s == t || (pair && s == t2) then
16          Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17          assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18          case c of
19             when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
20             when Constraint_NONE      rt_unknown = FALSE;    // store original value
21             when Constraint_UNDEF      UNDEFINED;
22             when Constraint_NOP        EndOfInstruction();
23          if s == n && n != 31 then
24              Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25              assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26              case c of
27                 when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
28                 when Constraint_NONE      rn_unknown = FALSE;    // address is original base
29                 when Constraint_UNDEF      UNDEFINED;
30                 when Constraint_NOP        EndOfInstruction();
31
32  VirtualAddress base;
33  if rn_unknown then
34      base = VirtualAddress UNKNOWN;
35  else
36      base = BaseReg[n];
37
38  bits(64) address = VAddress(base);
39
40  case memop of
41      when MemOp_STORE
42          VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43          if rt_unknown then
44              data = bits(datasize) UNKNOWN;
45          elsif pair then
46              bits(datasize DIV 2) e11 = X[t];
47              bits(datasize DIV 2) e12 = X[t2];
48              data = if BigEndian() then e11 : e12 else e12 : e11;
49          else
50              data = X[t];
51
52          bit status = '1';
53          // Check whether the Exclusives monitors are set to include the
54          // physical memory locations corresponding to virtual address
55          // range [address, address+dbytes-1].
56          if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57              // This atomic write will be rejected if it does not refer
58              // to the same physical locations after address translation.
59              Mem[address, dbytes, acctype] = data;
60              status = ExclusiveMonitorsStatus();
61              X[s] = ZeroExtend(status, 32);
62
63      when MemOp_LOAD
64          VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65          // Tell the Exclusives monitors to record a sequence of one or more atomic
66          // memory reads from virtual address range [address, address+dbytes-1].
67          // The Exclusives monitor will only be set if all the reads are from the
68          // same dbytes-aligned physical address, to allow for the possibility of
69          // an atomicity break if the translation is changed between reads.
70          AArch64.SetExclusiveMonitors(address, dbytes);
71
72          if pair then
73              if rt_unknown then
74                  // ConstrainedUNPREDICTABLE case
75                  X[t] = bits(datasize) UNKNOWN;    // In this case t = t2
76              elsif elsize == 32 then
77                  // 32-bit load exclusive pair (atomic)
78                  data = Mem[address, dbytes, acctype];
79                  if BigEndian() then
80                      X[t] = data<datasize-1:elsize>;
81                      X[t2] = data<elsize-1:0>;
82              else


```



```
83         X[t] = data<elsize-1:0>;
84         X[t2] = data<datasize-1:elsize>;
85     else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92         X[t] = Mem[address + 0, 8, acctype];
93         X[t2] = Mem[address + 8, 8, acctype];
94     else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);
```

### 4.2.229 STLXRH

Store-Release Exclusive Register Halfword stores a halfword from a 32-bit register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic. The instruction also has memory ordering semantics as described in *Load-Acquire, Store-Release*. For information about memory accesses see *Load/Store addressing modes*.



```
STLXRH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STLXRH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STLXRH*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.

- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

### Operation

```


1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11        when Constraint_UNDEF      UNDEFINED;
12        when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
20            when Constraint_NONE      rt_unknown = FALSE;    // store original value
21            when Constraint_UNDEF      UNDEFINED;
22            when Constraint_NOP        EndOfInstruction();
23
24     if s == n && n != 31 then
25         Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
26         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
27         case c of
28            when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
29            when Constraint_NONE      rn_unknown = FALSE;    // address is original base
30            when Constraint_UNDEF      UNDEFINED;
31            when Constraint_NOP        EndOfInstruction();
32
33 VirtualAddress base;
34 if rn_unknown then
35     base = VirtualAddress UNKNOWN;
36 else
37     base = BaseReg[n];
38
39 bits(64) address = VAddress(base);
40
41 case memop of
42     when MemOp_STORE
43         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
44         if rt_unknown then
45             data = bits(datasize) UNKNOWN;
46         elsif pair then
47             bits(datasize DIV 2) e11 = X[t];
48             bits(datasize DIV 2) e12 = X[t2];
49             data = if BigEndian() then e11 : e12 else e12 : e11;
50         else
51             data = X[t];
52
53         bit status = '1';
54         // Check whether the Exclusives monitors are set to include the
55         // physical memory locations corresponding to virtual address
56         // range [address, address+dbytes-1].
57         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
58             // This atomic write will be rejected if it does not refer
59             // to the same physical locations after address translation.
60             Mem[address, dbytes, acctype] = data;
61             status = ExclusiveMonitorsStatus();
62             X[s] = ZeroExtend(status, 32);
63
64     when MemOp_LOAD
65         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
66         // Tell the Exclusives monitors to record a sequence of one or more atomic
67         // memory reads from virtual address range [address, address+dbytes-1].
68         // The Exclusives monitor will only be set if all the reads are from the
69         // same dbytes-aligned physical address, to allow for the possibility of
70         // an atomicity break if the translation is changed between reads.
71         AArch64.SetExclusiveMonitors(address, dbytes);
72
73         if pair then
74             if rt_unknown then
75                 // ConstrainedUNPREDICTABLE case

```

```
75     X[t] = bits(datasize) UNKNOWN;           // In this case t = t2
76     elseif elsize == 32 then
77         // 32-bit load exclusive pair (atomic)
78         data = Mem[address, dbytes, acctype];
79         if BigEndian() then
80             X[t] = data<datasize-1:elsize>;
81             X[t2] = data<elsize-1:0>;
82         else
83             X[t] = data<elsize-1:0>;
84             X[t2] = data<datasize-1:elsize>;
85     else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92         X[t] = Mem[address + 0, 8, acctype];
93         X[t2] = Mem[address + 8, 8, acctype];
94     else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);
```

### 4.2.230 STNP

Store Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes*. For information about Non-temporal pair instructions, see *Load/Store Non-temporal pair*.



#### 32-bit (opc == 00)

```
STNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STNP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
STNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STNP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

#### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_STREAM;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if opc<0> == '1' then UNDEFINED;
7 integer scale = 2 + UInt(opc<1>);
8 integer datasize = 8 << scale;
9 bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

#### Operation

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
1  bits(datasize) data1;
2  bits(datasize) data2;
3  constant integer dbytes = datasize DIV 8;
4  boolean rt_unknown = FALSE;
5
6  if memop == MemOp_LOAD && t == t2 then
7      Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8      assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9      case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14  VirtualAddress base = BaseReg[n];
15  bits(64) address = VAddress(base);
16  if ! postindex then
17      address = address + offset;
18
19  case memop of
20  when MemOp_STORE
21      VCheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
22      if rt_unknown && t == n then
23          data1 = bits(datasize) UNKNOWN;
24      else
25          data1 = X[t];
26      if rt_unknown && t2 == n then
27          data2 = bits(datasize) UNKNOWN;
28      else
29          data2 = X[t2];
30      Mem[address + 0      , dbytes, acctype] = data1;
31      Mem[address + dbytes, dbytes, acctype] = data2;
32
33  when MemOp_LOAD
34      VCheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
35      data1 = Mem[address + 0      , dbytes, acctype];
36      data2 = Mem[address + dbytes, dbytes, acctype];
37      if rt_unknown then
38          data1 = bits(datasize) UNKNOWN;
39          data2 = bits(datasize) UNKNOWN;
40      X[t] = data1;
41      X[t2] = data2;
42
43  if wback then
44      base = VAAdd(base, offset);
45
46      BaseReg[n] = base;
```

### 4.2.231 STP

Store Pair of Registers calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Signed offset](#)

#### Post-index



#### 32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STP <Wt1>, <Wt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STP <Xt1>, <Xt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

#### Pre-index



#### 32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STP <Wt1>, <Wt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```


#### 64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STP <Xt1>, <Xt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
```

#### Signed offset



#### 32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STP <Wt1>, <Wt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STP <Xt1>, <Xt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STP*.

### Assembler Symbols

- <Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.  
For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.  
For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if L:opc<0> == '01' || opc == '11' then UNDEFINED;
7 boolean signed = (opc<0> != '0');
8 integer scale = 2 + UInt(opc<1>);
9 integer datasize = 8 << scale;
10 bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

### Operation

```
1 bits(datasize) data1;
2 bits(datasize) data2;
3 constant integer dbytes = datasize DIV 8;
4 boolean rt_unknown = FALSE;
5
6 boolean wb_unknown = FALSE;
7
8 if memop == MemOp_LOAD && wback && (t == n || t2 == n) && n != 31 then
9   Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
10  assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11  case c of
12    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
13    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
14    when Constraint_UNDEF UNDEFINED;
15    when Constraint_NOP EndOfInstruction();
16
17 if memop == MemOp_STORE && wback && (t == n || t2 == n) && n != 31 then
18   Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
19   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```



## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
20     case c of
21         when Constraint_NONE      rt_unknown = FALSE; // value stored is pre-writeback
22         when Constraint_UNKNOWNN  rt_unknown = TRUE;  // value stored is UNKNOWN
23         when Constraint_UNDEF     UNDEFINED;
24         when Constraint_NOP       EndOfInstruction();
25
26 if memop == MemOp_LOAD && t == t2 then
27     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
28     assert c IN {Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
29     case c of
30         when Constraint_UNKNOWNN  rt_unknown = TRUE; // result is UNKNOWN
31         when Constraint_UNDEF     UNDEFINED;
32         when Constraint_NOP       EndOfInstruction();
33
34 VirtualAddress base = BaseReg[n];
35 bits(64) address = VAddress(base);
36 if ! postindex then
37     address = address + offset;
38
39 case memop of
40     when MemOp_STORE
41         VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
42         if rt_unknown && t == n then
43             data1 = bits(datasize) UNKNOWN;
44         else
45             data1 = X[t];
46         if rt_unknown && t2 == n then
47             data2 = bits(datasize) UNKNOWN;
48         else
49             data2 = X[t2];
50         Mem[address + 0, dbytes, acctype] = data1;
51         Mem[address + dbytes, dbytes, acctype] = data2;
52
53     when MemOp_LOAD
54         VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
55         data1 = Mem[address + 0, dbytes, acctype];
56         data2 = Mem[address + dbytes, dbytes, acctype];
57         if rt_unknown then
58             data1 = bits(datasize) UNKNOWN;
59             data2 = bits(datasize) UNKNOWN;
60         if signed then
61             X[t] = SignExtend(data1, 64);
62             X[t2] = SignExtend(data2, 64);
63         else
64             X[t] = data1;
65             X[t2] = data2;
66
67 if wback then
68     if wb_unknown then
69         base = VAddress UNKNOWN;
70     else
71         base = VAAdd(base, offset);
72
73 BaseReg[n] = base;
```

### 4.2.232 STR (immediate)

Store Register (immediate) stores a word or a doubleword from a register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index



#### 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```


#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <Xt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



#### 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```


#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <Xt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



#### 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <Xt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.  
For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18         memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20         regsize = if opc<0> == '1' then 32 else 64;
21         signed = TRUE;
22
23 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```

```


19     case c of
20         when Constraint_NONE      rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN   rt_unknown = TRUE;  // value stored is UNKNOWN
22         when Constraint_UNDEF     UNDEFINED;
23         when Constraint_NOP       EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknown then
37                 data = bits(datasize) UNKNOWN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;

```

### 4.2.233 STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see *Load/Store addressing modes*.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.



#### 32-bit (size == 10)

```
STR <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STR <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STR <Xt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#2

- For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL.

Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#3

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
14 else
15 if size == '11' then
16 memop = MemOp_PREFETCH;
17 if opc<0> == '1' then UNDEFINED;
18 else
19 // sign-extending load
20 memop = MemOp_LOAD;
21 if size == '10' && opc<0> == '1' then UNDEFINED;
22 regsize = if opc<0> == '1' then 32 else 64;
23 signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11 assert c IN {Constraint_WBSUPPRESS, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
12 case c of
13 when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14 when Constraint_UNKOWN wb_unknown = TRUE; // writeback is UNKNOWN
15 when Constraint_UNDEF UNDEFINED;
16 when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20 assert c IN {Constraint_NONE, Constraint_UNKOWN, Constraint_UNDEF, Constraint_NOP};
21 case c of
22 when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23 when Constraint_UNKOWN rt_unknown = TRUE; // value stored is UNKNOWN
24 when Constraint_UNDEF UNDEFINED;
25 when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33 address = address + offset;
34
35 case memop of
36 when MemOp_STORE
37 VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38 if rt_unknown then
39 data = bits(datasize) UNKNOWN;
40 else
41 data = X[t];
42 Mem[address, datasize DIV 8, acctype] = data;
43
44 when MemOp_LOAD

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
45     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46     data = Mem[address, datasize DIV 8, acctype];
47     if signed then
48         X[t] = SignExtend(data, regsize);
49     else
50         X[t] = ZeroExtend(data, regsize);
51
52     when MemOp_PREFETCH
53         address = VAddress(base);
54         Prefetch(address, t<4:0>);
55
56 if wback then
57     if wb_unknown then
58         base = VirtualAddress UNKNOWN;
59     else
60         base = VAdd(base, offset);
61
62 BaseReg[n] = base;
```

### 4.2.234 STRB (immediate)

Store Register Byte (immediate) stores the least significant byte of a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index




```
STRB <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index




```
STRB <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



```
STRB <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STRB (immediate)*.

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"



field.

- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11 regsize = if size == '11' then 64 else 32;
12 signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18 memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20 regsize = if opc<0> == '1' then 32 else 64;
21 signed = TRUE;
22
23 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22         when Constraint_UNDEF UNDEFINED;
23         when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41

```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base, offset);
59
60 BaseReg[n] = base;
```

### 4.2.235 STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a 32-bit register to the calculated address. For information about memory accesses, see *Load/Store addressing modes*.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.



#### Extended register (option != 011)

```
STRB <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

#### Shifted register (option == 011)

```
STRB <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend specifier, encoded in "option":

option	<extend>
010	UXTW
110	SXTW
111	SXTX

<amount> Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
8
9 if opc<1> == '0' then
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
14 else
15   if size == '11' then
16     memop = MemOp_PREFETCH;
17     if opc<0> == '1' then UNDEFINED;
18   else
19     // sign-extending load
20     memop = MemOp_LOAD;
21     if size == '10' && opc<0> == '1' then UNDEFINED;
22     regsize = if opc<0> == '1' then 32 else 64;
23     signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12   case c of
13     when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14     when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15     when Constraint_UNDEF UNDEFINED;
16     when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21   case c of
22     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
24     when Constraint_UNDEF UNDEFINED;
25     when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33   address = address + offset;
34
35 case memop of
36   when MemOp_STORE
37     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38     if rt_unknown then
39       data = bits(datasize) UNKNOWN;
40     else
41       data = X[t];
42     Mem[address, datasize DIV 8, acctype] = data;
43
44   when MemOp_LOAD
45     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46     data = Mem[address, datasize DIV 8, acctype];
47     if signed then
48       X[t] = SignExtend(data, regsize);
49     else
50       X[t] = ZeroExtend(data, regsize);
51
52   when MemOp_PREFETCH
53     address = VAddress(base);
54     Prefetch(address, t<4:0>);
55
56 if wback then
57   if wb_unknown then
58     base = VirtualAddress UNKNOWN;
59   else
60     base = VAAdd(base, offset);
61
62 BaseReg[n] = base;


```

### 4.2.236 STRH (immediate)

Store Register Halfword (immediate) stores the least significant halfword of a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index




```
STRH <Wt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STRH <Wt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index




```
STRH <Wt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STRH <Wt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Unsigned offset



```
STRH <Wt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STRH <Wt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STRH (immediate)*.

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <simmm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         UNDEFINED;
16     else
17         // sign-extending load
18         memop = MemOp_LOAD;
19         if size == '10' && opc<0> == '1' then UNDEFINED;
20         regsize = if opc<0> == '1' then 32 else 64;
21         signed = TRUE;
22
23 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10    case c of
11        when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12        when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13        when Constraint_UNDEF UNDEFINED;
14        when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18     assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21         when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22         when Constraint_UNDEF UNDEFINED;
23         when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31     address = address + offset;
32
33 case memop of
34     when MemOp_STORE
35         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36         if rt_unknown then
37             data = bits(datasize) UNKNOWN;
38         else
39             data = X[t];
40         Mem[address, datasize DIV 8, acctype] = data;
41

```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
42     when MemOp_LOAD
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44         data = Mem[address, datasize DIV 8, acctype];
45         if signed then
46             X[t] = SignExtend(data, regsize);
47         else
48             X[t] = ZeroExtend(data, regsize);
49
50     when MemOp_PREFETCH
51         address = VAddress(base);
52         Prefetch(address, t<4:0>);
53
54 if wback then
55     if wb_unknown then
56         base = VirtualAddress UNKNOWN;
57     else
58         base = VAAdd(base, offset);
59
60 BaseReg[n] = base;
```

### 4.2.237 STRH (register)

Store Register Halfword (register) calculates an address from a base register value and an offset register value, and stores a halfword from a 32-bit register to the calculated address. For information about memory accesses, see *Load/Store addressing modes*.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.



```
STRH <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STRH <Wt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 if option<1> == '0' then UNDEFINED; // sub-word index
5 ExtendType extend_type = DecodeRegExtend(option);
6 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#1

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_NORMAL;
5 MemOp memop;
6 boolean signed;
7 integer regsize;
```



Chapter 4. Instruction definitions  
4.2. Base instructions

```

8
9 if opc<1> == '0' then
10 // store or zero-extending load
11 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
12 regsize = if size == '11' then 64 else 32;
13 signed = FALSE;
14 else
15 if size == '11' then
16 memop = MemOp_PREFETCH;
17 if opc<0> == '1' then UNDEFINED;
18 else
19 // sign-extending load
20 memop = MemOp_LOAD;
21 if size == '10' && opc<0> == '1' then UNDEFINED;
22 regsize = if opc<0> == '1' then 32 else 64;
23 signed = TRUE;
24
25 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 bits(64) address;
4 bits(datasize) data;
5
6 boolean wb_unknown = FALSE;
7 boolean rt_unknown = FALSE;
8
9 if memop == MemOp_LOAD && wback && n == t && n != 31 then
10 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
11 assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12 case c of
13 when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14 when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15 when Constraint_UNDEF UNDEFINED;
16 when Constraint_NOP EndOfInstruction();
17
18 if memop == MemOp_STORE && wback && n == t && n != 31 then
19 c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
20 assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
21 case c of
22 when Constraint_NONE rt_unknown = FALSE; // value stored is original value
23 when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
24 when Constraint_UNDEF UNDEFINED;
25 when Constraint_NOP EndOfInstruction();
26
27 VirtualAddress base;
28
29 base = BaseReg[n, memop == MemOp_PREFETCH];
30 address = VAddress(base);
31
32 if ! postindex then
33 address = address + offset;
34
35 case memop of
36 when MemOp_STORE
37 VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
38 if rt_unknown then
39 data = bits(datasize) UNKNOWN;
40 else
41 data = X[t];
42 Mem[address, datasize DIV 8, acctype] = data;
43
44 when MemOp_LOAD
45 VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
46 data = Mem[address, datasize DIV 8, acctype];
47 if signed then
48 X[t] = SignExtend(data, regsize);
49 else
50 X[t] = ZeroExtend(data, regsize);
51
52 when MemOp_PREFETCH
53 address = VAddress(base);
54 Prefetch(address, t<4:0>);
55
56 if wback then
57 if wb_unknown then
58 base = VirtualAddress UNKNOWN;
59 else
60 base = VAAdd(base, offset);

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
61  
62 BaseReg[n] = base;
```

### 4.2.238 STSET, STSETL

Atomic bit set on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.


- STSET has no memory ordering semantics.
- STSETL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDSET, LDSETA, LDSETAL, LDSETL. This means:

- The encodings in this description are named to match the encodings of LDSET, LDSETA, LDSETAL, LDSETL.
- The description of LDSET, LDSETA, LDSETAL, LDSETL gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDSET alias (size == 10 && R == 0)

```
STSET <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSET <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSET<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDSETL alias (size == 10 && R == 1)

```
STSETL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSETL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSETL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDSET alias (size == 11 && R == 0)

```
STSET <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSET <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSET<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDSETL alias (size == 11 && R == 1)

```
STSETL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSETL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSETL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSET](#), [LDSETA](#), [LDSETAL](#), [LDSETL](#) gives the operational pseudocode for this instruction.

### 4.2.239 STSETB, STSETLB

Atomic bit set on byte in memory, without return, atomically loads an 8-bit byte from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.


- STSETB has no memory ordering semantics.
- STSETLB stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDSETB](#), [LDSETAB](#), [LDSETALB](#), [LDSETLB](#). This means:

- The encodings in this description are named to match the encodings of [LDSETB](#), [LDSETAB](#), [LDSETALB](#), [LDSETLB](#).
- The description of [LDSETB](#), [LDSETAB](#), [LDSETALB](#), [LDSETLB](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STSETB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSETB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSETB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STSETLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSETLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSETLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSETB](#), [LDSETAB](#), [LDSETALB](#), [LDSETLB](#) gives the operational pseudocode for this instruction.

## 4.2.240 STSETH, STSETLH

Atomic bit set on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.


- STSETH has no memory ordering semantics.
- STSETLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDSETH, LDSETAH, LDSETALH, LDSETLH. This means:

- The encodings in this description are named to match the encodings of LDSETH, LDSETAH, LDSETALH, LDSETLH.
- The description of LDSETH, LDSETAH, LDSETALH, LDSETLH gives the operational pseudocode for this instruction.

### Integer (Armv8.1)



### No memory ordering (R == 0)

```
STSETH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSETH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSETH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Release (R == 1)

```
STSETLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSETLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSETLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

The description of LDSETH, LDSETAH, LDSETALH, LDSETLH gives the operational pseudocode for this instruction.

### 4.2.241 STSMAX, STSMAXL

Atomic signed maximum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers.


- STSMAX has no memory ordering semantics.
- STSMAXL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDSMAX](#), [LDSMAXA](#), [LDSMAXAL](#), [LDSMAXL](#). This means:

- The encodings in this description are named to match the encodings of [LDSMAX](#), [LDSMAXA](#), [LDSMAXAL](#), [LDSMAXL](#).
- The description of [LDSMAX](#), [LDSMAXA](#), [LDSMAXAL](#), [LDSMAXL](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDSMAX alias (size == 10 && R == 0)

```
STSMAX <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAX <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAX<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDSMAXL alias (size == 10 && R == 1)

```
STSMAXL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAXL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAXL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDSMAX alias (size == 11 && R == 0)

```
STSMAX <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAX <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAX<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDSMAXL alias (size == 11 && R == 1)

```
STSMAXL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAXL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAXL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSMAX](#), [LDSMAXA](#), [LDSMAXAL](#), [LDSMAXL](#) gives the operational pseudocode for this instruction.



### 4.2.242 STSMAXB, STSMAXB

Atomic signed maximum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers.


- STSMAXB has no memory ordering semantics.
- STSMAXB stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB. This means:

- The encodings in this description are named to match the encodings of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB.
- The description of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STSMAXB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAXB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAXB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STSMAXB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAXB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAXLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB gives the operational pseudocode for this instruction.

### 4.2.243 STSMAXH, STSMAXLH

Atomic signed maximum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as signed numbers.


- STSMAXH has no memory ordering semantics.
- STSMAXLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDSMAXH](#), [LDSMAXAH](#), [LDSMAXALH](#), [LDSMAXLH](#). This means:

- The encodings in this description are named to match the encodings of [LDSMAXH](#), [LDSMAXAH](#), [LDSMAXALH](#), [LDSMAXLH](#).
- The description of [LDSMAXH](#), [LDSMAXAH](#), [LDSMAXALH](#), [LDSMAXLH](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STSMAXH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAXH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAXH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STSMAXLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMAXLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMAXLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSMAXH](#), [LDSMAXAH](#), [LDSMAXALH](#), [LDSMAXLH](#) gives the operational pseudocode for this instruction.

### 4.2.244 STSMIN, STSMINL

Atomic signed minimum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers.


- STSMIN has no memory ordering semantics.
- STSMINL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDSMIN](#), [LDSMINA](#), [LDSMINAL](#), [LDSMINL](#). This means:

- The encodings in this description are named to match the encodings of [LDSMIN](#), [LDSMINA](#), [LDSMINAL](#), [LDSMINL](#).
- The description of [LDSMIN](#), [LDSMINA](#), [LDSMINAL](#), [LDSMINL](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDSMIN alias (size == 10 && R == 0)

```
STSMIN <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMIN <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMIN<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDSMINL alias (size == 10 && R == 1)

```
STSMINL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMINL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMINL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDSMIN alias (size == 11 && R == 0)

```
STSMIN <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMIN <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMIN<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDSMINL alias (size == 11 && R == 1)

```
STSMINL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMINL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMINL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSMIN](#), [LDSMINA](#), [LDSMINAL](#), [LDSMINL](#) gives the operational pseudocode for this instruction.

### 4.2.245 STSMINB, STSMINLB

Atomic signed minimum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers.


- STSMINB has no memory ordering semantics.
- STSMINLB stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDSMINB](#), [LDSMINAB](#), [LDSMINALB](#), [LDSMINLB](#). This means:

- The encodings in this description are named to match the encodings of [LDSMINB](#), [LDSMINAB](#), [LDSMINALB](#), [LDSMINLB](#).
- The description of [LDSMINB](#), [LDSMINAB](#), [LDSMINALB](#), [LDSMINLB](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STSMINB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMINB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMINB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STSMINLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMINLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMINLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSMINB](#), [LDSMINAB](#), [LDSMINALB](#), [LDSMINLB](#) gives the operational pseudocode for this instruction.

### 4.2.246 STSMINH, STSMINLH

Atomic signed minimum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as signed numbers.


- STSMINH has no memory ordering semantics.
- STSMINLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of [LDSMINH](#), [LDSMINAH](#), [LDSMINALH](#), [LDSMINLH](#). This means:

- The encodings in this description are named to match the encodings of [LDSMINH](#), [LDSMINAH](#), [LDSMINALH](#), [LDSMINLH](#).
- The description of [LDSMINH](#), [LDSMINAH](#), [LDSMINALH](#), [LDSMINLH](#) gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STSMINH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMINH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMINH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STSMINLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STSMINLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDSMINLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDSMINH](#), [LDSMINAH](#), [LDSMINALH](#), [LDSMINLH](#) gives the operational pseudocode for this instruction.


## 4.2.247 STTR

Store Register (unprivileged) stores a word or doubleword from a register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



### 32-bit (size == 10)

```
STTR <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
STTR <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11)

```
STTR <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
STTR <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
17 if opc<1> == '0' then
```

Chapter 4. Instruction definitions  
4.2. Base instructions

```

18 // store or zero-extending load
19 memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20 regsize = if size == '11' then 64 else 32;
21 signed = FALSE;
22 else
23   if size == '11' then
24     UNDEFINED;
25   else
26     // sign-extending load
27     memop = MemOp_LOAD;
28     if size == '10' && opc<0> == '1' then UNDEFINED;
29     regsize = if opc<0> == '1' then 32 else 64;
30     signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAdd(base, offset);
59
60 BaseReg[n] = base;

```




## 4.2.248 STTRB

Store Register Byte (unprivileged) stores a byte from a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
STTRB <Wt>, [<Xn|SP>{, #<simmm>}] // (PSTATE.C64 == '0')
```

```
STTRB <Wt>, [<Cn|CSP>{, #<simmm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <simmm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9     acctype = AccType_UNPRIV;
10 else
11     acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
17 if opc<1> == '0' then
18     // store or zero-extending load
19     memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20     regsize = if size == '11' then 64 else 32;
21     signed = FALSE;
22 else
23     if size == '11' then
24         UNDEFINED;
25     else
26         // sign-extending load
```

```

27 memop = MemOp_LOAD;
28 if size == '10' && opc<0> == '1' then UNDEFINED;
29 regsize = if opc<0> == '1' then 32 else 64;
30 signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```


### 4.2.249 STTRH

Store Register Halfword (unprivileged) stores a halfword from a 32-bit register to memory. The address that is used for the store is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of HCR\_EL2.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.



```
STTRH <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
STTRH <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3
4 unpriv_at_el1 = PSTATE.EL == EL1;
5 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H, TGE> == '11';
6
7 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
8 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
9   acctype = AccType_UNPRIV;
10 else
11   acctype = AccType_NORMAL;
12
13 MemOp memop;
14 boolean signed;
15 integer regsize;
16
17 if opc<1> == '0' then
18   // store or zero-extending load
19   memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
20   regsize = if size == '11' then 64 else 32;
21   signed = FALSE;
22 else
23   if size == '11' then
24     UNDEFINED;
25   else
26     // sign-extending load
```

```

27 memop = MemOp_LOAD;
28 if size == '10' && opc<0> == '1' then UNDEFINED;
29 regsize = if opc<0> == '1' then 32 else 64;
30 signed = TRUE;
31
32 integer datasize = 8 << scale;

```

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;

```

### 4.2.250 STUMAX, STUMAXL

Atomic unsigned maximum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers.


- STUMAX has no memory ordering semantics.
- STUMAXL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL. This means:

- The encodings in this description are named to match the encodings of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL.
- The description of LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDUMAX alias (size == 10 && R == 0)

```
STUMAX <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAX <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAX<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDUMAXL alias (size == 10 && R == 1)

```
STUMAXL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAXL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAXL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDUMAX alias (size == 11 && R == 0)

```
STUMAX <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAX <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAX<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDUMAXL alias (size == 11 && R == 1)

```
STUMAXL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAXL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAXL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDUMAX](#), [LDUMAXA](#), [LDUMAXAL](#), [LDUMAXL](#) gives the operational pseudocode for this instruction.

## 4.2.251 STUMAXB, STUMAXLB

Atomic unsigned maximum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers.


- `STUMAXB` has no memory ordering semantics.
- `STUMAXLB` stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of `LDUMAXB`, `LDUMAXAB`, `LDUMAXALB`, `LDUMAXLB`. This means:

- The encodings in this description are named to match the encodings of `LDUMAXB`, `LDUMAXAB`, `LDUMAXALB`, `LDUMAXLB`.
- The description of `LDUMAXB`, `LDUMAXAB`, `LDUMAXALB`, `LDUMAXLB` gives the operational pseudocode for this instruction.

### Integer (Armv8.1)



### No memory ordering (R == 0)

```
STUMAXB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAXB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAXB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Release (R == 1)

```
STUMAXLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAXLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAXLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

The description of `LDUMAXB`, `LDUMAXAB`, `LDUMAXALB`, `LDUMAXLB` gives the operational pseudocode for this instruction.

### 4.2.252 STUMAXH, STUMAXLH

Atomic unsigned maximum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the larger value back to memory, treating the values as unsigned numbers.


- STUMAXH has no memory ordering semantics.
- STUMAXLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH. This means:

- The encodings in this description are named to match the encodings of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH.
- The description of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STUMAXH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAXH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAXH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STUMAXLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMAXLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMAXLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH gives the operational pseudocode for this instruction.



### 4.2.253 STUMIN, STUMINL

Atomic unsigned minimum on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers.


- STUMIN has no memory ordering semantics.
- STUMINL stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDUMIN, LDUMINA, LDUMINAL, LDUMINL. This means:

- The encodings in this description are named to match the encodings of LDUMIN, LDUMINA, LDUMINAL, LDUMINL.
- The description of LDUMIN, LDUMINA, LDUMINAL, LDUMINL gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### 32-bit LDUMIN alias (size == 10 && R == 0)

```
STUMIN <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMIN <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMIN<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 32-bit LDUMINL alias (size == 10 && R == 1)

```
STUMINL <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMINL <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMINL<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDUMIN alias (size == 11 && R == 0)

```
STUMIN <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMIN <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMIN<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### 64-bit LDUMINL alias (size == 11 && R == 1)

```
STUMINL <Xs>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMINL <Xs>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMINL<Xs>, XZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xs> Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of [LDUMIN](#), [LDUMINA](#), [LDUMINAL](#), [LDUMINL](#) gives the operational pseudocode for this instruction.

### 4.2.254 STUMINB, STUMINLB

Atomic unsigned minimum on byte in memory, without return, atomically loads an 8-bit byte from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers.


- `STUMINB` has no memory ordering semantics.
- `STUMINLB` stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of `LDUMINB`, `LDUMINAB`, `LDUMINALB`, `LDUMINLB`. This means:

- The encodings in this description are named to match the encodings of `LDUMINB`, `LDUMINAB`, `LDUMINALB`, `LDUMINLB`.
- The description of `LDUMINB`, `LDUMINAB`, `LDUMINALB`, `LDUMINLB` gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STUMINB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMINB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMINB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STUMINLB <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMINLB <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMINLB<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of `LDUMINB`, `LDUMINAB`, `LDUMINALB`, `LDUMINLB` gives the operational pseudocode for this instruction.

### 4.2.255 STUMINH, STUMINLH

Atomic unsigned minimum on halfword in memory, without return, atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers.


- STUMINH has no memory ordering semantics.
- STUMINLH stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

This is an alias of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH. This means:

- The encodings in this description are named to match the encodings of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH.
- The description of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH gives the operational pseudocode for this instruction.

#### Integer (Armv8.1)



#### No memory ordering (R == 0)

```
STUMINH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMINH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMINH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Release (R == 1)

```
STUMINLH <Ws>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STUMINLH <Ws>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

is equivalent to

```
LDUMINLH<Ws>, WZR, <Addressing_Mode>
```

and is always the preferred disassembly.

#### Assembler Symbols


- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

The description of LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH gives the operational pseudocode for this instruction.

### 4.2.256 STUR

Store Register (unscaled) calculates an address from a base register value and an immediate offset, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
STUR <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
STUR <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STUR <Xt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
STUR <Xt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        memop = MemOp_PREFETCH;
16        if opc<0> == '1' then UNDEFINED;
17    else
18        // sign-extending load
19        memop = MemOp_LOAD;
20        if size == '10' && opc<0> == '1' then UNDEFINED;
21        regsize = if opc<0> == '1' then 32 else 64;
22        signed = TRUE;
23
24 integer datasize = 8 << scale;
```

#### Operation


## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
10  case c of
11    when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
12    when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
13    when Constraint_UNDEF UNDEFINED;
14    when Constraint_NOP EndOfInstruction();
15
16 if memop == MemOp_STORE && wback && n == t && n != 31 then
17   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19   case c of
20     when Constraint_NONE rt_unknown = FALSE; // value stored is original value
21     when Constraint_UNKNOWN rt_unknown = TRUE; // value stored is UNKNOWN
22     when Constraint_UNDEF UNDEFINED;
23     when Constraint_NOP EndOfInstruction();
24
25 VirtualAddress base;
26
27 base = BaseReg[n, memop == MemOp_PREFETCH];
28 address = VAddress(base);
29
30 if ! postindex then
31   address = address + offset;
32
33 case memop of
34   when MemOp_STORE
35     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36     if rt_unknown then
37       data = bits(datasize) UNKNOWN;
38     else
39       data = X[t];
40     Mem[address, datasize DIV 8, acctype] = data;
41
42   when MemOp_LOAD
43     VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44     data = Mem[address, datasize DIV 8, acctype];
45     if signed then
46       X[t] = SignExtend(data, regsize);
47     else
48       X[t] = ZeroExtend(data, regsize);
49
50   when MemOp_PREFETCH
51     address = VAddress(base);
52     Prefetch(address, t<4:0>);
53
54 if wback then
55   if wb_unknown then
56     base = VirtualAddress UNKNOWN;
57   else
58     base = VAAdd(base, offset);
59
60 BaseReg[n] = base;
```

## 4.2.257 STURB

Store Register Byte (unscaled) calculates an address from a base register value and an immediate offset, and stores a byte to the calculated address, from a 32-bit register. For information about memory accesses, see *Load/Store addressing modes*.



```
STURB <Wt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
STURB <Wt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14     if size == '11' then
15         memop = MemOp_PREFETCH;
16         if opc<0> == '1' then UNDEFINED;
17     else
18         // sign-extending load
19         memop = MemOp_LOAD;
20         if size == '10' && opc<0> == '1' then UNDEFINED;
21         regsize = if opc<0> == '1' then 32 else 64;
22         signed = TRUE;
23
24 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
10     case c of
11         when Constraint_WBSUPPRESS wback = FALSE;           // writeback is suppressed
12         when Constraint_UNKNOWNN   wb_unknown = TRUE;      // writeback is UNKNOWNN
13         when Constraint_UNDEF      UNDEFINED;
14         when Constraint_NOP        EndOfInstruction();
15
16     if memop == MemOp_STORE && wback && n == t && n != 31 then
17         c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18         assert c IN {Constraint_NONE, Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
19         case c of
20             when Constraint_NONE     rt_unknownn = FALSE; // value stored is original value
21             when Constraint_UNKNOWNN rt_unknownn = TRUE;  // value stored is UNKNOWNN
22             when Constraint_UNDEF     UNDEFINED;
23             when Constraint_NOP       EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknownn then
37                 data = bits(datasize) UNKNOWNN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWNN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;
```



## 4.2.258 STURH

Store Register Halfword (unscaled) calculates an address from a base register value and an immediate offset, and stores a halfword to the calculated address, from a 32-bit register. For information about memory accesses, see *Load/Store addressing modes*.



```
STURH <Wt>, [<Xn|SP>{, #<simmm>}] // (PSTATE.C64 == '0')
```

```
STURH <Wt>, [<Cn|CSP>{, #<simmm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(size);
4 bits(64) offset = SignExtend(imm9, 64);
```

### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <simmm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_NORMAL;
4 MemOp memop;
5 boolean signed;
6 integer regsize;
7
8 if opc<1> == '0' then
9     // store or zero-extending load
10    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
11    regsize = if size == '11' then 64 else 32;
12    signed = FALSE;
13 else
14    if size == '11' then
15        memop = MemOp_PREFETCH;
16        if opc<0> == '1' then UNDEFINED;
17    else
18        // sign-extending load
19        memop = MemOp_LOAD;
20        if size == '10' && opc<0> == '1' then UNDEFINED;
21        regsize = if opc<0> == '1' then 32 else 64;
22        signed = TRUE;
23
24 integer datasize = 8 << scale;
```

### Operation

```
1 bits(64) address;
2 bits(datasize) data;
3
4 boolean wb_unknown = FALSE;
5 boolean rt_unknown = FALSE;
6
7 if memop == MemOp_LOAD && wback && n == t && n != 31 then
8     c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
9     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
```


```

10     case c of
11         when Constraint_WBSUPPRESS wback = FALSE;           // writeback is suppressed
12         when Constraint_UNKNOWNN   wb_unknown = TRUE;       // writeback is UNKNOWNN
13         when Constraint_UNDEF      UNDEFINED;
14         when Constraint_NOP        EndOfInstruction();
15
16     if memop == MemOp_STORE && wback && n == t && n != 31 then
17         c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
18         assert c IN {Constraint_NONE, Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
19         case c of
20             when Constraint_NONE     rt_unknownn = FALSE; // value stored is original value
21             when Constraint_UNKNOWNN rt_unknownn = TRUE;  // value stored is UNKNOWNN
22             when Constraint_UNDEF    UNDEFINED;
23             when Constraint_NOP      EndOfInstruction();
24
25     VirtualAddress base;
26
27     base = BaseReg[n, memop == MemOp_PREFETCH];
28     address = VAddress(base);
29
30     if ! postindex then
31         address = address + offset;
32
33     case memop of
34         when MemOp_STORE
35             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
36             if rt_unknownn then
37                 data = bits(datasize) UNKNOWNN;
38             else
39                 data = X[t];
40             Mem[address, datasize DIV 8, acctype] = data;
41
42         when MemOp_LOAD
43             VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
44             data = Mem[address, datasize DIV 8, acctype];
45             if signed then
46                 X[t] = SignExtend(data, regsize);
47             else
48                 X[t] = ZeroExtend(data, regsize);
49
50         when MemOp_PREFETCH
51             address = VAddress(base);
52             Prefetch(address, t<4:0>);
53
54     if wback then
55         if wb_unknown then
56             base = VirtualAddress UNKNOWNN;
57         else
58             base = VAAdd(base, offset);
59
60     BaseReg[n] = base;

```

### 4.2.259 STXP

Store Exclusive Pair of registers stores two 32-bit words or two 64-bit doublewords from two registers to a memory location if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. A 32-bit pair requires the address to be doubleword aligned and is single-copy atomic at doubleword granularity. A 64-bit pair requires the address to be quadword aligned and, if the Store-Exclusive succeeds, it causes a single-copy atomic update of the 128-bit memory location being updated. For information about memory accesses see *Load/Store addressing modes*.



#### 32-bit (sz == 0)

```
STXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STXP <Ws>, <Wt1>, <Wt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (sz == 1)

```
STXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STXP <Ws>, <Xt1>, <Xt2>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = TRUE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 32 << UInt(sz);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STXP*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Wt1> Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Wt2> Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

#### Operation

```

1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknownn = FALSE;
4 boolean rn_unknownn = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWNN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWNN    rt_unknownn = TRUE;    // result is UNKNOWNN
11        when Constraint_UNDEF        UNDEFINED;
12        when Constraint_NOP          EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWNN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWNN    rt_unknownn = TRUE;    // store UNKNOWNN value
20            when Constraint_NONE        rt_unknownn = FALSE;    // store original value
21            when Constraint_UNDEF        UNDEFINED;
22            when Constraint_NOP          EndOfInstruction();
23         if s == n && n != 31 then
24             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25             assert c IN {Constraint_UNKNOWNN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26             case c of
27                when Constraint_UNKNOWNN    rn_unknownn = TRUE;    // address is UNKNOWNN
28                when Constraint_NONE        rn_unknownn = FALSE;    // address is original base
29                when Constraint_UNDEF        UNDEFINED;
30                when Constraint_NOP          EndOfInstruction();
31
32 VirtualAddress base;
33 if rn_unknownn then
34     base = VirtualAddress UNKNOWNN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknownn then
44             data = bits(datasize) UNKNOWNN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52 bit status = '1';

```


```

53 // Check whether the Exclusives monitors are set to include the
54 // physical memory locations corresponding to virtual address
55 // range [address, address+dbytes-1].
56 if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57 // This atomic write will be rejected if it does not refer
58 // to the same physical locations after address translation.
59 Mem[address, dbytes, acctype] = data;
60 status = ExclusiveMonitorsStatus();
61 X[s] = ZeroExtend(status, 32);
62
63 when MemOp_LOAD
64 VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65 // Tell the Exclusives monitors to record a sequence of one or more atomic
66 // memory reads from virtual address range [address, address+dbytes-1].
67 // The Exclusives monitor will only be set if all the reads are from the
68 // same dbytes-aligned physical address, to allow for the possibility of
69 // an atomicity break if the translation is changed between reads.
70 AArch64.SetExclusiveMonitors(address, dbytes);
71
72 if pair then
73   if rt_unknown then
74     // ConstrainedUNPREDICTABLE case
75     X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76   elsif elsize == 32 then
77     // 32-bit load exclusive pair (atomic)
78     data = Mem[address, dbytes, acctype];
79     if BigEndian() then
80       X[t] = data<datasize-1:elsize>;
81       X[t2] = data<elsize-1:0>;
82     else
83       X[t] = data<elsize-1:0>;
84       X[t2] = data<datasize-1:elsize>;
85   else // elsize == 64
86     // 64-bit load exclusive pair (not atomic),
87     // but must be 128-bit aligned
88     if address != Align(address, dbytes) then
89       iswrite = FALSE;
90       secondstage = FALSE;
91       AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92     X[t] = Mem[address + 0, 8, acctype];
93     X[t2] = Mem[address + 8, 8, acctype];
94   else
95     data = Mem[address, dbytes, acctype];
96     X[t] = ZeroExtend(data, regsize);

```

### 4.2.260 STXR

Store Exclusive Register stores a 32-bit word or a 64-bit doubleword from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. For information about memory accesses see *Load/Store addressing modes*.



#### 32-bit (size == 10)

```
STXR <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STXR <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11)

```
STXR <Ws>, <Xt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STXR <Ws>, <Xt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STXR*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.

- <Ws> is not updated.

Accessing an address that is not aligned to the size of the data being accessed causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

### Operation

```

1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknown = FALSE;
4 boolean rn_unknown = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11        when Constraint_UNDEF      UNDEFINED;
12        when Constraint_NOP        EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
20            when Constraint_NONE      rt_unknown = FALSE;    // store original value
21            when Constraint_UNDEF      UNDEFINED;
22            when Constraint_NOP        EndOfInstruction();
23         if s == n && n != 31 then
24             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
25             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
26             case c of
27                when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
28                when Constraint_NONE      rn_unknown = FALSE;    // address is original base
29                when Constraint_UNDEF      UNDEFINED;
30                when Constraint_NOP        EndOfInstruction();
31
32 VirtualAddress base;
33 if rn_unknown then
34     base = VirtualAddress UNKNOWN;
35 else
36     base = BaseReg[n];
37
38 bits(64) address = VAddress(base);
39
40 case memop of
41     when MemOp_STORE
42         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
43         if rt_unknown then
44             data = bits(datasize) UNKNOWN;
45         elsif pair then
46             bits(datasize DIV 2) e11 = X[t];
47             bits(datasize DIV 2) e12 = X[t2];
48             data = if BigEndian() then e11 : e12 else e12 : e11;
49         else
50             data = X[t];
51
52         bit status = '1';
53         // Check whether the Exclusives monitors are set to include the
54         // physical memory locations corresponding to virtual address
55         // range [address, address+dbytes-1].
56         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
57             // This atomic write will be rejected if it does not refer
58             // to the same physical locations after address translation.
59             Mem[address, dbytes, acctype] = data;
60             status = ExclusiveMonitorsStatus();
61             X[s] = ZeroExtend(status, 32);
62
63     when MemOp_LOAD
64         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
65         // Tell the Exclusives monitors to record a sequence of one or more atomic
66         // memory reads from virtual address range [address, address+dbytes-1].

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
67 // The Exclusives monitor will only be set if all the reads are from the
68 // same dbytes-aligned physical address, to allow for the possibility of
69 // an atomicity break if the translation is changed between reads.
70 AArch64.SetExclusiveMonitors(address, dbytes);
71
72 if pair then
73     if rt_unknown then
74         // ConstrainedUNPREDICTABLE case
75         X[t] = bits(datasize) UNKNOWN; // In this case t = t2
76     elsif elsize == 32 then
77         // 32-bit load exclusive pair (atomic)
78         data = Mem[address, dbytes, acctype];
79         if BigEndian() then
80             X[t] = data<datasize-1:elsize>;
81             X[t2] = data<elsize-1:0>;
82         else
83             X[t] = data<elsize-1:0>;
84             X[t2] = data<datasize-1:elsize>;
85     else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92         X[t] = Mem[address + 0, 8, acctype];
93         X[t2] = Mem[address + 8, 8, acctype];
94     else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);
```



### 4.2.261 STXRB

Store Exclusive Register Byte stores a byte from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic.

For information about memory accesses see *Load/Store addressing modes*.



```
STXRB <Ws>, <Wt>, [<Xn|SP>{, #0}] // (PSTATE.C64 == '0')
```

```
STXRB <Ws>, <Wt>, [<Cn|CSP>{, #0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs); // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STXRB*.

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

If AArch64.ExclusiveMonitorsPass() returns FALSE and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

#### Operation

Chapter 4. Instruction definitions  
4.2. Base instructions

```

1  bits(datasize) data;
2  constant integer dbytes = datasize DIV 8;
3  boolean rt_unknown = FALSE;
4  boolean rn_unknown = FALSE;
5
6  if memop == MemOp_LOAD && pair && t == t2 then
7      Constraint c = ConstrainUnpredictable(Unpredictable_LDOVERLAP);
8      assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9      case c of
10         when Constraint_UNKNOWN      rt_unknown = TRUE;    // result is UNKNOWN
11         when Constraint_UNDEF         UNDEFINED;
12         when Constraint_NOP           EndOfInstruction();
13
14  if memop == MemOp_STORE then
15      if s == t || (pair && s == t2) then
16          Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17          assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18          case c of
19             when Constraint_UNKNOWN      rt_unknown = TRUE;    // store UNKNOWN value
20             when Constraint_NONE         rt_unknown = FALSE;   // store original value
21             when Constraint_UNDEF         UNDEFINED;
22             when Constraint_NOP           EndOfInstruction();
23
24         if s == n && n != 31 then
25             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
26             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
27             case c of
28                 when Constraint_UNKNOWN      rn_unknown = TRUE;    // address is UNKNOWN
29                 when Constraint_NONE         rn_unknown = FALSE;   // address is original base
30                 when Constraint_UNDEF         UNDEFINED;
31                 when Constraint_NOP           EndOfInstruction();
32
33  VirtualAddress base;
34  if rn_unknown then
35      base = VirtualAddress UNKNOWN;
36  else
37      base = BaseReg[n];
38
39  bits(64) address = VAddress(base);
40
41  case memop of
42      when MemOp_STORE
43          VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
44          if rt_unknown then
45              data = bits(datasize) UNKNOWN;
46          elsif pair then
47              bits(datasize DIV 2) e11 = X[t];
48              bits(datasize DIV 2) e12 = X[t2];
49              data = if BigEndian() then e11 : e12 else e12 : e11;
50          else
51              data = X[t];
52
53          bit status = '1';
54          // Check whether the Exclusives monitors are set to include the
55          // physical memory locations corresponding to virtual address
56          // range [address, address+dbytes-1].
57          if AArch64.ExclusiveMonitorsPass(address, dbytes) then
58              // This atomic write will be rejected if it does not refer
59              // to the same physical locations after address translation.
60              Mem[address, dbytes, acctype] = data;
61              status = ExclusiveMonitorsStatus();
62              X[s] = ZeroExtend(status, 32);
63
64      when MemOp_LOAD
65          VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
66          // Tell the Exclusives monitors to record a sequence of one or more atomic
67          // memory reads from virtual address range [address, address+dbytes-1].
68          // The Exclusives monitor will only be set if all the reads are from the
69          // same dbytes-aligned physical address, to allow for the possibility of
70          // an atomicity break if the translation is changed between reads.
71          AArch64.SetExclusiveMonitors(address, dbytes);
72
73          if pair then
74              if rt_unknown then
75                  // ConstrainedUNPREDICTABLE case
76                  X[t] = bits(datasize) UNKNOWN;    // In this case t = t2
77              elsif elsize == 32 then
78                  // 32-bit load exclusive pair (atomic)
79                  data = Mem[address, dbytes, acctype];
80                  if BigEndian() then
81                      X[t] = data<datasize-1:elsize>;
82                      X[t2] = data<elsize-1:0>;
83                  else


```

```
83         X[t] = data<elsize-1:0>;
84         X[t2] = data<datasize-1:elsize>;
85     else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92         X[t] = Mem[address + 0, 8, acctype];
93         X[t2] = Mem[address + 8, 8, acctype];
94     else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);
```

### 4.2.262 STXRH

Store Exclusive Register Halfword stores a halfword from a register to memory if the PE has exclusive access to the memory address, and returns a status value of 0 if the store was successful, or of 1 if no store was performed. See *Synchronization and semaphores*. The memory access is atomic.

For information about memory accesses see *Load/Store addressing modes*.



```
STXRH <Ws>, <Wt>, [<Xn|SP>{,#0}] // (PSTATE.C64 == '0')
```

```
STXRH <Ws>, <Wt>, [<Cn|CSP>{,#0}] // (PSTATE.C64 == '1')
```

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2); // ignored by load/store single register
4 integer s = UInt(Rs);   // ignored by all loads and store-release
5
6 AccType acctype = if o0 == '1' then AccType_ORDEREDATOMIC else AccType_ATOMIC;
7 boolean pair = FALSE;
8 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
9 integer elsize = 8 << UInt(size);
10 integer regsize = if elsize == 64 then 64 else 32;
11 integer datasize = if pair then elsize * 2 else elsize;
```

#### Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field. The value returned is:

**0**

If the operation updates memory.

**1**

If the operation fails to update memory.

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Aborts and alignment

If a synchronous Data Abort exception is generated by the execution of this instruction:

- Memory is not updated.
- <Ws> is not updated.

A non halfword-aligned memory address causes an Alignment fault Data Abort exception to be generated, subject to the following rules:

- If AArch64.ExclusiveMonitorsPass() returns TRUE, the exception is generated.
- Otherwise, it is IMPLEMENTATION DEFINED whether the exception is generated.

If `AArch64.ExclusiveMonitorsPass()` returns `FALSE` and the memory address, if accessed, would generate a synchronous Data Abort exception, it is IMPLEMENTATION DEFINED whether the exception is generated.

### Operation

```


1 bits(datasize) data;
2 constant integer dbytes = datasize DIV 8;
3 boolean rt_unknownn = FALSE;
4 boolean rn_unknownn = FALSE;
5
6 if memop == MemOp_LOAD && pair && t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWN    rt_unknownn = TRUE;    // result is UNKNOWN
11        when Constraint_UNDEF       UNDEFINED;
12        when Constraint_NOP         EndOfInstruction();
13
14 if memop == MemOp_STORE then
15     if s == t || (pair && s == t2) then
16         Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
17         assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
18         case c of
19            when Constraint_UNKNOWN    rt_unknownn = TRUE;    // store UNKNOWN value
20            when Constraint_NONE       rt_unknownn = FALSE;   // store original value
21            when Constraint_UNDEF       UNDEFINED;
22            when Constraint_NOP         EndOfInstruction();
23
24         if s == n && n != 31 then
25             Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
26             assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
27             case c of
28                when Constraint_UNKNOWN    rn_unknownn = TRUE;    // address is UNKNOWN
29                when Constraint_NONE       rn_unknownn = FALSE;   // address is original base
30                when Constraint_UNDEF       UNDEFINED;
31                when Constraint_NOP         EndOfInstruction();
32
33 VirtualAddress base;
34 if rn_unknownn then
35     base = VirtualAddress UNKNOWN;
36 else
37     base = BaseReg[n];
38
39 bits(64) address = VAddress(base);
40
41 case memop of
42     when MemOp_STORE
43         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
44         if rt_unknownn then
45             data = bits(datasize) UNKNOWN;
46         elsif pair then
47             bits(datasize DIV 2) e11 = X[t];
48             bits(datasize DIV 2) e12 = X[t2];
49             data = if BigEndian() then e11 : e12 else e12 : e11;
50         else
51             data = X[t];
52
53         bit status = '1';
54         // Check whether the Exclusives monitors are set to include the
55         // physical memory locations corresponding to virtual address
56         // range [address, address+dbytes-1].
57         if AArch64.ExclusiveMonitorsPass(address, dbytes) then
58             // This atomic write will be rejected if it does not refer
59             // to the same physical locations after address translation.
60             Mem[address, dbytes, acctype] = data;
61             status = ExclusiveMonitorsStatus();
62             X[s] = ZeroExtend(status, 32);
63
64     when MemOp_LOAD
65         VACheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
66         // Tell the Exclusives monitors to record a sequence of one or more atomic
67         // memory reads from virtual address range [address, address+dbytes-1].
68         // The Exclusives monitor will only be set if all the reads are from the
69         // same dbytes-aligned physical address, to allow for the possibility of
70         // an atomicity break if the translation is changed between reads.
71         AArch64.SetExclusiveMonitors(address, dbytes);
72
73         if pair then
74             if rt_unknownn then
75                 // ConstrainedUNPREDICTABLE case
76                 X[t] = bits(datasize) UNKNOWN;    // In this case t = t2
77             elsif elsize == 32 then
78                 // 32-bit load exclusive pair (atomic)

```

```
78     data = Mem[address, dbytes, acctype];
79     if BigEndian() then
80         X[t] = data<datasize-1:elsize>;
81         X[t2] = data<elsize-1:0>;
82     else
83         X[t] = data<elsize-1:0>;
84         X[t2] = data<datasize-1:elsize>;
85     else // elsize == 64
86         // 64-bit load exclusive pair (not atomic),
87         // but must be 128-bit aligned
88         if address != Align(address, dbytes) then
89             iswrite = FALSE;
90             secondstage = FALSE;
91             AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
92         X[t] = Mem[address + 0, 8, acctype];
93         X[t2] = Mem[address + 8, 8, acctype];
94     else
95         data = Mem[address, dbytes, acctype];
96         X[t] = ZeroExtend(data, regsize);
```

### 4.2.263 SUB (extended register)

Subtract (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value, and writes the result to the destination register. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword.



#### 32-bit (sf == 0)

```
SUB <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

#### 64-bit (sf == 1)

```
SUB <Xd|SP>, <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7 ExtendType extend_type = DecodeRegExtend(option);
8 integer shift = UInt(imm3);
9 if shift > 4 then UNDEFINED;
```

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option":

option	<R>
00x	W
010	W
x11	X
10x	W
110	W
- <m> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
- <extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	LSL UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	LSL UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

### Operation

```


1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = ExtendReg(m, extend_type, shift);
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8     operand2 = NOT(operand2);
9     carry_in = '1';
10 else
11     carry_in = '0';
12
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15 if setflags then
16     PSTATE.<N,Z,C,V> = nzcvc;
17
18 if d == 31 && !setflags then
19     SP[] = result;
20 else
21     X[d] = result;

```



### 4.2.264 SUB (immediate)

Subtract (immediate) subtracts an optionally-shifted immediate value from a register value, and writes the result to the destination register.



#### 32-bit (sf == 0)

```
SUB <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
```

#### 64-bit (sf == 1)

```
SUB <Xd|SP>, <Xn|SP>, #<imm>{, <shift>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean sub_op = (op == '1');
5 boolean setflags = (S == '1');
6 bits(datasize) imm;
7
8 case sh of
9   when '0' imm = ZeroExtend(imm12, datasize);
10  when '1' imm = ZeroExtend(imm12 : Zeros(12), datasize);
```

#### Assembler Symbols

- <Wd|WSP> Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xd|SP> Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- <shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift>
0	LSL #0
1	LSL #12


#### Operation

```
1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = imm;
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8   operand2 = NOT(operand2);
9   carry_in = '1';
10 else
11   carry_in = '0';
12
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15 if setflags then
16   PSTATE.<N,Z,C,V> = nzcvc;
17
18 if d == 31 && !setflags then
19   SP[] = result;
20 else
21   X[d] = result;
```

### 4.2.265 SUB (shifted register)

Subtract (shifted register) subtracts an optionally-shifted register value from a register value, and writes the result to the destination register.

This instruction is used by the alias [NEG \(shifted register\)](#).



#### 32-bit (sf == 0)

```
SUB <Wd>, <Wn>, <Wm>{, <shift>#<amount>}
```

#### 64-bit (sf == 1)

```
SUB <Xd>, <Xn>, <Xm>{, <shift>#<amount>}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7
8 if shift == '11' then UNDEFINED;
9 if sf == '0' && imm6<5> == '1' then UNDEFINED;
10
11 ShiftType shift_type = DecodeShift(shift);
12 integer shift_amount = UInt(imm6);
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.  
For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">NEG (shifted register)</a>	Rn == '111111'


### Operation

```
1 bits(datasize) result;  
2 bits(datasize) operand1 = X[n];  
3 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);  
4 bits(4) nzcvc;  
5 bit carry_in;  
6  
7 if sub_op then  
8     operand2 = NOT(operand2);  
9     carry_in = '1';  
10 else  
11     carry_in = '0';  
12  
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);  
14  
15 if setflags then  
16     PSTATE.<N,Z,C,V> = nzcvc;  
17  
18 X[d] = result;
```

### 4.2.266 SUBS (extended register)

Subtract (extended register), setting flags, subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value, and writes the result to the destination register. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result.

This instruction is used by the alias [CMP \(extended register\)](#).



#### 32-bit (sf == 0)

```
SUBS <Wd>, <Wn|WSP>, <Wm>{, <extend>{#<amount>}}
```

#### 64-bit (sf == 1)

```
SUBS <Xd>, <Xn|SP>, <R><m>{, <extend>{#<amount>}}
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7 ExtendType extend_type = DecodeRegExtend(option);
8 integer shift = UInt(imm3);
9 if shift > 4 then UNDEFINED;
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option":

option	<R>
00x	W
010	W
x11	X
10x	W
110	W
- <m> Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.
- <extend> For the 32-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	LSL UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

For the 64-bit variant: is the extension to be applied to the second source operand, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	LSL UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

<amount> Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.

#### Alias Conditions

Alias	Is preferred when
<a href="#">CMP (extended register)</a>	Rd == '11111'

#### Operation


```

1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = ExtendReg(m, extend_type, shift);
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8     operand2 = NOT(operand2);
9     carry_in = '1';
10 else
11     carry_in = '0';
12
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);
14
15 if setflags then
16     PSTATE.<N,Z,C,V> = nzcvc;
17
18 if d == 31 && !setflags then
19     SP[] = result;
20 else
21     X[d] = result;
```

### 4.2.267 SUBS (immediate)

Subtract (immediate), setting flags, subtracts an optionally-shifted immediate value from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias [CMP \(immediate\)](#).



#### 32-bit (sf == 0)

```
SUBS <Wd>, <Wn|WSP>, #<imm>{, <shift>}
```

#### 64-bit (sf == 1)

```
SUBS <Xd>, <Xn|SP>, #<imm>{, <shift>}
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4 boolean sub_op = (op == '1');
5 boolean setflags = (S == '1');
6 bits(datasize) imm;
7
8 case sh of
9   when '0' imm = ZeroExtend(imm12, datasize);
10  when '1' imm = ZeroExtend(imm12 : Zeros(12), datasize);

```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
- <imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.
- <shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift>
0	LSL #0
1	LSL #12

#### Alias Conditions

Alias	Is preferred when
<a href="#">CMP (immediate)</a>	Rd == '111111'

#### Operation

```

1 bits(datasize) result;
2 bits(datasize) operand1 = if n == 31 then SP[] else X[n];
3 bits(datasize) operand2 = imm;
4 bits(4) nzcvc;
5 bit carry_in;
6
7 if sub_op then
8   operand2 = NOT(operand2);
9   carry_in = '1';
10 else
11   carry_in = '0';

```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
12  
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);  
14  
15 if setflags then  
16     PSTATE.<N,Z,C,V> = nzcvc;  
17  
18 if d == 31 && !setflags then  
19     SP[] = result;  
20 else  
21     X[d] = result;
```

### 4.2.268 SUBS (shifted register)

Subtract (shifted register), setting flags, subtracts an optionally-shifted register value from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the aliases [CMP \(shifted register\)](#), and [NEGS](#).



#### 32-bit (sf == 0)

SUBS <Wd>, <Wn>, <Wm>{, <shift>#<amount>}

#### 64-bit (sf == 1)

SUBS <Xd>, <Xn>, <Xm>{, <shift>#<amount>}

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer datasize = if sf == '1' then 64 else 32;
5 boolean sub_op = (op == '1');
6 boolean setflags = (S == '1');
7
8 if shift == '11' then UNDEFINED;
9 if sf == '0' && imm6<5> == '1' then UNDEFINED;
10
11 ShiftType shift_type = DecodeShift(shift);
12 integer shift_amount = UInt(imm6);
    
```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

- <amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.  
 For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">CMP (shifted register)</a>	Rd == '111111'
<a href="#">NEGS</a>	Rn == '111111' && Rd != '111111'



### Operation

```
1 bits(datasize) result;  
2 bits(datasize) operand1 = X[n];  
3 bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);  
4 bits(4) nzcvc;  
5 bit carry_in;  
6  
7 if sub_op then  
8     operand2 = NOT(operand2);  
9     carry_in = '1';  
10 else  
11     carry_in = '0';  
12  
13 (result, nzcvc) = AddWithCarry(operand1, operand2, carry_in);  
14  
15 if setflags then  
16     PSTATE.<N,Z,C,V> = nzcvc;  
17  
18 X[d] = result;
```

### 4.2.269 SVC

Supervisor Call causes an exception to be taken to EL1.

On executing an `svc` instruction, the PE records the exception as a Supervisor Call exception in `ESR_ELx`, using the EC value 0x15, and the value of the immediate argument.



```
SVC #<imm>
```

```
1 bits(16) imm = imm16;
```

#### Assembler Symbols

<imm> Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

#### Operation

```
1 AArch64.CallSupervisor(imm);
```

### 4.2.270 SWP, SWPA, SWPAL, SWPL


Swap word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, `SWPA` and `SWPAL` load from memory with acquire semantics.
- `SWPL` and `SWPAL` store to memory with release semantics.
- `SWP` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

#### Integer (Armv8.1)



#### 32-bit SWP (size == 10 && A == 0 && R == 0)

```
SWP <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWP <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit SWPA (size == 10 && A == 1 && R == 0)

```
SWPA <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPA <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit SWPAL (size == 10 && A == 1 && R == 1)

```
SWPAL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPAL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit SWPL (size == 10 && A == 0 && R == 1)

```
SWPL <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPL <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit SWP (size == 11 && A == 0 && R == 0)

```
SWP <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWP <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit SWPA (size == 11 && A == 1 && R == 0)

```
SWPA <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPA <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit SWPAL (size == 11 && A == 1 && R == 1)

```
SWPAL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPAL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 64-bit SWPL (size == 11 && A == 0 && R == 1)

```

SWPL <Xs>, <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')

SWPL <Xs>, <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')

1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;

```

### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xs> Is the 64-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Xt> Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

### Operation

```

1 bits(64) address;
2 bits(datasize) data;
3 bits(datasize) store_value;
4
5 store_value = X[s];
6
7 VirtualAddress base = BaseReg[n];
8 data = MemAtomic(base, MemAtomicOp_SWP, store_value, ldacctype, stacctype);
9
10 X[t] = ZeroExtend(data, regsize);

```

### 4.2.271 SWPB, SWPAB, SWPALB, SWPLB


Swap byte in memory atomically loads an 8-bit byte from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, `SWPAB` and `SWPALB` load from memory with acquire semantics.
- `SWPLB` and `SWPALB` store to memory with release semantics.
- `SWPB` has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

#### Integer (Armv8.1)



#### SWPAB (A == 1 && R == 0)

```
SWPAB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPAB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPALB (A == 1 && R == 1)

```
SWPALB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPALB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPB (A == 0 && R == 0)

```
SWPB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPLB (A == 0 && R == 1)

```
SWPLB <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPLB <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
1 bits(64) address;  
2 bits(datasize) data;  
3 bits(datasize) store_value;  
4  
5 store_value = X[s];  
6  
7 VirtualAddress base = BaseReg[n];  
8 data = MemAtomic(base, MemAtomicOp_SWP, store_value, ldacctype, stacctype);  
9  
10 X[t] = ZeroExtend(data, regsize);
```

### 4.2.272 SWPH, SWPAH, SWPALH, SWPLH


Swap halfword in memory atomically loads a 16-bit halfword from a memory location, and stores the value held in a register back to the same memory location. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, *SWPAH* and *SWPALH* load from memory with acquire semantics.
- *SWPLH* and *SWPALH* store to memory with release semantics.
- *SWPH* has no memory ordering requirements.

For more information about memory ordering semantics see *Load-Acquire, Store-Release*.

For information about memory accesses see *Load/Store addressing modes*.

#### Integer (Armv8.1)



#### SWPAH (A == 1 && R == 0)

```
SWPAH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPAH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPALH (A == 1 && R == 1)

```
SWPALH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPALH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPH (A == 0 && R == 0)

```
SWPH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### SWPLH (A == 0 && R == 1)

```
SWPLH <Ws>, <Wt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPLH <Ws>, <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```

1 if !HaveAtomicExt() then UNDEFINED;
2
3 integer t = UInt(Rt);
4 integer n = UInt(Rn);
5 integer s = UInt(Rs);
6
7 integer datasize = 8 << UInt(size);
8 integer regsize = if datasize == 64 then 64 else 32;
9 AccType ldacctype = if A == '1' && Rt != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
10 AccType stacctype = if R == '1' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
```

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register to be stored, encoded in the "Rs" field.
- <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
1 bits(64) address;  
2 bits(datasize) data;  
3 bits(datasize) store_value;  
4  
5 store_value = X[s];  
6  
7 VirtualAddress base = BaseReg[n];  
8 data = MemAtomic(base, MemAtomicOp_SWP, store_value, ldacctype, stacctype);  
9  
10 X[t] = ZeroExtend(data, regsize);
```




### 4.2.273 SXTB

Signed Extend Byte extracts an 8-bit value from a register, sign-extends it to the size of the register, and writes the result to the destination register.

This is an alias of [SBFM](#). This means:

- The encodings in this description are named to match the encodings of [SBFM](#).
- The description of [SBFM](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

SXTB <Wd>, <Wn>

is equivalent to

SBFM<Wd>, <Wn>, #0, #7

and is always the preferred disassembly.

#### 64-bit (sf == 1 && N == 1)

SXTB <Xd>, <Wn>

is equivalent to

SBFM<Xd>, <Xn>, #0, #7

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation


The description of [SBFM](#) gives the operational pseudocode for this instruction.

### 4.2.274 SXTB

Sign Extend Halfword extracts a 16-bit value, sign-extends it to the size of the register, and writes the result to the destination register.

This is an alias of [SBFM](#). This means:

- The encodings in this description are named to match the encodings of [SBFM](#).
- The description of [SBFM](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

SXTB <Wd>, <Wn>

is equivalent to

SBFM<Wd>, <Wn>, #0, #15

and is always the preferred disassembly.

#### 64-bit (sf == 1 && N == 1)

SXTB <Xd>, <Wn>

is equivalent to

SBFM<Xd>, <Xn>, #0, #15

and is always the preferred disassembly.

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation


The description of [SBFM](#) gives the operational pseudocode for this instruction.

### 4.2.275 SXTW

Sign Extend Word sign-extends a word to the size of the register, and writes the result to the destination register.

This is an alias of [SBFM](#). This means:

- The encodings in this description are named to match the encodings of [SBFM](#).
- The description of [SBFM](#) gives the operational pseudocode for this instruction.



#### 64-bit

SXTW <Xd>, <Wn>

is equivalent to

[SBFM](#)<Xd>, <Xn>, #0, #31

and is always the preferred disassembly.

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.


#### Operation

The description of [SBFM](#) gives the operational pseudocode for this instruction.

### 4.2.276 SYS

System instruction. For more information, see *Op0 equals 0b01, cache maintenance, TLB maintenance, and address translation instructions* for the encodings of System instructions.

This instruction is used by the aliases [AT](#), [DC](#), [IC](#), and [TLBI](#).



```
SYS #<op1>, <Cn>, <Cm>, #<op2>{, <Xt>}
```

```
1 AArch64.CheckSystemAccess('01', op1, CRn, CRm, op2, Rt, L);
2
3 integer t = UInt(Rt);
4
5 integer sys_op0 = 1;
6 integer sys_op1 = UInt(op1);
7 integer sys_op2 = UInt(op2);
8 integer sys_crn = UInt(CRn);
9 integer sys_crm = UInt(CRm);
10 boolean has_result = (L == '1');
```

#### Assembler Symbols

- <op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- <Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.
- <Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
- <Xt> Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.

#### Alias Conditions


Alias	Is preferred when
<a href="#">AT</a>	CRn == '0111' && CRm == '100x' && SysOp(op1, '0111', CRm, op2) == Sys_AT
<a href="#">DC</a>	CRn == '0111' && SysOp(op1, '0111', CRm, op2) == Sys_DC
<a href="#">IC</a>	CRn == '0111' && SysOp(op1, '0111', CRm, op2) == Sys_IC
<a href="#">TLBI</a>	CRn == '1000' && SysOp(op1, '1000', CRm, op2) == Sys_TLBI

#### Operation

```
1 if has_result then
2     X[t] = AArch64.SysInstrWithResult(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
3 else
4     if AArch64.SysInstrInputIsCapability(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2) then
5         AArch64.SysInstrWithCapability(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, C[t]);
6     else
7         AArch64.SysInstr(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, X[t]);
```

### 4.2.277 SYSL

System instruction with result. For more information, see *Op0 equals 0b01, cache maintenance, TLB maintenance, and address translation instructions* for the encodings of System instructions.



SYSL <Xt>, #<op1>, <Cn>, <Cm>, #<op2>

```

1 AArch64.CheckSystemAccess('01', op1, CRn, CRm, op2, Rt, L);
2
3 integer t = UInt(Rt);
4
5 integer sys_op0 = 1;
6 integer sys_op1 = UInt(op1);
7 integer sys_op2 = UInt(op2);
8 integer sys_crn = UInt(CRn);
9 integer sys_crm = UInt(CRm);
10 boolean has_result = (L == '1');
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.
- <op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- <Cn> Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.
- <Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.


#### Operation

```

1 if has_result then
2   X[t] = AArch64.SysInstrWithResult(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
3 else
4   if AArch64.SysInstrInputIsCapability(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2) then
5     AArch64.SysInstrWithCapability(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, C[t]);
6   else
7     AArch64.SysInstr(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, X[t]);
```

### 4.2.278 TBNZ

Test bit and Branch if Nonzero compares the value of a bit in a general-purpose register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.



TBNZ <R><t>, #<imm>, <label>

```

1 integer t = UInt(Rt);
2
3 integer datasize = if b5 == '1' then 64 else 32;
4 integer bit_pos = UInt(b5:b40);
5 bit bit_val = op;
6 bits(64) offset = SignExtend(imm14:'00', 64);

```

#### Assembler Symbols

<R> Is a width specifier, encoded in "b5":

b5	<R>
0	W
1	X

<t> Is the number [0-30] of the general-purpose register to be tested or the name ZR (31), encoded in the "Rt" field.

<imm> Is the bit number to be tested, in the range 0 to 63, encoded in "b5:b40".

<label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-32KB, is encoded as "imm14" times 4.

#### Operation


```

1 bits(datasize) operand = X[t];
2
3 if operand<bit_pos> == bit_val then
4     BranchTo(PC[] + offset, BranchType_DIR);

```

### 4.2.279 TBZ

Test bit and Branch if Zero compares the value of a test bit with zero, and conditionally branches to a label at a PC-relative offset if the comparison is equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect condition flags.



TBZ <R><t>, #<imm>, <label>

```

1 integer t = UInt(Rt);
2
3 integer datasize = if b5 == '1' then 64 else 32;
4 integer bit_pos = UInt(b5:b40);
5 bit bit_val = op;
6 bits(64) offset = SignExtend(imm14:'00', 64);
  
```

#### Assembler Symbols

<R> Is a width specifier, encoded in "b5":

b5	<R>
0	W
1	X

<t> Is the number [0-30] of the general-purpose register to be tested or the name ZR (31), encoded in the "Rt" field.

<imm> Is the bit number to be tested, in the range 0 to 63, encoded in "b5:b40".

<label> Is the program label to be conditionally branched to. Its offset from the address of this instruction, in the range +/-32KB, is encoded as "imm14" times 4.

#### Operation

```


1 bits(datasize) operand = X[t];
2
3 if operand<bit_pos> == bit_val then
4   BranchTo(PC[] + offset, BranchType_DIR);
  
```

### 4.2.280 TLBI

TLB Invalidate operation. For more information, see *op0=0b01*, *cache maintenance*, *TLB maintenance*, and *address translation instructions*.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of **SYS**.
- The description of **SYS** gives the operational pseudocode for this instruction.



```
TLBI <tlbi_op>{, <Xt>}
```

is equivalent to

```
SYS#<op1>, c8, <Cm>, #<op2>{, <Xt>}
```

and is the preferred disassembly when `SysOp (op1, '1000', CRm, op2) == Sys_TLBI`.

#### Assembler Symbols

- <op1> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
- <Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.
- <op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.
- <tlbi\_op> Is a TLBI instruction name, as listed for the TLBI system instruction group, encoded in "op1:CRm:op2":



op1	CRm	op2	<tlbi_op>
000	0011	000	VMALLE1IS
000	0011	001	VAE1IS
000	0011	010	ASIDE1IS
000	0011	011	VAAE1IS
000	0011	101	VALE1IS
000	0011	111	VAALE1IS
000	0111	000	VMALLE1
000	0111	001	VAE1
000	0111	010	ASIDE1
000	0111	011	VAAE1
000	0111	101	VALE1
000	0111	111	VAALE1
100	0000	001	IPAS2E1IS
100	0000	101	IPAS2LE1IS
100	0011	000	ALLE2IS
100	0011	001	VAE2IS
100	0011	100	ALLE1IS
100	0011	101	VALE2IS
100	0011	110	VMALLS12E1IS
100	0100	001	IPAS2E1
100	0100	101	IPAS2LE1
100	0111	000	ALLE2
100	0111	001	VAE2
100	0111	100	ALLE1
100	0111	101	VALE2
100	0111	110	VMALLS12E1
110	0011	000	ALLE3IS
110	0011	001	VAE3IS
110	0011	101	VALE3IS
110	0111	000	ALLE3
110	0111	001	VAE3
110	0111	101	VALE3

<Xt> Is the 64-bit name of the optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.

### Operation


The description of [SYS](#) gives the operational pseudocode for this instruction.

### 4.2.281 TST (immediate)

Test bits (immediate), setting the condition flags and discarding the result:  $R_n \text{ AND } \text{imm}$ .

This is an alias of [ANDS \(immediate\)](#). This means:

- The encodings in this description are named to match the encodings of [ANDS \(immediate\)](#).
- The description of [ANDS \(immediate\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

TST <Wn>, #<imm>

is equivalent to

[ANDSWZR](#), <Wn>, #<imm>

and is always the preferred disassembly.

#### 64-bit (sf == 1)

TST <Xn>, #<imm>

is equivalent to

[ANDSXZR](#), <Xn>, #<imm>

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the bitmask immediate, encoded in "imms:immr".  
For the 64-bit variant: is the bitmask immediate, encoded in "N:imms:immr".

#### Operation


The description of [ANDS \(immediate\)](#) gives the operational pseudocode for this instruction.

### 4.2.282 TST (shifted register)

Test (shifted register) performs a bitwise AND operation on a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

This is an alias of [ANDS \(shifted register\)](#). This means:

- The encodings in this description are named to match the encodings of [ANDS \(shifted register\)](#).
- The description of [ANDS \(shifted register\)](#) gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0)

```
TST <Wn>, <Wm>{, <shift>#<amount>}
```

is equivalent to

```
ANDSWZR, <Wn>, <Wm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### 64-bit (sf == 1)

```
TST <Xn>, <Xm>{, <shift>#<amount>}
```

is equivalent to

```
ANDSXZR, <Xn>, <Xm>{, <shift>#<amount>}
```

and is always the preferred disassembly.

#### Assembler Symbols

- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <shift> Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift>
00	LSL
01	LSR
10	ASR
11	ROR

<amount> For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

#### Operation


The description of [ANDS \(shifted register\)](#) gives the operational pseudocode for this instruction.

### 4.2.283 UBFIZ

Unsigned Bitfield Insert in Zeros copies a bitfield of  $\langle\text{width}\rangle$  bits from the least significant bits of the source register to bit position  $\langle\text{lsb}\rangle$  of the destination register, setting the destination bits above and below the bitfield to zero.

This is an alias of **UBFM**. This means:

- The encodings in this description are named to match the encodings of **UBFM**.
- The description of **UBFM** gives the operational pseudocode for this instruction.



#### 32-bit (sf == 0 && N == 0)

UBFIZ  $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

UBFM $\langle\text{Wd}\rangle, \langle\text{Wn}\rangle, \#(-\langle\text{lsb}\rangle \text{MOD } 32), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

#### 64-bit (sf == 1 && N == 1)

UBFIZ  $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#\langle\text{lsb}\rangle, \#\langle\text{width}\rangle$

is equivalent to

UBFM $\langle\text{Xd}\rangle, \langle\text{Xn}\rangle, \#(-\langle\text{lsb}\rangle \text{MOD } 64), \#(\langle\text{width}\rangle - 1)$

and is the preferred disassembly when  $\text{UInt}(\text{imms}) < \text{UInt}(\text{immr})$ .

#### Assembler Symbols

- $\langle\text{Wd}\rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Wn}\rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{Xd}\rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Xn}\rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{lsb}\rangle$  For the 32-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the destination bitfield, in the range 0 to 63.
- $\langle\text{width}\rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to  $32 - \langle\text{lsb}\rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to  $64 - \langle\text{lsb}\rangle$ .

#### Operation

The description of **UBFM** gives the operational pseudocode for this instruction.

## 4.2.284 UBFM


Unigned Bitfield Move is usually accessed via one of its aliases, which are always preferred for disassembly.

If  $\langle imms \rangle$  is greater than or equal to  $\langle immr \rangle$ , this copies a bitfield of  $(\langle imms \rangle - \langle immr \rangle + 1)$  bits starting from bit position  $\langle immr \rangle$  in the source register to the least significant bits of the destination register.

If  $\langle imms \rangle$  is less than  $\langle immr \rangle$ , this copies a bitfield of  $(\langle imms \rangle + 1)$  bits from the least significant bits of the source register to bit position  $(regsize - \langle immr \rangle)$  of the destination register, where  $regsize$  is the destination register size of 32 or 64 bits.

In both cases the destination bits below and above the bitfield are set to zero.

This instruction is used by the aliases [LSL \(immediate\)](#), [LSR \(immediate\)](#), [UBFIZ](#), [UBFX](#), [UXTB](#), and [UXTH](#).



### 32-bit (sf == 0 && N == 0)

```
UBFM <Wd>, <Wn>, #<immr>, #<imms>
```

### 64-bit (sf == 1 && N == 1)

```
UBFM <Xd>, <Xn>, #<immr>, #<imms>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer datasize = if sf == '1' then 64 else 32;
4
5 boolean inzero;
6 boolean extend;
7 integer R;
8 integer S;
9 bits(datasize) wmask;
10 bits(datasize) tmask;
11
12 case opc of
13     when '00' inzero = TRUE; extend = TRUE; // SBFM
14     when '01' inzero = FALSE; extend = FALSE; // BFM
15     when '10' inzero = TRUE; extend = FALSE; // UBFM
16     when '11' UNDEFINED;
17
18 if sf == '1' && N != '1' then UNDEFINED;
19 if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0') then UNDEFINED;
20
21 R = UInt(immr);
22 S = UInt(imms);
23 (wmask, tmask) = DecodeBitMasks(N, imms, immr, FALSE);

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <immr> For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field.  
For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field.
- <imms> For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field.  
For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0

to 63, encoded in the "imms" field.

### Alias Conditions

Alias	Of variant	Is preferred when
LSL (immediate)	32-bit	<code>imms != '011111' &amp;&amp; imms + 1 == immr</code>
LSL (immediate)	64-bit	<code>imms != '111111' &amp;&amp; imms + 1 == immr</code>
LSR (immediate)	32-bit	<code>imms == '011111'</code>
LSR (immediate)	64-bit	<code>imms == '111111'</code>
UBFIZ		<code>UInt(imms) &lt; UInt(immr)</code>
UBFX		<code>BFXPreferred(sf, opc&lt;1&gt;, imms, immr)</code>
UXTB		<code>immr == '000000' &amp;&amp; imms == '000111'</code>
UXTH		<code>immr == '000000' &amp;&amp; imms == '001111'</code>

### Operation

```


1 bits(datasize) dst = if inzero then Zeros() else X[d];
2 bits(datasize) src = X[n];
3
4 // perform bitfield move on low bits
5 bits(datasize) bot = (dst AND NOT(wmask)) OR (ROR(src, R) AND wmask);
6
7 // determine extension bits (sign, zero or dest register)
8 bits(datasize) top = if extend then Replicate(src<S>) else dst;
9
10 // combine extension bits and result bits
11 X[d] = (top AND NOT(tmask)) OR (bot AND tmask);
  
```

## 4.2.285 UBFX

Unsigned Bitfield Extract copies a bitfield of  $\langle\text{width}\rangle$  bits starting from bit position  $\langle\text{lsb}\rangle$  in the source register to the least significant bits of the destination register, and sets destination bits above the bitfield to zero.

This is an alias of [UBFM](#). This means:

- The encodings in this description are named to match the encodings of [UBFM](#).
- The description of [UBFM](#) gives the operational pseudocode for this instruction.



### 32-bit (sf == 0 && N == 0)

```
UBFX <Wd>, <Wn>, #<lsb>, #<width>
```

is equivalent to

```
UBFM<Wd>, <Wn>, #<lsb>, #(<lsb>+<width>-1)
```

and is the preferred disassembly when `BFXPreferred(sf, opc<1>, imms, immr)`.

### 64-bit (sf == 1 && N == 1)

```
UBFX <Xd>, <Xn>, #<lsb>, #<width>
```

is equivalent to

```
UBFM<Xd>, <Xn>, #<lsb>, #(<lsb>+<width>-1)
```

and is the preferred disassembly when `BFXPreferred(sf, opc<1>, imms, immr)`.

### Assembler Symbols


- $\langle\text{Wd}\rangle$  Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Wn}\rangle$  Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{Xd}\rangle$  Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- $\langle\text{Xn}\rangle$  Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- $\langle\text{lsb}\rangle$  For the 32-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 31.  
For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.
- $\langle\text{width}\rangle$  For the 32-bit variant: is the width of the bitfield, in the range 1 to  $32-\langle\text{lsb}\rangle$ .  
For the 64-bit variant: is the width of the bitfield, in the range 1 to  $64-\langle\text{lsb}\rangle$ .

### Operation

The description of [UBFM](#) gives the operational pseudocode for this instruction.

### 4.2.286 UDF

Permanently Undefined generates an Undefined Instruction exception (ESR\_ELx.EC = 0b000000). The encodings for UDF used in this section are defined as permanently UNDEFINED in the Armv8-A architecture.



```
UDF #<imm>
```

```
1 // The imm16 field is ignored by hardware.  
2 UNDEFINED;
```

#### Assembler Symbols

<imm> is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field. The PE ignores the value of this constant.


#### Operation

```
1 // No operation.
```



## 4.2.287 UDIV

Unsigned Divide divides an unsigned integer register value by another unsigned integer register value, and writes the result to the destination register. The condition flags are not affected.



### 32-bit (sf == 0)

```
UDIV <Wd>, <Wn>, <Wm>
```

### 64-bit (sf == 1)

```
UDIV <Xd>, <Xn>, <Xm>
```

```
1 integer d = UInt(Rd);  
2 integer n = UInt(Rn);  
3 integer m = UInt(Rm);  
4 integer datasize = if sf == '1' then 64 else 32;  
5 boolean unsigned = (o1 == '0');
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.


### Operation

```
1 bits(datasize) operand1 = X[n];  
2 bits(datasize) operand2 = X[m];  
3 integer result;  
4  
5 if IsZero(operand2) then  
6     result = 0;  
7 else  
8     result = RoundTowardsZero(Real(Int(operand1, unsigned)) / Real(Int(operand2, unsigned)));  
9  
10 X[d] = result<datasize-1:0>;
```

## 4.2.288 UMADDL

Unsigned Multiply-Add Long multiplies two 32-bit register values, adds a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias [UMULL](#).



```
UMADDL <Xd>, <Wn>, <Wm>, <Xa>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);
5 integer destsize = 64;
6 integer datasize = 32;
7 boolean sub_op = (o0 == '1');
8 boolean unsigned = (U == '1');
```

### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xa> Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field.

### Alias Conditions

Alias	Is preferred when
<a href="#">UMULL</a>	Ra == '11111'

### Operation


```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bits(destsize) operand3 = X[a];
4
5 integer result;
6
7 if sub_op then
8     result = Int(operand3, unsigned) - (Int(operand1, unsigned) * Int(operand2, unsigned));
9 else
10    result = Int(operand3, unsigned) + (Int(operand1, unsigned) * Int(operand2, unsigned));
11
12 X[d] = result<63:0>;
```

### 4.2.289 UMNEGL

Unsigned Multiply-Negate Long multiplies two 32-bit register values, negates the product, and writes the result to the 64-bit destination register.

This is an alias of [UMSUBL](#). This means:

- The encodings in this description are named to match the encodings of [UMSUBL](#).
- The description of [UMSUBL](#) gives the operational pseudocode for this instruction.



UMNEGL <Xd>, <Wn>, <Wm>

is equivalent to

[UMSUBL](#)<Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.


#### Operation

The description of [UMSUBL](#) gives the operational pseudocode for this instruction.

## 4.2.290 UMSUBL

Unsigned Multiply-Subtract Long multiplies two 32-bit register values, subtracts the product from a 64-bit register value, and writes the result to the 64-bit destination register.

This instruction is used by the alias [UMNEGL](#).



```
UMSUBL <Xd>, <Wn>, <Wm>, <Xa>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);
5 integer destsize = 64;
6 integer datasize = 32;
7 boolean sub_op = (o0 == '1');
8 boolean unsigned = (U == '1');
```

### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.
- <Xa> Is the 64-bit name of the third general-purpose source register holding the minuend, encoded in the "Ra" field.

### Alias Conditions


Alias	Is preferred when
<a href="#">UMNEGL</a>	Ra == '111111'

### Operation

```
1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3 bits(destsize) operand3 = X[a];
4
5 integer result;
6
7 if sub_op then
8     result = Int(operand3, unsigned) - (Int(operand1, unsigned) * Int(operand2, unsigned));
9 else
10    result = Int(operand3, unsigned) + (Int(operand1, unsigned) * Int(operand2, unsigned));
11
12 X[d] = result<63:0>;
```

### 4.2.291 UMULH

Unsigned Multiply High multiplies two 64-bit register values, and writes bits[127:64] of the 128-bit result to the 64-bit destination register.



UMULH <Xd>, <Xn>, <Xm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer a = UInt(Ra);           // ignored by UMULH/SMULH
5 integer destsize = 64;
6 integer datasize = destsize;
7 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

#### Operation

```


1 bits(datasize) operand1 = X[n];
2 bits(datasize) operand2 = X[m];
3
4 integer result;
5
6 result = Int(operand1, unsigned) * Int(operand2, unsigned);
7
8 X[d] = result<127:64>;
```

### 4.2.292 UMULL

Unsigned Multiply Long multiplies two 32-bit register values, and writes the result to the 64-bit destination register.

This is an alias of [UMADDL](#). This means:

- The encodings in this description are named to match the encodings of [UMADDL](#).
- The description of [UMADDL](#) gives the operational pseudocode for this instruction.



UMULLL <Xd>, <Wn>, <Wm>

is equivalent to

[UMADDL](#)<Xd>, <Wn>, <Wm>, XZR

and is always the preferred disassembly.

#### Assembler Symbols

- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.
- <Wm> Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

#### Operation


The description of [UMADDL](#) gives the operational pseudocode for this instruction.

### 4.2.293 UXTB

Unsigned Extend Byte extracts an 8-bit value from a register, zero-extends it to the size of the register, and writes the result to the destination register.

This is an alias of [UBFM](#). This means:

- The encodings in this description are named to match the encodings of [UBFM](#).
- The description of [UBFM](#) gives the operational pseudocode for this instruction.



#### 32-bit

UXTB <Wd>, <Wn>

is equivalent to

[UBFM](#)<Wd>, <Wn>, #0, #7

and is always the preferred disassembly.

#### Assembler Symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation


The description of [UBFM](#) gives the operational pseudocode for this instruction.

### 4.2.294 UXTH

Unsigned Extend Halfword extracts a 16-bit value from a register, zero-extends it to the size of the register, and writes the result to the destination register.

This is an alias of [UBFM](#). This means:

- The encodings in this description are named to match the encodings of [UBFM](#).
- The description of [UBFM](#) gives the operational pseudocode for this instruction.



#### 32-bit

UXTH <Wd>, <Wn>

is equivalent to

[UBFM](#)<Wd>, <Wn>, #0, #15

and is always the preferred disassembly.

#### Assembler Symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

#### Operation

The description of [UBFM](#) gives the operational pseudocode for this instruction.




### 4.2.295 WFE

Wait For Event is a hint instruction that indicates that the PE can enter a low-power state and remain there until a wakeup event occurs. Wakeup events include the event signaled as a result of executing the `SEV` instruction on any PE in the multiprocessor system. For more information, see *Wait For Event mechanism and Send event*.

As described in *Wait For Event mechanism and Send event*, the execution of a `WFE` instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level. See:

- Traps to EL1 of ELO execution of `WFE` and `WFI` instructions.
- Traps to EL2 of Non-secure ELO and EL1 execution of `WFE` and `WFI` instructions.
- Traps to EL3 of EL2, EL1, and ELO execution of `WFE` and `WFI` instructions.



WFE

```

1 SystemHintOp op;
2
3 case CRm:op2 of
4   when '0000 000' op = SystemHintOp_NOP;
5   when '0000 001' op = SystemHintOp_YIELD;
6   when '0000 010' op = SystemHintOp_WFE;
7   when '0000 011' op = SystemHintOp_WFI;
8   when '0000 100' op = SystemHintOp_SEV;
9   when '0000 101' op = SystemHintOp_SEVL;
10  when '0010 000'
11     if !HaveRASExt() then EndOfInstruction();           // Instruction executes as NOP
12     op = SystemHintOp_ESB;
13  when '0010 001'
14     if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15     op = SystemHintOp_PSB;
16  when '0010 100'
17     op = SystemHintOp_CSDB;
18  otherwise EndOfInstruction();                         // Instruction executes as NOP

```

#### Operation

```

1 case op of
2   when SystemHintOp_YIELD
3     Hint_Yield();
4
5   when SystemHintOp_WFE
6     if IsEventRegisterSet() then
7       ClearEventRegister();
8     else
9       if PSTATE.EL == ELO then
10        // Check for traps described by the OS which may be EL1 or EL2.
11        AArch64.CheckForWFXTrap(EL1, TRUE);
12        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13          // Check for traps described by the Hypervisor.
14          AArch64.CheckForWFXTrap(EL2, TRUE);
15        if HaveEL(EL3) && PSTATE.EL != EL3 then
16          // Check for traps described by the Secure Monitor.
17          AArch64.CheckForWFXTrap(EL3, TRUE);
18        WaitForEvent();
19
20   when SystemHintOp_WFI
21     if !InterruptPending() then
22       if PSTATE.EL == ELO then
23        // Check for traps described by the OS which may be EL1 or EL2.
24        AArch64.CheckForWFXTrap(EL1, FALSE);
25        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26          // Check for traps described by the Hypervisor.
27          AArch64.CheckForWFXTrap(EL2, FALSE);
28        if HaveEL(EL3) && PSTATE.EL != EL3 then
29          // Check for traps described by the Secure Monitor.
30          AArch64.CheckForWFXTrap(EL3, FALSE);
31        WaitForInterrupt();
32

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions


```
33     when SystemHintOp_SEV
34         SendEvent ();
35
36     when SystemHintOp_SEVL
37         SendEventLocal ();
38
39     when SystemHintOp_ESB
40         SynchronizeErrors ();
41         AArch64.ESBOperation ();
42         if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation ();
43         TakeUnmaskedSErrorInterrupts ();
44
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier ();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier ();
50
51     otherwise // do nothing
```

## 4.2.296 WFI

Wait For Interrupt is a hint instruction that indicates that the PE can enter a low-power state and remain there until a wakeup event occurs. For more information, see *Wait For Interrupt*.

As described in *Wait For Interrupt*, the execution of a `WFI` instruction that would otherwise cause entry to a low-power state can be trapped to a higher Exception level. See:

- Traps to *EL1* of *ELO* execution of *WFE* and *WFI* instructions.
- Traps to *EL2* of Non-secure *ELO* and *EL1* execution of *WFE* and *WFI* instructions.
- Traps to *EL3* of *EL2*, *EL1*, and *ELO* execution of *WFE* and *WFI* instructions.



WFI

```

1  SystemHintOp op;
2
3  case CRM:op2 of
4      when '0000 000' op = SystemHintOp_NOP;
5      when '0000 001' op = SystemHintOp_YIELD;
6      when '0000 010' op = SystemHintOp_WFE;
7      when '0000 011' op = SystemHintOp_WFI;
8      when '0000 100' op = SystemHintOp_SEV;
9      when '0000 101' op = SystemHintOp_SEVL;
10     when '0010 000'
11         if !HaveRASExt() then EndOfInstruction();           // Instruction executes as NOP
12         op = SystemHintOp_ESB;
13     when '0010 001'
14         if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15         op = SystemHintOp_PSB;
16     when '0010 100'
17         op = SystemHintOp_CSDB;
18     otherwise EndOfInstruction();                             // Instruction executes as NOP
    
```

### Operation

```

1  case op of
2      when SystemHintOp_YIELD
3          Hint_Yield();
4
5      when SystemHintOp_WFE
6          if IsEventRegisterSet() then
7              ClearEventRegister();
8          else
9              if PSTATE.EL == ELO then
10                 // Check for traps described by the OS which may be EL1 or EL2.
11                 AArch64.CheckForWFXTrap(EL1, TRUE);
12                 if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13                     // Check for traps described by the Hypervisor.
14                     AArch64.CheckForWFXTrap(EL2, TRUE);
15                 if HaveEL(EL3) && PSTATE.EL != EL3 then
16                     // Check for traps described by the Secure Monitor.
17                     AArch64.CheckForWFXTrap(EL3, TRUE);
18                 WaitForEvent();
19
20     when SystemHintOp_WFI
21         if !InterruptPending() then
22             if PSTATE.EL == ELO then
23                 // Check for traps described by the OS which may be EL1 or EL2.
24                 AArch64.CheckForWFXTrap(EL1, FALSE);
25                 if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26                     // Check for traps described by the Hypervisor.
27                     AArch64.CheckForWFXTrap(EL2, FALSE);
28                 if HaveEL(EL3) && PSTATE.EL != EL3 then
29                     // Check for traps described by the Secure Monitor.
30                     AArch64.CheckForWFXTrap(EL3, FALSE);
31                 WaitForInterrupt();
32
33     when SystemHintOp_SEV
    
```

## Chapter 4. Instruction definitions


### 4.2. Base instructions

```
34     SendEvent ();
35
36     when SystemHintOp_SEVL
37         SendEventLocal ();
38
39     when SystemHintOp_ESB
40         SynchronizeErrors ();
41         AArch64.ESBOperation ();
42         if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation ();
43         TakeUnmaskedSErrorInterrupts ();
44
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier ();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier ();
50
51     otherwise // do nothing
```

### 4.2.297 YIELD

YIELD is a hint instruction. Software with a multithreading capability can use a YIELD instruction to indicate to the PE that it is performing a task, for example a spin-lock, that could be swapped out to improve overall system performance. The PE can use this hint to suspend and resume multiple software threads if it supports the capability.

For more information about the recommended use of this instruction, see *The YIELD instruction*.



YIELD

```

1 SystemHintOp op;
2
3 case CRm:op2 of
4     when '0000 000' op = SystemHintOp_NOP;
5     when '0000 001' op = SystemHintOp_YIELD;
6     when '0000 010' op = SystemHintOp_WFE;
7     when '0000 011' op = SystemHintOp_WFI;
8     when '0000 100' op = SystemHintOp_SEV;
9     when '0000 101' op = SystemHintOp_SEVL;
10    when '0010 000'
11        if !HaveRASExt() then EndOfInstruction(); // Instruction executes as NOP
12        op = SystemHintOp_ESB;
13    when '0010 001'
14        if !HaveStatisticalProfiling() then EndOfInstruction(); // Instruction executes as NOP
15        op = SystemHintOp_PSB;
16    when '0010 100'
17        op = SystemHintOp_CSDB;
18    otherwise EndOfInstruction(); // Instruction executes as NOP

```

#### Operation

```

1 case op of
2     when SystemHintOp_YIELD
3         Hint_Yield();
4
5     when SystemHintOp_WFE
6         if IsEventRegisterSet() then
7             ClearEventRegister();
8         else
9             if PSTATE.EL == EL0 then
10                // Check for traps described by the OS which may be EL1 or EL2.
11                AArch64.CheckForWFXTrap(EL1, TRUE);
12            if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
13                // Check for traps described by the Hypervisor.
14                AArch64.CheckForWFXTrap(EL2, TRUE);
15            if HaveEL(EL3) && PSTATE.EL != EL3 then
16                // Check for traps described by the Secure Monitor.
17                AArch64.CheckForWFXTrap(EL3, TRUE);
18                WaitForEvent();
19
20    when SystemHintOp_WFI
21        if !InterruptPending() then
22            if PSTATE.EL == EL0 then
23                // Check for traps described by the OS which may be EL1 or EL2.
24                AArch64.CheckForWFXTrap(EL1, FALSE);
25            if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !IsInHost() then
26                // Check for traps described by the Hypervisor.
27                AArch64.CheckForWFXTrap(EL2, FALSE);
28            if HaveEL(EL3) && PSTATE.EL != EL3 then
29                // Check for traps described by the Secure Monitor.
30                AArch64.CheckForWFXTrap(EL3, FALSE);
31                WaitForInterrupt();
32
33    when SystemHintOp_SEV
34        SendEvent();
35
36    when SystemHintOp_SEVL
37        SendEventLocal();
38
39    when SystemHintOp_ESB
40        SynchronizeErrors();

```

## Chapter 4. Instruction definitions

### 4.2. Base instructions

```
41     AArch64.ESBOperation();
42     if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOperation();
43     TakeUnmaskedSErrorInterrupts();
44
45     when SystemHintOp_PSB
46         ProfilingSynchronizationBarrier();
47
48     when SystemHintOp_CSDB
49         ConsumptionOfSpeculativeDataBarrier();
50
51     otherwise // do nothing
```

## 4.3 SIMD&FP instructions


### 4.3.1 ABS

Absolute value (vector). This instruction calculates the absolute value of each vector element in the source SIMD&FP register, puts the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




ABS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean neg = (U == '1');
```

#### Vector



ABS <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean neg = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5
6  for e = 0 to elements-1
7    element = SInt(Elem[operand, e, esize]);
8    if neg then
9      element = -element;
10   else
11     element = Abs(element);
12     Elem[result, e, esize] = element<esize-1:0>;
13
14  V[d] = result;
```




### 4.3.2 ADD (vector)

Add (vector). This instruction adds corresponding elements in the two source SIMD&FP registers, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




ADD <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean sub_op = (U == '1');
```

#### Vector



ADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean sub_op = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7
8  for e = 0 to elements-1
9    element1 = Elem[operand1, e, esize];
10   element2 = Elem[operand2, e, esize];
11   if sub_op then
12     Elem[result, e, esize] = element1 - element2;
13   else
14     Elem[result, e, esize] = element1 + element2;
15
16  V[d] = result;
```


### 4.3.3 ADDHN, ADDHN2

Add returning High Narrow. This instruction adds each vector element in the first source SIMD&FP register to the corresponding vector element in the second source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.

The results are truncated. For rounded results, see *RADDHN*.

The *ADDHN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *ADDHN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`ADDHN{2}<Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean round = (U == '1');

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


### Operation

```
1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(2*datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if round then 1 << (esize - 1) else 0;
6  bits(2*esize) element1;
7  bits(2*esize) element2;
8  bits(2*esize) sum;
9
10 for e = 0 to elements-1
11     element1 = Elem[operand1, e, 2*esize];
12     element2 = Elem[operand2, e, 2*esize];
13     if sub_op then
14         sum = element1 - element2;
15     else
16         sum = element1 + element2;
17     sum = sum + round_const;
18     Elem[result, e, esize] = sum<2*esize-1:esize>;
19
20 Vpart[d, part] = result;
```

### 4.3.4 ADDP (scalar)

Add Pair of elements (scalar). This instruction adds two vector elements in the source SIMD&FP register and writes the scalar result into the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



ADDP <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5
6 integer esize = 8 << UInt(size);
7 integer datasize = esize * 2;
8 integer elements = 2;
9
10 ReduceOp op = ReduceOp_ADD;
    
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is the source arrangement specifier, encoded in "size":

size	<T>
0x	RESERVED
10	RESERVED
11	2D

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);
    
```

### 4.3.5 ADDP (vector)

Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, adds each pair of values together, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



ADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(2*datasize) concat = operand2:operand1;
6 bits(esize) element1;
7 bits(esize) element2;
8
9 for e = 0 to elements-1
10     element1 = Elem[concat, 2*e, esize];
11     element2 = Elem[concat, (2*e)+1, esize];
12     Elem[result, e, esize] = element1 + element2;
13
14 V[d] = result;

```

### 4.3.6 ADDV

Add across Vector. This instruction adds every vector element in the source SIMD&FP register together, and writes the scalar result to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



ADDV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6
7 integer esize = 8 << UInt(size);
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10
11 ReduceOp op = ReduceOp_ADD;

```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.7 AESD

AES single round decryption.



AESD <Vd>.16B, <Vn>.16B

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveAESExt() then UNDEFINED;
4 boolean decrypt = (D == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.

<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

#### Operation


```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand1 = V[d];
4 bits(128) operand2 = V[n];
5 bits(128) result;
6 result = operand1 EOR operand2;
7 if decrypt then
8     result = AESInvSubBytes(AESInvShiftRows(result));
9 else
10    result = AESSubBytes(AESShiftRows(result));
11
12 V[d] = result;
```



### 4.3.8 AESE

AES single round encryption.



```
AESE <Vd>.16B, <Vn>.16B
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveAESExt() then UNDEFINED;
4 boolean decrypt = (D == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.


<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand1 = V[d];
4 bits(128) operand2 = V[n];
5 bits(128) result;
6 result = operand1 EOR operand2;
7 if decrypt then
8     result = AESInvSubBytes(AESInvShiftRows(result));
9 else
10    result = AESSubBytes(AESShiftRows(result));
11
12 V[d] = result;
```

### 4.3.9 AESIMC

AES inverse mix columns.



```
AESIMC <Vd>.16B, <Vn>.16B
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveAESExt() then UNDEFINED;
4 boolean decrypt = (D == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.


<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand = V[n];
4 bits(128) result;
5 if decrypt then
6     result = AESInvMixColumns(operand);
7 else
8     result = AESMixColumns(operand);
9 V[d] = result;
```

### 4.3.10 AESMC

AES mix columns.



AESMC <Vd>.16B, <Vn>.16B

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveAESExt() then UNDEFINED;
4 boolean decrypt = (D == '1');
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation


```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand = V[n];
4 bits(128) result;
5 if decrypt then
6     result = AESInvMixColumns(operand);
7 else
8     result = AESMixColumns(operand);
9 V[d] = result;
```

### 4.3.11 AND (vector)

Bitwise AND (vector). This instruction performs a bitwise AND between the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



AND <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 boolean invert = (size<0> == '1');
9 LogicalOp op = if size<1> == '1' then LogicalOp_ORR else LogicalOp_AND;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 if invert then operand2 = NOT(operand2);
7
8 case op of
9     when LogicalOp_AND
10         result = operand1 AND operand2;
11     when LogicalOp_ORR
12         result = operand1 OR operand2;
13
14 V[d] = result;
    
```

### 4.3.12 BCAX

Bit Clear and Exclusive OR performs a bitwise AND of the 128-bit vector in a source SIMD&FP register and the complement of the vector in another source SIMD&FP register, then performs a bitwise exclusive OR of the resulting vector and the vector in a third source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA3* is implemented.

#### Advanced SIMD (Armv8.2)



BCAX <Vd>.16B, <Vn>.16B, <Vm>.16B, <Va>.16B

```

1  if !HaveSHA3Ext() then UNDEFINED;
2  integer d = UInt(Rd);
3  integer n = UInt(Rn);
4  integer m = UInt(Rm);
5
6  integer a = UInt(Ra);
    
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Va> Is the name of the third SIMD&FP source register, encoded in the "Ra" field.

#### Operation


```

1  AArch64.CheckFPAdvSIMDEnabled();
2
3  bits(128) Vm = V[m];
4  bits(128) Vn = V[n];
5  bits(128) Va = V[a];
6  V[d] = Vn EOR (Vm AND NOT(Va));
    
```

### 4.3.13 BIC (vector, immediate)

Bitwise bit Clear (vector, immediate). This instruction reads each vector element from the destination SIMD&FP register, performs a bitwise AND between each result and the complement of an immediate constant, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 16-bit (cmode == 10x1)

```
BIC <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

#### 32-bit (cmode == 0xx1)

```
BIC <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

```
1 integer rd = UInt(Rd);
2
3 integer datasize = if Q == '1' then 128 else 64;
4 bits(datasize) imm;
5 bits(64) imm64;
6
7 ImmediateOp operation;
8 case cmode:op of
9   when '0xx00' operation = ImmediateOp_MOVI;
10  when '0xx01' operation = ImmediateOp_MVNI;
11  when '0xx10' operation = ImmediateOp_ORR;
12  when '0xx11' operation = ImmediateOp_BIC;
13  when '10x00' operation = ImmediateOp_MOVI;
14  when '10x01' operation = ImmediateOp_MVNI;
15  when '10x10' operation = ImmediateOp_ORR;
16  when '10x11' operation = ImmediateOp_BIC;
17  when '110x0' operation = ImmediateOp_MOVI;
18  when '110x1' operation = ImmediateOp_MVNI;
19  when '1110x' operation = ImmediateOp_MOVI;
20  when '11110' operation = ImmediateOp_MOVI;
21  when '11111'
22    // FMOV Dn,#imm is in main FP instruction set
23    if Q == '0' then UNDEFINED;
24    operation = ImmediateOp_MOVI;
25
26 imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
27 imm = Replicate(imm64, datasize DIV 64);
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP register, encoded in the "Rd" field.

<T> For the 16-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the 32-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	2S
1	4S

<imm8> Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount> For the 16-bit variant: is the shift amount encoded in "cmode<1>":

cmode<1>	<amount>
0	0
1	8

For the 32-bit variant: is the shift amount encoded in "cmode<2:1>":

cmode<2:1>	<amount>
00	0
01	8
10	16
11	24


### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand;
3 bits(datasize) result;
4
5 case operation of
6   when ImmediateOp_MOVI
7     result = imm;
8   when ImmediateOp_MVNI
9     result = NOT(imm);
10  when ImmediateOp_ORR
11    operand = V[rd];
12    result = operand OR imm;
13  when ImmediateOp_BIC
14    operand = V[rd];
15    result = operand AND NOT(imm);
16
17 V[rd] = result;
```

### 4.3.14 BIC (vector, register)

Bitwise bit Clear (vector, register). This instruction performs a bitwise AND between the first source SIMD&FP register and the complement of the second source SIMD&FP register, and writes the result to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



BIC <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 boolean invert = (size<0> == '1');
9 LogicalOp op = if size<1> == '1' then LogicalOp_ORR else LogicalOp_AND;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 if invert then operand2 = NOT(operand2);
7
8 case op of
9     when LogicalOp_AND
10         result = operand1 AND operand2;
11     when LogicalOp_ORR
12         result = operand1 OR operand2;
13
14 V[d] = result;
    
```



### 4.3.15 BIF

Bitwise Insert if False. This instruction inserts each bit from the first source SIMD&FP register into the destination SIMD&FP register if the corresponding bit of the second source SIMD&FP register is 0, otherwise leaves the bit in the destination register unchanged.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
BIF <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 VBitOp op;
9
10 case opc2 of
11     when '00' op = VBitOp_VEOR;
12     when '01' op = VBitOp_VBSL;
13     when '10' op = VBitOp_VBIT;
14     when '11' op = VBitOp_VBIF;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1;
3 bits(datasize) operand2;
4 bits(datasize) operand3;
5 bits(datasize) operand4 = V[n];
6
7 case op of
8     when VBitOp_VEOR
9         operand1 = V[m];
10        operand2 = Zeros();
11        operand3 = Ones();
12     when VBitOp_VBSL
13        operand1 = V[m];
14        operand2 = operand1;
15        operand3 = V[d];
16     when VBitOp_VBIT
17        operand1 = V[d];
18        operand2 = operand1;
19        operand3 = V[m];
20     when VBitOp_VBIF
21        operand1 = V[d];
22        operand2 = operand1;
23        operand3 = NOT(V[m]);
24
25 V[d] = operand1 EOR ((operand2 EOR operand4) AND operand3);

```

### 4.3.16 BIT

Bitwise Insert if True. This instruction inserts each bit from the first source SIMD&FP register into the SIMD&FP destination register if the corresponding bit of the second source SIMD&FP register is 1, otherwise leaves the bit in the destination register unchanged.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
BIT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 VBitOp op;
9
10 case opc2 of
11     when '00' op = VBitOp_VEOR;
12     when '01' op = VBitOp_VBSL;
13     when '10' op = VBitOp_VBIT;
14     when '11' op = VBitOp_VBIF;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1;
3 bits(datasize) operand2;
4 bits(datasize) operand3;
5 bits(datasize) operand4 = V[n];
6
7 case op of
8     when VBitOp_VEOR
9         operand1 = V[m];
10        operand2 = Zeros();
11        operand3 = Ones();
12     when VBitOp_VBSL
13        operand1 = V[m];
14        operand2 = operand1;
15        operand3 = V[d];
16     when VBitOp_VBIT
17        operand1 = V[d];
18        operand2 = operand1;
19        operand3 = V[m];
20     when VBitOp_VBIF
21        operand1 = V[d];
22        operand2 = operand1;
23        operand3 = NOT(V[m]);
24
25 V[d] = operand1 EOR ((operand2 EOR operand4) AND operand3);

```

### 4.3.17 BSL

Bitwise Select. This instruction sets each bit in the destination SIMD&FP register to the corresponding bit from the first source SIMD&FP register when the original destination bit was 1, otherwise from the second source SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



BSL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 VBitOp op;
9
10 case opc2 of
11     when '00' op = VBitOp_VEOR;
12     when '01' op = VBitOp_VBSL;
13     when '10' op = VBitOp_VBIT;
14     when '11' op = VBitOp_VBIF;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1;
3 bits(datasize) operand2;
4 bits(datasize) operand3;
5 bits(datasize) operand4 = V[n];
6
7 case op of
8     when VBitOp_VEOR
9         operand1 = V[m];
10        operand2 = Zeros();
11        operand3 = Ones();
12     when VBitOp_VBSL
13        operand1 = V[m];
14        operand2 = operand1;
15        operand3 = V[d];
16     when VBitOp_VBIT
17        operand1 = V[d];
18        operand2 = operand1;
19        operand3 = V[m];
20     when VBitOp_VBIF
21        operand1 = V[d];
22        operand2 = operand1;
23        operand3 = NOT(V[m]);
24
25 V[d] = operand1 EOR ((operand2 EOR operand4) AND operand3);

```

### 4.3.18 CLS (vector)

Count Leading Sign bits (vector). This instruction counts the number of consecutive bits following the most significant bit that are the same as the most significant bit in each vector element in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The count does not include the most significant bit itself.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



CLS <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CountOp countop = if U == '1' then CountOp_CLZ else CountOp_CLS;
  
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 integer count;
6 for e = 0 to elements-1
7   if countop == CountOp_CLS then
8     count = CountLeadingSignBits(Elem[operand, e, esize]);
9   else
10    count = CountLeadingZeroBits(Elem[operand, e, esize]);
11   Elem[result, e, esize] = count<esize-1:0>;
12 V[d] = result;
  
```

### 4.3.19 CLZ (vector)

Count Leading Zero bits (vector). This instruction counts the number of consecutive zeros, starting from the most significant bit, in each vector element in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



CLZ <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CountOp countop = if U == '1' then CountOp_CLZ else CountOp_CLS;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 integer count;
6 for e = 0 to elements-1
7     if countop == CountOp_CLS then
8         count = CountLeadingSignBits(Elem[operand, e, esize]);
9     else
10        count = CountLeadingZeroBits(Elem[operand, e, esize]);
11    Elem[result, e, esize] = count<esize-1:0>;
12 V[d] = result;

```


### 4.3.20 CMEQ (register)

Compare bitwise Equal (vector). This instruction compares each vector element from the first source SIMD&FP register with the corresponding vector element from the second source SIMD&FP register, and if the comparison is equal sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMEQ <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean and_test = (U == '0');
```

#### Vector



CMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean and_test = (U == '0');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if and_test then
13         test_passed = !IsZero(element1 AND element2);
14     else
15         test_passed = (element1 == element2);
16     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18  V[d] = result;

```


### 4.3.21 CMEQ (zero)

Compare bitwise Equal to zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the value is equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMEQ <V><d>, <V><n>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;
    
```

#### Vector



CMEQ <Vd>.<T>, <Vn>.<T>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.



- <n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean test_passed;
6
7  for e = 0 to elements-1
8    element = SInt(Elem[operand, e, esize]);
9    case comparison of
10     when CompareOp_GT test_passed = element > 0;
11     when CompareOp_GE test_passed = element >= 0;
12     when CompareOp_EQ test_passed = element == 0;
13     when CompareOp_LE test_passed = element <= 0;
14     when CompareOp_LT test_passed = element < 0;
15     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
16
17  V[d] = result;
  
```


### 4.3.22 CMGE (register)

Compare signed Greater than or Equal (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first signed integer value is greater than or equal to the second signed integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMGE <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');
```

#### Vector



CMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
13     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
14
15  V[d] = result;

```


### 4.3.23 CMGE (zero)

Compare signed Greater than or Equal to zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is greater than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMGE <V><d>, <V><n>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8
9 CompareOp comparison;
10 case op:U of
11   when '00' comparison = CompareOp_GT;
12   when '01' comparison = CompareOp_GE;
13   when '10' comparison = CompareOp_EQ;
14   when '11' comparison = CompareOp_LE;
    
```

#### Vector



CMGE <Vd>.<T>, <Vn>.<T>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11   when '00' comparison = CompareOp_GT;
12   when '01' comparison = CompareOp_GE;
13   when '10' comparison = CompareOp_EQ;
14   when '11' comparison = CompareOp_LE;
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

- <n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean test_passed;
6
7  for e = 0 to elements-1
8    element = SInt(Elem[operand, e, esize]);
9    case comparison of
10     when CompareOp_GT test_passed = element > 0;
11     when CompareOp_GE test_passed = element >= 0;
12     when CompareOp_EQ test_passed = element == 0;
13     when CompareOp_LE test_passed = element <= 0;
14     when CompareOp_LT test_passed = element < 0;
15     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
16
17  V[d] = result;
```


### 4.3.24 CMGT (register)

Compare signed Greater than (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first signed integer value is greater than the second signed integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMGT <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');

```

#### Vector



CMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
13     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
14
15  V[d] = result;
```


### 4.3.25 CMGT (zero)

Compare signed Greater than zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is greater than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMGT <V><d>, <V><n>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;
    
```

#### Vector



CMGT <Vd>.<T>, <Vn>.<T>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.



- <n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean test_passed;
6
7  for e = 0 to elements-1
8      element = SInt(Elem[operand, e, esize]);
9      case comparison of
10         when CompareOp_GT test_passed = element > 0;
11         when CompareOp_GE test_passed = element >= 0;
12         when CompareOp_EQ test_passed = element == 0;
13         when CompareOp_LE test_passed = element <= 0;
14         when CompareOp_LT test_passed = element < 0;
15         Elem[result, e, esize] = if test_passed then Ones() else Zeros();
16
17  V[d] = result;

```


### 4.3.26 CMHI (register)

Compare unsigned Higher (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first unsigned integer value is greater than the second unsigned integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMHI <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');

```

#### Vector



CMHI <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
13     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
14
15  V[d] = result;

```


### 4.3.27 CMHS (register)

Compare unsigned Higher or Same (vector). This instruction compares each vector element in the first source SIMD&FP register with the corresponding vector element in the second source SIMD&FP register and if the first unsigned integer value is greater than or equal to the second unsigned integer value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMHS <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');
```

#### Vector



CMHS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean cmp_eq = (eq == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     test_passed = if cmp_eq then element1 >= element2 else element1 > element2;
13     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
14
15  V[d] = result;

```


### 4.3.28 CMLE (zero)

Compare signed Less than or Equal to zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is less than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMLE <V><d>, <V><n>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;

```

#### Vector



CMLE <Vd>.<T>, <Vn>.<T>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

- <n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean test_passed;
6
7  for e = 0 to elements-1
8      element = SInt(Elem[operand, e, esize]);
9      case comparison of
10         when CompareOp_GT test_passed = element > 0;
11         when CompareOp_GE test_passed = element >= 0;
12         when CompareOp_EQ test_passed = element == 0;
13         when CompareOp_LE test_passed = element <= 0;
14         when CompareOp_LT test_passed = element < 0;
15         Elem[result, e, esize] = if test_passed then Ones() else Zeros();
16
17  V[d] = result;

```


### 4.3.29 CMLT (zero)

Compare signed Less than zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is less than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMLT <V><d>, <V><n>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8
9 CompareOp comparison = CompareOp_LT;
```

#### Vector



CMLT <Vd>.<T>, <Vn>.<T>, #0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison = CompareOp_LT;
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":



size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean test_passed;
6
7  for e = 0 to elements-1
8    element = SInt(Elem[operand, e, esize]);
9    case comparison of
10     when CompareOp_GT test_passed = element > 0;
11     when CompareOp_GE test_passed = element >= 0;
12     when CompareOp_EQ test_passed = element == 0;
13     when CompareOp_LE test_passed = element <= 0;
14     when CompareOp_LT test_passed = element < 0;
15     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
16
17  V[d] = result;
  
```


### 4.3.30 CMTST

Compare bitwise Test bits nonzero (vector). This instruction reads each vector element in the first source SIMD&FP register, performs an AND with the corresponding vector element in the second source SIMD&FP register, and if the result is not zero, sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




CMTST <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean and_test = (U == '0');
```

#### Vector



CMTST <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean and_test = (U == '0');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation


```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if and_test then
13         test_passed = !IsZero(element1 AND element2);
14     else
15         test_passed = (element1 == element2);
16     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18  V[d] = result;
  
```

### 4.3.31 CNT

Population Count per byte. This instruction counts the number of bits that have a value of one in each vector element in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



CNT <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '00' then UNDEFINED;
5 integer esize = 8;
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV 8;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	x	RESERVED
1x	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 integer count;
6 for e = 0 to elements-1
7     count = BitCount(Elem[operand, e, esize]);
8     Elem[result, e, esize] = count<esize-1:0>;
9 V[d] = result;
    
```

### 4.3.32 DUP (element)


Duplicate vector element to vector or scalar. This instruction duplicates the vector element at the specified element index in the source SIMD&FP register into a scalar or each element in a vector, and writes the result to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias [MOV \(scalar\)](#).

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




DUP <V><d>, <Vn>.<T>[<index>]

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size = LowestSetBit(imm5);
5 if size > 3 then UNDEFINED;
6
7 integer index = UInt(imm5<4:size+1>);
8 integer idxdsize = if imm5<4> == '1' then 128 else 64;
9
10 integer esize = 8 << size;
11 integer datasize = esize;
12 integer elements = 1;

```

#### Vector



DUP <Vd>.<T>, <Vn>.<Ts>[<index>]

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size = LowestSetBit(imm5);
5 if size > 3 then UNDEFINED;
6
7 integer index = UInt(imm5<4:size+1>);
8 integer idxdsize = if imm5<4> == '1' then 128 else 64;
9
10 if size == 3 && Q == '0' then UNDEFINED;
11 integer esize = 8 << size;
12 integer datasize = if Q == '1' then 128 else 64;
13 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<T> For the scalar variant: is the element width specifier, encoded in "imm5":

imm5	<T>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

For the vector variant: is an arrangement specifier, encoded in "imm5:Q":

<b>imm5</b>	<b>Q</b>	<b>&lt;T&gt;</b>
x0000	x	RESERVED
xxxx1	0	8B
xxxx1	1	16B
xxx10	0	4H
xxx10	1	8H
xx100	0	2S
xx100	1	4S
x1000	0	RESERVED
x1000	1	2D

<Ts> Is an element size specifier, encoded in "imm5":

<b>imm5</b>	<b>&lt;Ts&gt;</b>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<V> Is the destination width specifier, encoded in "imm5":

<b>imm5</b>	<b>&lt;V&gt;</b>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<index> Is the element index encoded in "imm5":

<b>imm5</b>	<b>&lt;index&gt;</b>
x0000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>
x1000	imm5<4>

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(idxsized) operand = V[n];
3 bits(datasized) result;
4 bits(esized) element;
5
6 element = Elem[operand, index, esized];
7 for e = 0 to elements-1
8     Elem[result, e, esized] = element;
9 V[d] = result;
```

### 4.3.33 DUP (general)

Duplicate general-purpose register to vector. This instruction duplicates the contents of the source general-purpose register into a scalar or each element in a vector, and writes the result to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



DUP <Vd>.<T>, <R><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size = LowestSetBit(imm5);
5 if size > 3 then UNDEFINED;
6
7 // imm5<4:size+1> is IGNORED
8
9 if size == 3 && Q == '0' then UNDEFINED;
10 integer esize = 8 << size;
11 integer datasize = if Q == '1' then 128 else 64;
12 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "imm5:Q":

imm5	Q	<T>
x0000	x	RESERVED
xxxx1	0	8B
xxxx1	1	16B
xxx10	0	4H
xxx10	1	8H
xx100	0	2S
xx100	1	4S
x1000	0	RESERVED
x1000	1	2D

<R> Is the width specifier for the general-purpose source register, encoded in "imm5":

imm5	<R>
x0000	RESERVED
xxxx1	W
xxx10	W
xx100	W
x1000	X

<n> Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(esize) element = X[n];
3 bits(datasize) result;
4
5 for e = 0 to elements-1
6     Elem[result, e, esize] = element;
7 V[d] = result;

```

### 4.3.34 EOR (vector)

Bitwise Exclusive OR (vector). This instruction performs a bitwise Exclusive OR operation between the two source SIMD&FP registers, and places the result in the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



EOR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 VBitOp op;
9
10 case opc2 of
11     when '00' op = VBitOp_VEOR;
12     when '01' op = VBitOp_VBSL;
13     when '10' op = VBitOp_VBIT;
14     when '11' op = VBitOp_VBIF;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1;
3 bits(datasize) operand2;
4 bits(datasize) operand3;
5 bits(datasize) operand4 = V[n];
6
7 case op of
8     when VBitOp_VEOR
9         operand1 = V[m];
10        operand2 = Zeros();
11        operand3 = Ones();
12     when VBitOp_VBSL
13        operand1 = V[m];
14        operand2 = operand1;
15        operand3 = V[d];
16     when VBitOp_VBIT
17        operand1 = V[d];
18        operand2 = operand1;
19        operand3 = V[m];
20     when VBitOp_VBIF
21        operand1 = V[d];
22        operand2 = operand1;
23        operand3 = NOT(V[m]);
24
25 V[d] = operand1 EOR ((operand2 EOR operand4) AND operand3);
    
```




### 4.3.35 EOR3

Three-way Exclusive OR performs a three-way exclusive OR of the values in the three source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA3* is implemented.

#### Advanced SIMD (Armv8.2)



EOR3 <Vd>.16B, <Vn>.16B, <Vm>.16B, <Va>.16B

```
1 if !HaveSHA3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer a = UInt(Ra);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Va> Is the name of the third SIMD&FP source register, encoded in the "Ra" field.


#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) Va = V[a];
6 V[d] = Vn EOR Vm EOR Va;
```


### 4.3.36 EXT

Extract vector from pair of vectors. This instruction extracts the lowest vector elements from the second source SIMD&FP register and the highest vector elements from the first source SIMD&FP register, concatenates the results into a vector, and writes the vector to the destination SIMD&FP register vector. The index value specifies the lowest vector element to extract from the first source register, and consecutive elements are extracted from the first, then second, source registers until the destination vector is filled.

The following figure shows an example of the operation of EXT doubleword operation for  $Q = 0$  and  $\text{imm4}\langle 2:0 \rangle = 3$ .



Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



EXT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>, #<index>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if Q == '0' && imm4<3> == '1' then UNDEFINED;
6
7 integer datasize = if Q == '1' then 128 else 64;
8 integer position = UInt(imm4) << 3;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<index> Is the lowest numbered byte element to be extracted, encoded in "Q:imm4":

Q	imm4<3>	<index>
0	0	imm4<2:0>
0	1	RESERVED
1	x	imm4

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) hi = V[m];
3 bits(datasize) lo = V[n];
4 bits(datasize*2) concat = hi : lo;

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
5  
6 V[d] = concat<position+datasize-1:position>;
```

### 4.3.37 FABD


Floating-point Absolute Difference (vector). This instruction subtracts the floating-point values in the elements of the second source SIMD&FP register, from the corresponding floating-point values in the elements of the first source SIMD&FP register, places the absolute value of each result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FABD <Hd>, <Hn>, <Hm>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9  boolean abs = TRUE;
    
```

#### Scalar single-precision and double-precision




FABD <V><d>, <V><n>, <V><m>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7  boolean abs = TRUE;
    
```

#### Vector half precision (Armv8.2)




FABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean abs = (U == '1');

```

### Vector single-precision and double-precision



FABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean abs = (U == '1');

```

### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


### Operation

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  bits(esize) diff;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     diff = FPSub(element1, element2, FPCR);
13     Elem[result, e, esize] = if abs then FPAbs(diff) else diff;
14
15 V[d] = result;
```

### 4.3.38 FABS (scalar)

Floating-point Absolute value (scalar). This instruction calculates the absolute value in the SIMD&FP source register and writes the result to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FABS <Hd>, <Hn>

#### Single-precision (ftype == 00)

FABS <Sd>, <Sn>

#### Double-precision (ftype == 01)

FABS <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 FPUnaryOp fpop;
16 case opc of
17     when '00' fpop = FPUnaryOp_MOV;
18     when '01' fpop = FPUnaryOp_ABS;
19     when '10' fpop = FPUnaryOp_NEG;
20     when '11' fpop = FPUnaryOp_SQRT;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) result;
4 bits(datasize) operand = V[n];
5
6 case fpop of
7     when FPUnaryOp_MOV result = operand;
8     when FPUnaryOp_ABS result = FPAbs(operand);
9     when FPUnaryOp_NEG result = FPNeg(operand);
10    when FPUnaryOp_SQRT result = FPSqrt(operand, FPCR);
11
12 V[d] = result;

```


### 4.3.39 FABS (vector)

Floating-point Absolute value (vector). This instruction calculates the absolute value of each vector element in the source SIMD&FP register, writes the result to a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FABS <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean neg = (U == '1');
```

#### Single-precision and double-precision



FABS <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean neg = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.



### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     if neg then
9         element = FPNeg(element);
10    else
11        element = FPAbs(element);
12    Elem[result, e, esize] = element;
13
14 V[d] = result;
```

### 4.3.40 FACGE


Floating-point Absolute Compare Greater than or Equal (vector). This instruction compares the absolute value of each floating-point value in the first source SIMD&FP register with the absolute value of the corresponding floating-point value in the second source SIMD&FP register and if the first value is greater than or equal to the second value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FACGE <Hd>, <Hn>, <Hm>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9  CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;
    
```

#### Scalar single-precision and double-precision



FACGE <V><d>, <V><n>, <V><m>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7  CompareOp cmp;
8  boolean abs;
9
10 case E:U:ac of
11   when '000' cmp = CompareOp_EQ; abs = FALSE;
12   when '010' cmp = CompareOp_GE; abs = FALSE;
13   when '011' cmp = CompareOp_GE; abs = TRUE;
    
```


Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions

```

14   when '110' cmp = CompareOp_GT; abs = FALSE;
15   when '111' cmp = CompareOp_GT; abs = TRUE;
16   otherwise UNDEFINED;

```

**Vector half precision  
(Armv8.2)**




FACGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9  CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;

```

**Vector single-precision and double-precision**



FACGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8  CompareOp cmp;
9  boolean abs;
10
11 case E:U:ac of
12   when '000' cmp = CompareOp_EQ; abs = FALSE;
13   when '010' cmp = CompareOp_GE; abs = FALSE;
14   when '011' cmp = CompareOp_GE; abs = TRUE;
15   when '110' cmp = CompareOp_GT; abs = FALSE;
16   when '111' cmp = CompareOp_GT; abs = TRUE;
17   otherwise UNDEFINED;

```

**Assembler Symbols**

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if abs then
13         element1 = FPAbs(element1);
14         element2 = FPAbs(element2);
15     case cmp of
16         when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
17         when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
18         when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
19     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
20
21 V[d] = result;
```

### 4.3.41 FACGT


Floating-point Absolute Compare Greater than (vector). This instruction compares the absolute value of each vector element in the first source SIMD&FP register with the absolute value of the corresponding vector element in the second source SIMD&FP register and if the first value is greater than the second value sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FACGT <Hd>, <Hn>, <Hm>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9 CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;
    
```

#### Scalar single-precision and double-precision



FACGT <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7 CompareOp cmp;
8 boolean abs;
9
10 case E:U:ac of
11   when '000' cmp = CompareOp_EQ; abs = FALSE;
12   when '010' cmp = CompareOp_GE; abs = FALSE;
13   when '011' cmp = CompareOp_GE; abs = TRUE;
    
```

## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```

14   when '110' cmp = CompareOp_GT; abs = FALSE;
15   when '111' cmp = CompareOp_GT; abs = TRUE;
16   otherwise UNDEFINED;

```

#### Vector half precision (Armv8.2)



```

FACGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>


```

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9  CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;

```

#### Vector single-precision and double-precision



```

FACGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8  CompareOp cmp;
9  boolean abs;
10
11 case E:U:ac of
12   when '000' cmp = CompareOp_EQ; abs = FALSE;
13   when '010' cmp = CompareOp_GE; abs = FALSE;
14   when '011' cmp = CompareOp_GE; abs = TRUE;
15   when '110' cmp = CompareOp_GT; abs = FALSE;
16   when '111' cmp = CompareOp_GT; abs = TRUE;
17   otherwise UNDEFINED;

```

#### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if abs then
13         element1 = FPAbs(element1);
14         element2 = FPAbs(element2);
15     case cmp of
16         when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
17         when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
18         when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
19     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
20
21  V[d] = result;
  
```

### 4.3.42 FADD (scalar)

Floating-point Add (scalar). This instruction adds the floating-point values of the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FADD <Hd>, <Hn>, <Hm>
```

#### Single-precision (ftype == 00)

```
FADD <Sd>, <Sn>, <Sm>
```

#### Double-precision (ftype == 01)

```
FADD <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
15
16 boolean sub_op = (op == '1');
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) result;
3 bits(datasize) operand1 = V[n];
```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
4  bits(datasize) operand2 = V[m];
5
6  if sub_op then
7      result = FPSub(operand1, operand2, FPCR);
8  else
9      result = FPAdd(operand1, operand2, FPCR);
10
11 V[d] = result;
```

### 4.3.43 FADD (vector)


Floating-point Add (vector). This instruction adds corresponding vector elements in the two source SIMD&FP registers, writes the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
```

#### Single-precision and double-precision



FADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2+datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16     Elem[result, e, esize] = FPAdd(element1, element2, FPCR);
17
18  V[d] = result;

```

### 4.3.44 FADDP (scalar)


Floating-point Add Pair of elements (scalar). This instruction adds two floating-point vector elements in the source SIMD&FP register and writes the scalar result into the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FADDP <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer esize = 16;
6 if sz == '1' then UNDEFINED;
7 integer datasize = esize * 2;
8 integer elements = 2;
9
10 ReduceOp op = ReduceOp_FADD;
    
```

#### Single-precision and double-precision



FADDP <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize * 2;
6 integer elements = 2;
7
8 ReduceOp op = ReduceOp_FADD;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	H
1	RESERVED

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2H
1	RESERVED

For the single-precision and double-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2S
1	2D

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.45 FADDP (vector)


Floating-point Add Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, adds each pair of values together, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
```

#### Single-precision and double-precision



FADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  boolean pair = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(2*datasize) concat = operand2:operand1;
6 bits(esize) element1;
7 bits(esize) element2;
8
9 for e = 0 to elements-1
10   if pair then
11     element1 = Elem[concat, 2*e, esize];
12     element2 = Elem[concat, (2*e)+1, esize];
13   else
14     element1 = Elem[operand1, e, esize];
15     element2 = Elem[operand2, e, esize];
16   Elem[result, e, esize] = FPAdd(element1, element2, FPCR);
17
18 V[d] = result;
  
```


### 4.3.46 FCCMP

Floating-point Conditional quiet Compare (scalar). This instruction compares the two SIMD&FP source register values and writes the result to the *PSTATE*.{N, Z, C, V} flags. If the condition does not pass then the *PSTATE*.{N, Z, C, V} flags are set to the flag bit specifier.

It raises an Invalid Operation exception only if either operand is a signaling NaN.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FCCMP <Hn>, <Hm>, #<nzcw>, <cond>

#### Single-precision (ftype == 00)

FCCMP <Sn>, <Sm>, #<nzcw>, <cond>

#### Double-precision (ftype == 01)

FCCMP <Dn>, <Dm>, #<nzcw>, <cond>

```

1 integer n = UInt(Rn);
2 integer m = UInt(Rm);
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 boolean signal_all_nans = (op == '1');
16 bits(4) condition = cond;
17 bits(4) flags = nzcw;

```

#### Assembler Symbols

- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <nzcw> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcw" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

NaNs



The IEEE 754 standard specifies that the result of a comparison is precisely one of  $<$ ,  $=$ ,  $>$  or unordered. If either or both of the operands are NaNs, they are unordered, and all three of  $(\text{Operand1} < \text{Operand2})$ ,  $(\text{Operand1} = \text{Operand2})$  and  $(\text{Operand1} > \text{Operand2})$  are false. This case results in the *FPSCR* flags being set to  $N=0$ ,  $Z=0$ ,  $C=1$ , and  $V=1$ .

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) operand1 = V[n];
4 bits(datasize) operand2;
5
6 operand2 = V[m];
7
8 if ConditionHolds(condition) then
9     flags = FPCompare(operand1, operand2, signal_all_nans, FPCR);
10 PSTATE.<N,Z,C,V> = flags;
```


### 4.3.47 FCCMPE

Floating-point Conditional signaling Compare (scalar). This instruction compares the two SIMD&FP source register values and writes the result to the *PSTATE*.{N, Z, C, V} flags. If the condition does not pass then the *PSTATE*.{N, Z, C, V} flags are set to the flag bit specifier.

If either operand is any type of NaN, or if either operand is a signaling NaN, the instruction raises an Invalid Operation exception.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (ArmV8.2)

FCCMPE <Hn>, <Hm>, #<nzc>, <cond>

#### Single-precision (ftype == 00)

FCCMPE <Sn>, <Sm>, #<nzc>, <cond>

#### Double-precision (ftype == 01)

FCCMPE <Dn>, <Dm>, #<nzc>, <cond>

```

1 integer n = UInt(Rn);
2 integer m = UInt(Rm);
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 boolean signal_all_nans = (op == '1');
16 bits(4) condition = cond;
17 bits(4) flags = nzc;
    
```

#### Assembler Symbols

- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <nzc> Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzc" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

## NaNs

The IEEE 754 standard specifies that the result of a comparison is precisely one of  $<$ ,  $=$ ,  $>$  or unordered. If either or both of the operands are NaNs, they are unordered, and all three of  $(\text{Operand1} < \text{Operand2})$ ,  $(\text{Operand1} = \text{Operand2})$  and  $(\text{Operand1} > \text{Operand2})$  are false. This case results in the *FPSCR* flags being set to  $N=0$ ,  $Z=0$ ,  $C=1$ , and  $V=1$ .

*FCCMPE* raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for  $<$ ,  $<=$ ,  $>$ ,  $>=$ , and other predicates that raise an exception when the operands are unordered.

**Operation**

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2;
5
6  operand2 = V[m];
7
8  if ConditionHolds(condition) then
9      flags = FPCompare(operand1, operand2, signal_all_nans, FPCR);
10 ESTATE.<N,Z,C,V> = flags;

```

### 4.3.48 FCMEQ (register)


Floating-point Compare Equal (vector). This instruction compares each floating-point value from the first source SIMD&FP register, with the corresponding floating-point value from the second source SIMD&FP register, and if the comparison is equal sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMEQ <Hd>, <Hn>, <Hm>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9  CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;
    
```

#### Scalar single-precision and double-precision




FCMEQ <V><d>, <V><n>, <V><m>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7  CompareOp cmp;
8  boolean abs;
9
10 case E:U:ac of
11   when '000' cmp = CompareOp_EQ; abs = FALSE;
12   when '010' cmp = CompareOp_GE; abs = FALSE;
13   when '011' cmp = CompareOp_GE; abs = TRUE;
14   when '110' cmp = CompareOp_GT; abs = FALSE;
15   when '111' cmp = CompareOp_GT; abs = TRUE;
16   otherwise UNDEFINED;
    
```

### Vector half precision (Armv8.2)




FCMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;

```

### Vector single-precision and double-precision



FCMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 CompareOp cmp;
9 boolean abs;
10
11 case E:U:ac of
12   when '000' cmp = CompareOp_EQ; abs = FALSE;
13   when '010' cmp = CompareOp_GE; abs = FALSE;
14   when '011' cmp = CompareOp_GE; abs = TRUE;
15   when '110' cmp = CompareOp_GT; abs = FALSE;
16   when '111' cmp = CompareOp_GT; abs = TRUE;
17   otherwise UNDEFINED;

```

### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <V> Is a width specifier, encoded in "sz":
 

sz	<V>
0	S
1	D
- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if abs then
13         element1 = FPAbs(element1);
14         element2 = FPAbs(element2);
15     case cmp of
16     when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
17     when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
18     when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
19     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
20
21  V[d] = result;
  
```

### 4.3.49 FCMEQ (zero)


Floating-point Compare Equal to zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMEQ <Hd>, <Hn>, #0.0

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;
    
```

#### Scalar single-precision and double-precision




FCMEQ <V><d>, <V><n>, #0.0

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7
8  CompareOp comparison;
9  case op:U of
10     when '00' comparison = CompareOp_GT;
11     when '01' comparison = CompareOp_GE;
12     when '10' comparison = CompareOp_EQ;
13     when '11' comparison = CompareOp_LE;
    
```

#### Vector half precision (Armv8.2)

Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions




FCMEQ <Vd>.<T>, <Vn>.<T>, #0.0

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;

```

Vector single-precision and double-precision



FCMEQ <Vd>.<T>, <Vn>.<T>, #0.0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;

```

Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded



in"sz:Q":		
sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) zero = FPZero('0');
5  bits(esize) element;
6  boolean test_passed;
7
8  for e = 0 to elements-1
9    element = Elem[operand, e, esize];
10   case comparison of
11     when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
12     when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
13     when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
14     when CompareOp_LE test_passed = FPCompareLE(zero, element, FPCR);
15     when CompareOp_LT test_passed = FPCompareLT(zero, element, FPCR);
16   Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18 V[d] = result;
  
```

### 4.3.50 FCMGE (register)


Floating-point Compare Greater than or Equal (vector). This instruction reads each floating-point value in the first source SIMD&FP register and if the value is greater than or equal to the corresponding floating-point value in the second source SIMD&FP register sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMGE <Hd>, <Hn>, <Hm>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9 CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;

```

#### Scalar single-precision and double-precision



FCMGE <V><d>, <V><n>, <V><m>

```


1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7 CompareOp cmp;
8 boolean abs;
9
10 case E:U:ac of
11   when '000' cmp = CompareOp_EQ; abs = FALSE;
12   when '010' cmp = CompareOp_GE; abs = FALSE;
13   when '011' cmp = CompareOp_GE; abs = TRUE;

```

```

14   when '110' cmp = CompareOp_GT; abs = FALSE;
15   when '111' cmp = CompareOp_GT; abs = TRUE;
16   otherwise UNDEFINED;
    
```

### Vector half precision (Armv8.2)




FCMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9  CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;
    
```

### Vector single-precision and double-precision



FCMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8  CompareOp cmp;
9  boolean abs;
10
11 case E:U:ac of
12   when '000' cmp = CompareOp_EQ; abs = FALSE;
13   when '010' cmp = CompareOp_GE; abs = FALSE;
14   when '011' cmp = CompareOp_GE; abs = TRUE;
15   when '110' cmp = CompareOp_GT; abs = FALSE;
16   when '111' cmp = CompareOp_GT; abs = TRUE;
17   otherwise UNDEFINED;
    
```

### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if abs then
13         element1 = FPAbs(element1);
14         element2 = FPAbs(element2);
15     case cmp of
16         when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
17         when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
18         when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
19     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
20
21 V[d] = result;
    
```

### 4.3.51 FCMGE (zero)


Floating-point Compare Greater than or Equal to zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is greater than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMGE <Hd>, <Hn>, #0.0

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;
    
```

#### Scalar single-precision and double-precision




FCMGE <V><d>, <V><n>, #0.0

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7
8  CompareOp comparison;
9  case op:U of
10     when '00' comparison = CompareOp_GT;
11     when '01' comparison = CompareOp_GE;
12     when '10' comparison = CompareOp_EQ;
13     when '11' comparison = CompareOp_LE;
    
```

#### Vector half precision (Armv8.2)

Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions




FCMGGE <Vd>.<T>, <Vn>.<T>, #0.0

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;

```

Vector single-precision and double-precision



FCMGGE <Vd>.<T>, <Vn>.<T>, #0.0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;

```

Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":		
sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) zero = FPZero('0');
5  bits(esize) element;
6  boolean test_passed;
7
8  for e = 0 to elements-1
9    element = Elem[operand, e, esize];
10   case comparison of
11     when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
12     when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
13     when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
14     when CompareOp_LE test_passed = FPCompareLE(zero, element, FPCR);
15     when CompareOp_LT test_passed = FPCompareLT(zero, element, FPCR);
16   Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18 V[d] = result;
  
```

### 4.3.52 FCMGT (register)


Floating-point Compare Greater than (vector). This instruction reads each floating-point value in the first source SIMD&FP register and if the value is greater than the corresponding floating-point value in the second source SIMD&FP register sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMGT <Hd>, <Hn>, <Hm>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9  CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;
    
```

#### Scalar single-precision and double-precision




FCMGT <V><d>, <V><n>, <V><m>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7  CompareOp cmp;
8  boolean abs;
9
10 case E:U:ac of
11   when '000' cmp = CompareOp_EQ; abs = FALSE;
12   when '010' cmp = CompareOp_GE; abs = FALSE;
13   when '011' cmp = CompareOp_GE; abs = TRUE;
14   when '110' cmp = CompareOp_GT; abs = FALSE;
15   when '111' cmp = CompareOp_GT; abs = TRUE;
16   otherwise UNDEFINED;
    
```



### Vector half precision (Armv8.2)




FCMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 CompareOp cmp;
10 boolean abs;
11
12 case E:U:ac of
13   when '000' cmp = CompareOp_EQ; abs = FALSE;
14   when '010' cmp = CompareOp_GE; abs = FALSE;
15   when '011' cmp = CompareOp_GE; abs = TRUE;
16   when '110' cmp = CompareOp_GT; abs = FALSE;
17   when '111' cmp = CompareOp_GT; abs = TRUE;
18   otherwise UNDEFINED;

```

### Vector single-precision and double-precision



FCMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 CompareOp cmp;
9 boolean abs;
10
11 case E:U:ac of
12   when '000' cmp = CompareOp_EQ; abs = FALSE;
13   when '010' cmp = CompareOp_GE; abs = FALSE;
14   when '011' cmp = CompareOp_GE; abs = TRUE;
15   when '110' cmp = CompareOp_GT; abs = FALSE;
16   when '111' cmp = CompareOp_GT; abs = TRUE;
17   otherwise UNDEFINED;

```

### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D
- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  boolean test_passed;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if abs then
13         element1 = FPAbs(element1);
14         element2 = FPAbs(element2);
15     case cmp of
16         when CompareOp_EQ test_passed = FPCompareEQ(element1, element2, FPCR);
17         when CompareOp_GE test_passed = FPCompareGE(element1, element2, FPCR);
18         when CompareOp_GT test_passed = FPCompareGT(element1, element2, FPCR);
19     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
20
21  V[d] = result;
```

### 4.3.53 FCMGT (zero)


Floating-point Compare Greater than zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is greater than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMGT <Hd>, <Hn>, #0.0

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;
    
```

#### Scalar single-precision and double-precision




FCMGT <V><d>, <V><n>, #0.0

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7
8  CompareOp comparison;
9  case op:U of
10     when '00' comparison = CompareOp_GT;
11     when '01' comparison = CompareOp_GE;
12     when '10' comparison = CompareOp_EQ;
13     when '11' comparison = CompareOp_LE;
    
```

#### Vector half precision (Armv8.2)

Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions




FCMGT <Vd>.<T>, <Vn>.<T>, #0.0

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;

```

**Vector single-precision and double-precision**



FCMGT <Vd>.<T>, <Vn>.<T>, #0.0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;

```

**Assembler Symbols**

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":		
sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) zero = FPZero('0');
5  bits(esize) element;
6  boolean test_passed;
7
8  for e = 0 to elements-1
9    element = Elem[operand, e, esize];
10   case comparison of
11     when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
12     when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
13     when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
14     when CompareOp_LE test_passed = FPCompareLE(zero, element, FPCR);
15     when CompareOp_LT test_passed = FPCompareLT(zero, element, FPCR);
16   Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18 V[d] = result;
  
```

### 4.3.54 FCMLE (zero)


Floating-point Compare Less than or Equal to zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is less than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMLE <Hd>, <Hn>, #0.0

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = esize;
8  integer elements = 1;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;
    
```

#### Scalar single-precision and double-precision




FCMLE <V><d>, <V><n>, #0.0

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  integer esize = 32 << UInt(sz);
5  integer datasize = esize;
6  integer elements = 1;
7
8  CompareOp comparison;
9  case op:U of
10     when '00' comparison = CompareOp_GT;
11     when '01' comparison = CompareOp_GE;
12     when '10' comparison = CompareOp_EQ;
13     when '11' comparison = CompareOp_LE;
    
```

#### Vector half precision (Armv8.2)

Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions




FCMLD <Vd>.<T>, <Vn>.<T>, #0.0

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 CompareOp comparison;
11 case op:U of
12     when '00' comparison = CompareOp_GT;
13     when '01' comparison = CompareOp_GE;
14     when '10' comparison = CompareOp_EQ;
15     when '11' comparison = CompareOp_LE;

```

Vector single-precision and double-precision



FCMLD <Vd>.<T>, <Vn>.<T>, #0.0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 CompareOp comparison;
10 case op:U of
11     when '00' comparison = CompareOp_GT;
12     when '01' comparison = CompareOp_GE;
13     when '10' comparison = CompareOp_EQ;
14     when '11' comparison = CompareOp_LE;

```

Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":		
sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) zero = FPZero('0');
5  bits(esize) element;
6  boolean test_passed;
7
8  for e = 0 to elements-1
9    element = Elem[operand, e, esize];
10   case comparison of
11     when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
12     when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
13     when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
14     when CompareOp_LE test_passed = FPCompareLE(zero, element, FPCR);
15     when CompareOp_LT test_passed = FPCompareLT(zero, element, FPCR);
16   Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18 V[d] = result;
  
```



### 4.3.55 FCMLT (zero)


Floating-point Compare Less than zero (vector). This instruction reads each floating-point value in the source SIMD&FP register and if the value is less than zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCMLT <Hd>, <Hn>, #0.0

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 CompareOp comparison = CompareOp_LT;
    
```

#### Scalar single-precision and double-precision




FCMLT <V><d>, <V><n>, #0.0

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 CompareOp comparison = CompareOp_LT;
    
```

#### Vector half precision (Armv8.2)




FCMLT <Vd>.<T>, <Vn>.<T>, #0.0

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 CompareOp comparison = CompareOp_LT;

```

### Vector single-precision and double-precision



```
FCMLT <Vd>.<T>, <Vn>.<T>, #0.0
```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  CompareOp comparison = CompareOp_LT;

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esome) zero = FPZero('0');
5  bits(esome) element;

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
6  boolean test_passed;
7
8  for e = 0 to elements-1
9      element = Elem[operand, e, esize];
10     case comparison of
11         when CompareOp_GT test_passed = FPCompareGT(element, zero, FPCR);
12         when CompareOp_GE test_passed = FPCompareGE(element, zero, FPCR);
13         when CompareOp_EQ test_passed = FPCompareEQ(element, zero, FPCR);
14         when CompareOp_LE test_passed = FPCompareLE(zero, element, FPCR);
15         when CompareOp_LT test_passed = FPCompareLT(zero, element, FPCR);
16     Elem[result, e, esize] = if test_passed then Ones() else Zeros();
17
18 V[d] = result;
```


### 4.3.56 FCMP

Floating-point quiet Compare (scalar). This instruction compares the two SIMD&FP source register values, or the first SIMD&FP source register value and zero. It writes the result to the *PSTATE*.{N, Z, C, V} flags.

It raises an Invalid Operation exception only if either operand is a signaling NaN.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision (ftype == 11 && opc == 00)**  
(Armv8.2)

FCMP <Hn>, <Hm>

**Half-precision, zero (ftype == 11 && Rm == (00000) && opc == 01)**  
(Armv8.2)

FCMP <Hn>, #0.0

**Single-precision (ftype == 00 && opc == 00)**

FCMP <Sn>, <Sm>

**Single-precision, zero (ftype == 00 && Rm == (00000) && opc == 01)**

FCMP <Sn>, #0.0

**Double-precision (ftype == 01 && opc == 00)**

FCMP <Dn>, <Dm>

**Double-precision, zero (ftype == 01 && Rm == (00000) && opc == 01)**

FCMP <Dn>, #0.0

```

1 integer n = UInt(Rn);
2 integer m = UInt(Rm); // ignored when opc<0> == '1'
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 boolean signal_all_nans = (opc<1> == '1');
16 boolean cmp_with_zero = (opc<0> == '1');
```

#### Assembler Symbols

<Dn> For the double-precision variant: is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

For the double-precision, zero variant: is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

- <Hn> For the half-precision variant: is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- For the half-precision, zero variant: is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sn> For the single-precision variant: is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- For the single-precision, zero variant: is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### NaNs

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This case results in the *FPSCR* flags being set to N=0, Z=0, C=1, and V=1.

#### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2;
5
6  operand2 = if cmp_with_zero then FPZero('0') else V[m];
7
8  ESTATE.<N,Z,C,V> = FPCompare(operand1, operand2, signal_all_nans, FPCR);

```


### 4.3.57 FCMPE

Floating-point signaling Compare (scalar). This instruction compares the two SIMD&FP source register values, or the first SIMD&FP source register value and zero. It writes the result to the *PSTATE*.{N, Z, C, V} flags.

If either operand is any type of NaN, or if either operand is a signaling NaN, the instruction raises an Invalid Operation exception.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision (ftype == 11 && opc == 10)**  
(Armv8.2)

FCMPE <Hn>, <Hm>

**Half-precision, zero (ftype == 11 && Rm == (00000) && opc == 11)**  
(Armv8.2)

FCMPE <Hn>, #0.0

**Single-precision (ftype == 00 && opc == 10)**

FCMPE <Sn>, <Sm>

**Single-precision, zero (ftype == 00 && Rm == (00000) && opc == 11)**

FCMPE <Sn>, #0.0

**Double-precision (ftype == 01 && opc == 10)**

FCMPE <Dn>, <Dm>

**Double-precision, zero (ftype == 01 && Rm == (00000) && opc == 11)**

FCMPE <Dn>, #0.0

```

1 integer n = UInt(Rn);
2 integer m = UInt(Rm); // ignored when opc<0> == '1'
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 boolean signal_all_nans = (opc<1> == '1');
16 boolean cmp_with_zero = (opc<0> == '1');
```

#### Assembler Symbols

<Dn> For the double-precision variant: is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

For the double-precision, zero variant: is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hn> For the half-precision variant: is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  
For the half-precision, zero variant: is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sn> For the single-precision variant: is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  
For the single-precision, zero variant: is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### NaNs

The IEEE 754 standard specifies that the result of a comparison is precisely one of <, ==, > or unordered. If either or both of the operands are NaNs, they are unordered, and all three of (Operand1 < Operand2), (Operand1 == Operand2) and (Operand1 > Operand2) are false. This case results in the *FPSCR* flags being set to N=0, Z=0, C=1, and V=1.

FCMPBE raises an Invalid Operation exception if either operand is any type of NaN, and is suitable for testing for <, <=, >, >=, and other predicates that raise an exception when the operands are unordered.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) operand1 = V[n];
4 bits(datasize) operand2;
5
6 operand2 = if cmp_with_zero then FPZero('0') else V[m];
7
8 PSTATE.<N,Z,C,V> = FPCompare(operand1, operand2, signal_all_nans, FPCR);

```

### 4.3.58 FCSEL

Floating-point Conditional Select (scalar). This instruction allows the SIMD&FP destination register to take the value from either one or the other of two SIMD&FP source registers. If the condition passes, the first SIMD&FP source register value is taken, otherwise the second SIMD&FP source register value is taken.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (fctype == 11) (Armv8.2)

FCSEL <Hd>, <Hn>, <Hm>, <cond>

#### Single-precision (fctype == 00)

FCSEL <Sd>, <Sn>, <Sm>, <cond>

#### Double-precision (fctype == 01)

FCSEL <Dd>, <Dn>, <Dm>, <cond>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case fctype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
15
16 bits(4) condition = cond;
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <cond> Is one of the standard conditions, encoded in the "cond" field in the standard way.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) result;
3
4 result = if ConditionHolds(condition) then V[n] else V[m];
5
6 V[d] = result;
    
```



### 4.3.59 FCVT

Floating-point Convert precision (scalar). This instruction converts the floating-point value in the SIMD&FP source register to the precision for the destination register data type using the rounding mode that is determined by the *FPCR* and writes the result to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision to single-precision (ftype == 11 && opc == 00)

FCVT <Sd>, <Hn>

#### Half-precision to double-precision (ftype == 11 && opc == 01)

FCVT <Dd>, <Hn>

#### Single-precision to half-precision (ftype == 00 && opc == 11)

FCVT <Hd>, <Sn>

#### Single-precision to double-precision (ftype == 00 && opc == 01)

FCVT <Dd>, <Sn>

#### Double-precision to half-precision (ftype == 01 && opc == 11)

FCVT <Hd>, <Dn>

#### Double-precision to single-precision (ftype == 01 && opc == 00)

FCVT <Sd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer srcsize;
4 integer dstsize;
5
6 if ftype == opc then UNDEFINED;
7
8 case ftype of
9   when '00' srcsize = 32;
10  when '01' srcsize = 64;
11  when '10' UNDEFINED;
12  when '11' srcsize = 16;
13 case opc of
14   when '00' dstsize = 32;
15   when '01' dstsize = 64;
16   when '10' UNDEFINED;
17   when '11' dstsize = 16;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(dstsize) result;
4  bits(srcsize) operand = V[n];
5
6  result = FPConvert(operand, FPCR);
7  V[d] = result;
```

### 4.3.60 FCVTAS (scalar)

Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round to Nearest with Ties to Away rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTAS <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTAS <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTAS <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTAS <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTAS <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTAS <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.61 FCVTAS (vector)


Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector). This instruction converts each element in a vector from a floating-point value to a signed integer value using the Round to Nearest with Ties to Away rounding mode and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTAS <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPRounding_TIEAWAY;
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTAS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPRounding_TIEAWAY;
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTAS <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FPRounding rounding = FPRounding_TIEAWAY;
11 boolean unsigned = (U == '1');
    
```

### Vector single-precision and double-precision



FCVTAS <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FPRounding rounding = FPRounding_TIEAWAY;
10 boolean unsigned = (U == '1');
    
```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
    
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```

### 4.3.62 FCVTAU (scalar)

Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round to Nearest with Ties to Away rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTAU <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTAU <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTAU <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTAU <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTAU <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTAU <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```



```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.63 FCVTAU (vector)


Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector). This instruction converts each element in a vector from a floating-point value to an unsigned integer value using the Round to Nearest with Ties to Away rounding mode and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTAU <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPRounding_TIEAWAY;
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTAU <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPRounding_TIEAWAY;
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTAU <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FPRounding rounding = FPRounding_TIEAWAY;
11 boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



FCVTAU <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FPRounding rounding = FPRounding_TIEAWAY;
10 boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
3  bits(datasize) result;  
4  bits(esize) element;  
5  
6  for e = 0 to elements-1  
7      element = Elem[operand, e, esize];  
8      Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```


### 4.3.64 FCVTL, FCVTL2

Floating-point Convert to higher precision Long (vector). This instruction reads each element in a vector in the SIMD&FP source register, converts each value to double the precision of the source element using the rounding mode that is determined by the *FPCR*, and writes each result to the equivalent element of the vector in the SIMD&FP destination register.

Where the operation lengthens a 64-bit vector to a 128-bit vector, the *FCVTL2* variant operates on the elements in the top 64 bits of the source register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



FCVTL{2}<Vd>.<Ta>, <Vn>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 16 << UInt(sz);
5 integer datasize = 64;
6 integer part = UInt(Q);
7 integer elements = datasize DIV esize;

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "sz":

sz	<Ta>
0	4S
1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "sz:Q":

sz	Q	<Tb>
0	0	4H
0	1	8H
1	0	2S
1	1	4S

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = Vpart[n, part];
3 bits(2*datasize) result;
4
5 for e = 0 to elements-1
6     Elem[result, e, 2*esize] = FPConvert(Elem[operand, e, esize], FPCR);
7
8 V[d] = result;


```

### 4.3.65 FCVTMS (scalar)

Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round towards Minus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTMS <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTMS <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTMS <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTMS <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTMS <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTMS <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30  when '01 00' // [US]CVTF
31      rounding = FPRoundingMode(FPCR);
32      unsigned = (opcode<0> == '1');
33      op = FPConvOp_CVT_ItoF;
34  when '10 00' // FCVTA[US]
35      rounding = FPRounding_TIEAWAY;
36      unsigned = (opcode<0> == '1');
37      op = FPConvOp_CVT_FtoI;
38  when '11 00' // FMOV
39      if fltsize != 16 && fltsize != intsize then UNDEFINED;
40      op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41      part = 0;
42  when '11 01' // FMOV D[1]
43      if intsize != 64 || fltsize != 128 then UNDEFINED;
44      op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45      part = 1;
46      fltsize = 64; // size of D[1] is 64
47  otherwise
48      UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.66 FCVTMS (vector)


Floating-point Convert to Signed integer, rounding toward Minus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTMS <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTMS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTMS <Vd>.<T>, <Vn>.<T>



```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FP Rounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

**Vector single-precision and double-precision**



```
FCVTMS <Vd>.<T>, <Vn>.<T>
```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FP Rounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');
```

**Assembler Symbols**

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```

### 4.3.67 FCVTMU (scalar)

Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round towards Minus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTMU <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTMU <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTMU <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTMU <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTMU <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTMU <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.68 FCVTMU (vector)

Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.


A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision

(Armv8.2)




FCVTMU <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTMU <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision

(Armv8.2)




FCVTMU <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



FCVITMU <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FPRounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```


### 4.3.69 FCVTN, FCVTN2

Floating-point Convert to lower precision Narrow (vector). This instruction reads each vector element in the SIMD&FP source register, converts each result to half the precision of the source element, writes the final result to a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. The rounding mode is determined by the *FPCR*.

The `FCVTN` instruction writes the vector to the lower half of the destination register and clears the upper half, while the `FCVTN2` instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.



`FCVTN{2}<Vd>.<Tb>, <Vn>.<Ta>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 16 << UInt(sz);
5 integer datasize = 64;
6 integer part = UInt(Q);
7 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "sz:Q":

sz	Q	<Tb>
0	0	4H
0	1	8H
1	0	2S
1	1	4S

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "sz":

sz	<Ta>
0	4S
1	2D

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(2*datasize) operand = V[n];
3 bits(datasize) result;
4
5 for e = 0 to elements-1
6     Elem[result, e, esize] = FPConvert(Elem[operand, e, 2*esize], FPCR);
    
```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
7  
8 Vpart[d, part] = result;
```

### 4.3.70 FCVTNS (scalar)

Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round to Nearest rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTNS <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTNS <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTNS <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTNS <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTNS <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTNS <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30  when '01 00' // [US]CVTF
31      rounding = FPRoundingMode(FPCR);
32      unsigned = (opcode<0> == '1');
33      op = FPConvOp_CVT_ItoF;
34  when '10 00' // FCVTA[US]
35      rounding = FPRounding_TIEAWAY;
36      unsigned = (opcode<0> == '1');
37      op = FPConvOp_CVT_FtoI;
38  when '11 00' // FMOV
39      if fltsize != 16 && fltsize != intsize then UNDEFINED;
40      op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41      part = 0;
42  when '11 01' // FMOV D[1]
43      if intsize != 64 || fltsize != 128 then UNDEFINED;
44      op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45      part = 1;
46      fltsize = 64; // size of D[1] is 64
47  otherwise
48      UNDEFINED;
  
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;
  
```

### 4.3.71 FCVTNS (vector)


Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTNS <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTNS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTNS <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



FCVTNS <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 FPRounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```

### 4.3.72 FCVTNU (scalar)

Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round to Nearest rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTNU <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTNU <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTNU <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTNU <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTNU <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTNU <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```



### 4.3.73 FCVTNU (vector)


Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTNU <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTNU <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTNU <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
  
```

**Vector single-precision and double-precision**



```
FCVTNU <Vd>.<T>, <Vn>.<T>
```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FPRounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');
  
```

**Assembler Symbols**

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
  
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```

### 4.3.74 FCVTPS (scalar)

Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round towards Plus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTPS <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTPS <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTPS <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTPS <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTPS <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTPS <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.75 FCVTPS (vector)


Floating-point Convert to Signed integer, rounding toward Plus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTPS <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTPS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTPS <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FP Rounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



FCVTPS <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FP Rounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```




### 4.3.76 FCVTPU (scalar)

Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round towards Plus Infinity rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTPU <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTPU <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTPU <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTPU <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTPU <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTPU <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.77 FCVTPU (vector)


Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#), [Scalar single-precision and double-precision](#), [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTPU <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');

```

#### Scalar single-precision and double-precision




FCVTPU <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');

```

#### Vector half precision (Armv8.2)




FCVTPU <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 FP Rounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



```
FCVTPU <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 FP Rounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```

### 4.3.78 FCVTXN, FCVTXN2

Floating-point Convert to lower precision Narrow, rounding to odd (vector). This instruction reads each vector element in the source SIMD&FP register, narrows each value to half the precision of the source element using the Round to Odd rounding mode, writes the result to a vector, and writes the vector to the destination SIMD&FP register.

This instruction uses the Round to Odd rounding mode which is not defined by the IEEE 754-2008 standard. This rounding mode ensures that if the result of the conversion is inexact the least significant bit of the mantissa is forced to 1. This rounding mode enables a floating-point value to be converted to a lower precision format via an intermediate precision format while avoiding double rounding errors. For example, a 64-bit floating-point value can be converted to a correctly rounded 16-bit floating-point value by first using this instruction to produce a 32-bit value and then using another instruction with the wanted rounding mode to convert the 32-bit value to the final 16-bit floating-point value.


The `FCVTXN` instruction writes the vector to the lower half of the destination register and clears the upper half, while the `FCVTXN2` instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




FCVTXN <Vb><d>, <Va><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz == '0' then UNDEFINED;
5 integer esize = 32;
6 integer datasize = esize;
7 integer elements = 1;
8 integer part = 0;
  
```

#### Vector



FCVTXN{2}<Vd>.<Tb>, <Vn>.<Ta>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz == '0' then UNDEFINED;
5 integer esize = 32;
6 integer datasize = 64;
7 integer elements = 2;
8 integer part = UInt(Q);
  
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on

the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "sz:Q":

sz	Q	<Tb>
0	x	RESERVED
1	0	2S
1	1	4S

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "sz":

sz	<Ta>
0	RESERVED
1	2D

<Vb> Is the destination width specifier, encoded in "sz":

sz	<Vb>
0	RESERVED
1	S

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Va> Is the source width specifier, encoded in "sz":

sz	<Va>
0	RESERVED
1	D

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(2*datasize) operand = V[n];
3 bits(datasize) result;
4
5 for e = 0 to elements-1
6     Elem[result, e, esize] = FPConvert(Elem[operand, e, 2*esize], FPCR, FPRounding_ODD);
7
8 Vpart[d, part] = result;
```

### 4.3.79 FCVTZS (scalar, fixed-point)

Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit fixed-point signed integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

```
FCVTZS <Wd>, <Hn>, #<fbits>
```

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

```
FCVTZS <Xd>, <Hn>, #<fbits>
```

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

```
FCVTZS <Wd>, <Sn>, #<fbits>
```

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

```
FCVTZS <Xd>, <Sn>, #<fbits>
```

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

```
FCVTZS <Wd>, <Dn>, #<fbits>
```

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

```
FCVTZS <Xd>, <Dn>, #<fbits>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9
10 case ftype of
11     when '00' fltsize = 32;
12     when '01' fltsize = 64;
13     when '10' UNDEFINED;
14     when '11'
15         if HaveFP16Ext() then
16             fltsize = 16;
17         else
18             UNDEFINED;
19
20 if sf == '0' && scale<5> == '0' then UNDEFINED;
21 integer fracbits = 64 - UInt(scale);
22
23 case opcode<2:1>:rmode of
24     when '00 11' // FCVTZ
25         rounding = FPRounding_ZERO;
26         unsigned = (opcode<0> == '1');
27         op = FPConvOp_CVT_FtoI;
28     when '01 00' // [US]CVTF
29         rounding = FPRoundingMode(FPCR);

```



```
30     unsigned = (opcode<0> == '1');  
31     op = FPConvOp_CVT_ItoF;  
32     otherwise  
33         UNDEFINED;
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <fbits> For the double-precision to 32-bit, half-precision to 32-bit and single-precision to 32-bit variant: is the number of bits after the binary point in the fixed-point destination, in the range 1 to 32, encoded as 64 minus "scale".

For the double-precision to 64-bit, half-precision to 64-bit and single-precision to 64-bit variant: is the number of bits after the binary point in the fixed-point destination, in the range 1 to 64, encoded as 64 minus "scale".

### Operation


```
1  CheckFPAdvSIMDEnabled64();  
2  
3  bits(floatsize) fltval;  
4  bits(intsize) intval;  
5  
6  case op of  
7      when FPConvOp_CVT_FtoI  
8          fltval = V[n];  
9          intval = FPToFixed(fltval, fracbits, unsigned, FPCR, rounding);  
10         X[d] = intval;  
11     when FPConvOp_CVT_ItoF  
12         intval = X[n];  
13         fltval = FixedToFP(intval, fracbits, unsigned, FPCR, rounding);  
14         V[d] = fltval;
```

### 4.3.80 FCVTZS (scalar, integer)

Floating-point Convert to Signed integer, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit signed integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTZS <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTZS <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTZS <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTZS <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTZS <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTZS <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12   when '00'
13     fltsize = 32;
14   when '01'
15     fltsize = 64;
16   when '10'
17     if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18     fltsize = 128;
19   when '11'
20     if HaveFP16Ext() then
21       fltsize = 16;
22     else
23       UNDEFINED;
24
25 case opcode<2:1>:rmode of
26   when '00 xx' // FCVT[NPMZ][US]
27     rounding = FPDecodeRounding(rmode);
28     unsigned = (opcode<0> == '1');
29     op = FPConvOp_CVT_FtoI;

```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.81 FCVTZS (vector, fixed-point)


Floating-point Convert to Signed fixed-point, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from floating-point to fixed-point signed integer using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




FCVTZS <V><d>, <V><n>, #<fbits>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
5 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer fracbits = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 FPRounding rounding = FPRounding_ZERO;

```

#### Vector



FCVTZS <Vd>.<T>, <Vn>.<T>, #<fbits>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
6 if immh<3>:Q == '10' then UNDEFINED;
7 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10
11 integer fracbits = (esize * 2) - UInt(immh:immb);
12 boolean unsigned = (U == '1');
13 FPRounding rounding = FPRounding_ZERO;

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
000x	RESERVED
001x	H
01xx	S
1xxx	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	x	RESERVED
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in "immh:immb":

immh	<fbits>
000x	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in "immh:immb":

immh	<fbits>
0000	SEE Advanced SIMD modified immediate
0001	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     Elem[result, e, esize] = FPToFixed(element, fracbits, unsigned, FPCR, rounding);
9
10 V[d] = result;
```

### 4.3.82 FCVTZS (vector, integer)


Floating-point Convert to Signed integer, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from a floating-point value to a signed integer value using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTZS <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTZS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)



FCVTZS <Vd>.<T>, <Vn>.<T>


Chapter 4. Instruction definitions  
 4.3. SIMD&FP instructions

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');

```

**Vector single-precision and double-precision**



```
FCVTZS <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 FPRounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');

```

**Assembler Symbols**

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```




### 4.3.83 FCVTZU (scalar, fixed-point)

Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit fixed-point unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

```
FCVTZU <Wd>, <Hn>, #<fbits>
```

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

```
FCVTZU <Xd>, <Hn>, #<fbits>
```

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

```
FCVTZU <Wd>, <Sn>, #<fbits>
```

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

```
FCVTZU <Xd>, <Sn>, #<fbits>
```

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

```
FCVTZU <Wd>, <Dn>, #<fbits>
```

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

```
FCVTZU <Xd>, <Dn>, #<fbits>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9
10 case ftype of
11     when '00' fltsize = 32;
12     when '01' fltsize = 64;
13     when '10' UNDEFINED;
14     when '11'
15         if HaveFP16Ext() then
16             fltsize = 16;
17         else
18             UNDEFINED;
19
20 if sf == '0' && scale<5> == '0' then UNDEFINED;
21 integer fracbits = 64 - UInt(scale);
22
23 case opcode<2:1>:rmode of
24     when '00 11' // FCVTZ
25         rounding = FPRounding_ZERO;
26         unsigned = (opcode<0> == '1');
27         op = FPConvOp_CVT_FtoI;
28     when '01 00' // [US]CVTF
29         rounding = FPRoundingMode(FPCR);
    
```

```
30     unsigned = (opcode<0> == '1');
31     op = FPConvOp_CVT_ItoF;
32     otherwise
33         UNDEFINED;
```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <fbits> For the double-precision to 32-bit, half-precision to 32-bit and single-precision to 32-bit variant: is the number of bits after the binary point in the fixed-point destination, in the range 1 to 32, encoded as 64 minus "scale".

For the double-precision to 64-bit, half-precision to 64-bit and single-precision to 64-bit variant: is the number of bits after the binary point in the fixed-point destination, in the range 1 to 64, encoded as 64 minus "scale".

### Operation


```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(floatsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, fracbits, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, fracbits, unsigned, FPCR, rounding);
14         V[d] = fltval;
```

### 4.3.84 FCVTZU (scalar, integer)

Floating-point Convert to Unsigned integer, rounding toward Zero (scalar). This instruction converts the floating-point value in the SIMD&FP source register to a 32-bit or 64-bit unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit (sf == 0 && ftype == 11)**  
 (ArmV8.2)

FCVTZU <Wd>, <Hn>

**Half-precision to 64-bit (sf == 1 && ftype == 11)**  
 (ArmV8.2)

FCVTZU <Xd>, <Hn>

**Single-precision to 32-bit (sf == 0 && ftype == 00)**

FCVTZU <Wd>, <Sn>

**Single-precision to 64-bit (sf == 1 && ftype == 00)**

FCVTZU <Xd>, <Sn>

**Double-precision to 32-bit (sf == 0 && ftype == 01)**

FCVTZU <Wd>, <Dn>

**Double-precision to 64-bit (sf == 1 && ftype == 01)**

FCVTZU <Xd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.85 FCVTZU (vector, fixed-point)


Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from floating-point to fixed-point unsigned integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)


#### Scalar



```
FCVTZU <V><d>, <V><n>, #<fbits>

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
5 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer fracbits = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 FPRounding rounding = FPRounding_ZERO;
```

#### Vector



```
FCVTZU <Vd>.<T>, <Vn>.<T>, #<fbits>

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
6 if immh<3>:Q == '10' then UNDEFINED;
7 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10
11 integer fracbits = (esize * 2) - UInt(immh:immb);
12 boolean unsigned = (U == '1');
13 FPRounding rounding = FPRounding_ZERO;
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
000x	RESERVED
001x	H
01xx	S
1xxx	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	x	RESERVED
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in "immh:immb":

immh	<fbits>
000x	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in "immh:immb":

immh	<fbits>
0000	SEE Advanced SIMD modified immediate
0001	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5
6 for e = 0 to elements-1
7   element = Elem[operand, e, esize];
8   Elem[result, e, esize] = FPToFixed(element, fracbits, unsigned, FPCR, rounding);
9
10 V[d] = result;
```

### 4.3.86 FCVTZU (vector, integer)


Floating-point Convert to Unsigned integer, rounding toward Zero (vector). This instruction converts a scalar or each element in a vector from a floating-point value to an unsigned integer value using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FCVTZU <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9
10 FPRounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




FCVTZU <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7
8 FPRounding rounding = FPDecodeRounding(o1:o2);
9 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




FCVTZU <Vd>.<T>, <Vn>.<T>

Chapter 4. Instruction definitions  
 4.3. SIMD&FP instructions

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 FP Rounding rounding = FPDecodeRounding(o1:o2);
11 boolean unsigned = (U == '1');
    
```

**Vector single-precision and double-precision**



```
FCVTZU <Vd>.<T>, <Vn>.<T>
```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  FP Rounding rounding = FPDecodeRounding(o1:o2);
10 boolean unsigned = (U == '1');
    
```

**Assembler Symbols**

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

**Operation**

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
    
```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
3 bits(datasize) result;  
4 bits(esize) element;  
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FPToFixed(element, 0, unsigned, FPCR, rounding);  
9  
10 V[d] = result;
```

### 4.3.87 FDIV (scalar)

Floating-point Divide (scalar). This instruction divides the floating-point value of the first source SIMD&FP register by the floating-point value of the second source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (f<sub>type</sub> == 11) (Armv8.2)

```
FDIV <Hd>, <Hn>, <Hm>
```

#### Single-precision (f<sub>type</sub> == 00)

```
FDIV <Sd>, <Sn>, <Sm>
```

#### Double-precision (f<sub>type</sub> == 01)

```
FDIV <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) result;
3 bits(datasize) operand1 = V[n];
4 bits(datasize) operand2 = V[m];
5
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
6 result = FPDiv(operand1, operand2, FPCR);  
7  
8 V[d] = result;
```

### 4.3.88 FDIV (vector)


Floating-point Divide (vector). This instruction divides the floating-point values in the elements in the first source SIMD&FP register, by the floating-point values in the corresponding elements in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FDIV <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
    
```

#### Single-precision and double-precision



FDIV <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation


```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7
8  for e = 0 to elements-1
9      element1 = Elem[operand1, e, esize];
10     element2 = Elem[operand2, e, esize];
11     Elem[result, e, esize] = FPDiv(element1, element2, FPCR);
12
13 V[d] = result;
```

### 4.3.89 FMADD

Floating-point fused Multiply-Add (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, adds the product to the value of the third SIMD&FP source register, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FMADD <Hd>, <Hn>, <Hm>, <Ha>
```

#### Single-precision (ftype == 00)

```
FMADD <Sd>, <Sn>, <Sm>, <Sa>
```

#### Double-precision (ftype == 01)

```
FMADD <Dd>, <Dn>, <Dm>, <Da>
```

```

1 integer d = UInt(Rd);
2 integer a = UInt(Ra);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer datasize;
7 case ftype of
8     when '00' datasize = 32;
9     when '01' datasize = 64;
10    when '10' UNDEFINED;
11    when '11'
12        if HaveFP16Ext() then
13            datasize = 16;
14        else
15            UNDEFINED;
16
17 boolean opa_neg = (o1 == '1');
18 boolean opl_neg = (o0 != o1);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Da> Is the 64-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

- <Ha> Is the 16-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Sa> Is the 32-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operanda = V[a];
4  bits(datasize) operand1 = V[n];
5  bits(datasize) operand2 = V[m];
6
7  if opa_neg then operanda = FPNeg(operanda);
8  if opl_neg then operand1 = FPNeg(operand1);
9  result = FPMulAdd(operanda, operand1, operand2, FPCR);
10
11 V[d] = result;


```

### 4.3.90 FMAX (scalar)

Floating-point Maximum (scalar). This instruction compares the two source SIMD&FP registers, and writes the larger of the two floating-point values to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FMAX <Hd>, <Hn>, <Hm>

#### Single-precision (ftype == 00)

FMAX <Sd>, <Sn>, <Sm>

#### Double-precision (ftype == 01)

FMAX <Dd>, <Dn>, <Dm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7   when '00' datasize = 32;
8   when '01' datasize = 64;
9   when '10' UNDEFINED;
10  when '11'
11    if HaveFP16Ext() then
12      datasize = 16;
13    else
14      UNDEFINED;
15
16 FPMaxMinOp operation;
17 case op of
18   when '00' operation = FPMaxMinOp_MAX;
19   when '01' operation = FPMaxMinOp_MIN;
20   when '10' operation = FPMaxMinOp_MAXNUM;
21   when '11' operation = FPMaxMinOp_MINNUM;
  
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2 = V[m];
5
6  case operation of
7      when FPMaxMinOp_MAX    result = FPMax(operand1, operand2, FPCR);
8      when FPMaxMinOp_MIN    result = FPMin(operand1, operand2, FPCR);
9      when FPMaxMinOp_MAXNUM result = FPMaxNum(operand1, operand2, FPCR);
10     when FPMaxMinOp_MINNUM result = FPMinNum(operand1, operand2, FPCR);
11
12  V[d] = result;
```

### 4.3.91 FMAX (vector)


Floating-point Maximum (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, places the larger of each of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (o1 == '1');
```

#### Single-precision and double-precision



FMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":		
sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10   if pair then
11     element1 = Elem[concat, 2*e, esize];
12     element2 = Elem[concat, (2*e)+1, esize];
13   else
14     element1 = Elem[operand1, e, esize];
15     element2 = Elem[operand2, e, esize];
16
17   if minimum then
18     Elem[result, e, esize] = FPMin(element1, element2, FPCR);
19   else
20     Elem[result, e, esize] = FPMax(element1, element2, FPCR);
21
22  V[d] = result;
  
```


### 4.3.92 FMAXNM (scalar)

Floating-point Maximum Number (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the larger of the two floating-point values to the destination SIMD&FP register.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result that is placed in the vector is the numerical value, otherwise the result is identical to *FMAX (scalar)*.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FMAXNM <Hd>, <Hn>, <Hm>
```

#### Single-precision (ftype == 00)

```
FMAXNM <Sd>, <Sn>, <Sm>
```

#### Double-precision (ftype == 01)

```
FMAXNM <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7   when '00' datasize = 32;
8   when '01' datasize = 64;
9   when '10' UNDEFINED;
10  when '11'
11    if HaveFP16Ext() then
12      datasize = 16;
13    else
14      UNDEFINED;
15
16 FPMaxMinOp operation;
17 case op of
18   when '00' operation = FPMaxMinOp_MAX;
19   when '01' operation = FPMaxMinOp_MIN;
20   when '10' operation = FPMaxMinOp_MAXNUM;
21   when '11' operation = FPMaxMinOp_MINNUM;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2 = V[m];
5
6  case operation of
7      when FPMaxMinOp_MAX    result = FPMax(operand1, operand2, FPCR);
8      when FPMaxMinOp_MIN    result = FPMin(operand1, operand2, FPCR);
9      when FPMaxMinOp_MAXNUM result = FPMaxNum(operand1, operand2, FPCR);
10     when FPMaxMinOp_MINNUM result = FPMinNum(operand1, operand2, FPCR);
11
12  V[d] = result;
```

### 4.3.93 FMAXNM (vector)

Floating-point Maximum Number (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, writes the larger of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.


NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result placed in the vector is the numerical value, otherwise the result is identical to *FMAX (scalar)*.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAXNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (a == '1');
```

#### Single-precision and double-precision



FMAXNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16
17     if minimum then
18         Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
19     else
20         Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);
21
22  V[d] = result;
```

### 4.3.94 FMAXNMP (scalar)


Floating-point Maximum Number of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the largest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAXNMP <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 if sz == '1' then UNDEFINED;
8 integer datasize = esize * 2;
9 integer elements = 2;
10
11 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Single-precision and double-precision



FMAXNMP <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize * 2;
6 integer elements = 2;
7
8 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	H
1	RESERVED

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":



sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2H
1	RESERVED

For the single-precision and double-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2S
1	2D

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.95 FMAXNMP (vector)

Floating-point Maximum Number Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the largest of each pair of values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result is the numerical value, otherwise the result is identical to *FMAX (scalar)*.


This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision

(Armv8.2)




FMAXNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (a == '1');
```

#### Single-precision and double-precision



FMAXNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16
17     if minimum then
18         Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
19     else
20         Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);
21
22  V[d] = result;
```

### 4.3.96 FMAXNMV

Floating-point Maximum Number across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.


NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result of the comparison is the numerical value, otherwise the result is identical to *FMAX (scalar)*.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAXNMV <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Single-precision and double-precision



FMAXNMV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q != '01' then UNDEFINED; // .4S only
5
6 integer esize = 32 << UInt(sz);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, H.

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

<b>sz</b>	<b>&lt;V&gt;</b>
0	S
1	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

<b>Q</b>	<b>&lt;T&gt;</b>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "Q:sz":

<b>Q</b>	<b>sz</b>	<b>&lt;T&gt;</b>
0	x	RESERVED
1	0	4S
1	1	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.97 FMAXP (scalar)


Floating-point Maximum of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the largest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAXP <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 if sz == '1' then UNDEFINED;
8 integer datasize = esize * 2;
9 integer elements = 2;
10
11 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Single-precision and double-precision



FMAXP <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize * 2;
6 integer elements = 2;
7
8 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	H
1	RESERVED

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2H
1	RESERVED

For the single-precision and double-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2S
1	2D

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.98 FMAXP (vector)


Floating-point Maximum Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, writes the larger of each pair of values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (o1 == '1');
```

#### Single-precision and double-precision



FMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H



For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16
17     if minimum then
18         Elem[result, e, esize] = FPMin(element1, element2, FPCR);
19     else
20         Elem[result, e, esize] = FPMax(element1, element2, FPCR);
21
22  V[d] = result;
  
```

### 4.3.99 FMAXV


Floating-point Maximum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMAXV <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Single-precision and double-precision



FMAXV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q != '01' then UNDEFINED;
5
6 integer esize = 32 << UInt(sz);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, H.

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	S
1	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "Q:sz":

Q	sz	<T>
0	x	RESERVED
1	0	4S
1	1	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);


```

### 4.3.100 FMIN (scalar)

Floating-point Minimum (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the smaller of the two floating-point values to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FMIN <Hd>, <Hn>, <Hm>

#### Single-precision (ftype == 00)

FMIN <Sd>, <Sn>, <Sm>

#### Double-precision (ftype == 01)

FMIN <Dd>, <Dn>, <Dm>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
15
16 FPMaxMinOp operation;
17 case op of
18     when '00' operation = FPMaxMinOp_MAX;
19     when '01' operation = FPMaxMinOp_MIN;
20     when '10' operation = FPMaxMinOp_MAXNUM;
21     when '11' operation = FPMaxMinOp_MINNUM;
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2 = V[m];
5
6  case operation of
7      when FPMaxMinOp_MAX    result = FPMax(operand1, operand2, FPCR);
8      when FPMaxMinOp_MIN    result = FPMin(operand1, operand2, FPCR);
9      when FPMaxMinOp_MAXNUM result = FPMaxNum(operand1, operand2, FPCR);
10     when FPMaxMinOp_MINNUM result = FPMinNum(operand1, operand2, FPCR);
11
12  V[d] = result;
```

### 4.3.101 FMIN (vector)


Floating-point minimum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the smaller of each of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (o1 == '1');
```

#### Single-precision and double-precision



FMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16
17     if minimum then
18         Elem[result, e, esize] = FPMin(element1, element2, FPCR);
19     else
20         Elem[result, e, esize] = FPMax(element1, element2, FPCR);
21
22  V[d] = result;

```


### 4.3.102 FMINNM (scalar)

Floating-point Minimum Number (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the smaller of the two floating-point values to the destination SIMD&FP register.

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result that is placed in the vector is the numerical value, otherwise the result is identical to *FMIN* (scalar).

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FMINNM <Hd>, <Hn>, <Hm>
```

#### Single-precision (ftype == 00)

```
FMINNM <Sd>, <Sn>, <Sm>
```

#### Double-precision (ftype == 01)

```
FMINNM <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7   when '00' datasize = 32;
8   when '01' datasize = 64;
9   when '10' UNDEFINED;
10  when '11'
11    if HaveFP16Ext() then
12      datasize = 16;
13    else
14      UNDEFINED;
15
16 FPMaxMinOp operation;
17 case op of
18   when '00' operation = FPMaxMinOp_MAX;
19   when '01' operation = FPMaxMinOp_MIN;
20   when '10' operation = FPMaxMinOp_MAXNUM;
21   when '11' operation = FPMaxMinOp_MINNUM;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.



<Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2 = V[m];
5
6  case operation of
7      when FPMaxMinOp_MAX    result = FPMax(operand1, operand2, FPCR);
8      when FPMaxMinOp_MIN    result = FPMin(operand1, operand2, FPCR);
9      when FPMaxMinOp_MAXNUM result = FPMaxNum(operand1, operand2, FPCR);
10     when FPMaxMinOp_MINNUM result = FPMinNum(operand1, operand2, FPCR);
11
12  V[d] = result;

```

### 4.3.103 FMINNM (vector)

Floating-point Minimum Number (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, writes the smaller of the two floating-point values into a vector, and writes the vector to the destination SIMD&FP register.


NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result placed in the vector is the numerical value, otherwise the result is identical to *FMIN* (scalar).

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (a == '1');
```

#### Single-precision and double-precision



FMINNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10   if pair then
11     element1 = Elem[concat, 2*e, esize];
12     element2 = Elem[concat, (2*e)+1, esize];
13   else
14     element1 = Elem[operand1, e, esize];
15     element2 = Elem[operand2, e, esize];
16
17   if minimum then
18     Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
19   else
20     Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);
21
22  V[d] = result;
```

### 4.3.104 FMINNMP (scalar)


Floating-point Minimum Number of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the smallest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINNMP <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 if sz == '1' then UNDEFINED;
8 integer datasize = esize * 2;
9 integer elements = 2;
10
11 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Single-precision and double-precision



FMINNMP <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize * 2;
6 integer elements = 2;
7
8 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	H
1	RESERVED

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2H
1	RESERVED

For the single-precision and double-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2S
1	2D

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.105 FMINNMP (vector)

Floating-point Minimum Number Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the smallest of each pair of floating-point values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.


NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result is the numerical value, otherwise the result is identical to *FMIN* (scalar).

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (a == '1');
```

#### Single-precision and double-precision



FMINNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16
17     if minimum then
18         Elem[result, e, esize] = FPMinNum(element1, element2, FPCR);
19     else
20         Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR);
21
22  V[d] = result;
```

### 4.3.106 FMINNMV

Floating-point Minimum Number across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.


NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result of the comparison is the numerical value, otherwise the result is identical to *FMIN (scalar)*.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINNMV <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Single-precision and double-precision



FMINNMV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q != '01' then UNDEFINED; // .4S only
5
6 integer esize = 32 << UInt(sz);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMINNUM else ReduceOp_FMAXNUM;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, H.

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":



sz	<V>
0	S
1	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "Q:sz":

Q	sz	<T>
0	x	RESERVED
1	0	4S
1	1	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.107 FMINP (scalar)


Floating-point Minimum of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the smallest of the floating-point values as a scalar to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINP <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 if sz == '1' then UNDEFINED;
8 integer datasize = esize * 2;
9 integer elements = 2;
10
11 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Single-precision and double-precision



FMINP <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize * 2;
6 integer elements = 2;
7
8 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	H
1	RESERVED

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2H
1	RESERVED

For the single-precision and double-precision variant: is the source arrangement specifier, encoded in "sz":

sz	<T>
0	2S
1	2D

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.108 FMINP (vector)


Floating-point Minimum Pairwise (vector). This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements from the concatenated vector, writes the smaller of each pair of values into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean pair = (U == '1');
11 boolean minimum = (o1 == '1');
```

#### Single-precision and double-precision



FMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean pair = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(2*datasize) concat = operand2:operand1;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     if pair then
11         element1 = Elem[concat, 2*e, esize];
12         element2 = Elem[concat, (2*e)+1, esize];
13     else
14         element1 = Elem[operand1, e, esize];
15         element2 = Elem[operand2, e, esize];
16
17     if minimum then
18         Elem[result, e, esize] = FPMin(element1, element2, FPCR);
19     else
20         Elem[result, e, esize] = FPMax(element1, element2, FPCR);
21
22  V[d] = result;
  
```

### 4.3.109 FMINV


Floating-point Minimum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMINV <V><d>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Single-precision and double-precision



FMINV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q != '01' then UNDEFINED;
5
6 integer esize = 32 << UInt(sz);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 ReduceOp op = if o1 == '1' then ReduceOp_FMIN else ReduceOp_FMAX;
    
```

#### Assembler Symbols

<V> For the half-precision variant: is the destination width specifier, H.

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

sz	<V>
0	S
1	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "Q:sz":

Q	sz	<T>
0	x	RESERVED
1	0	4S
1	1	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 V[d] = Reduce(op, operand, esize);

```

### 4.3.110 FMLA (by element)


Floating-point fused Multiply-Add to accumulator (by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the results in the vector elements of the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar, half-precision](#) , [Scalar, single-precision and double-precision](#) , [Vector, half-precision](#) and [Vector, single-precision and double-precision](#)

#### Scalar, half-precision (Armv8.2)




FMLA <Hd>, <Hn>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = esize;
11 integer elements = 1;
12 boolean sub_op = (o2 == '1');
```

#### Scalar, single-precision and double-precision




FMLA <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5     when '0x' index = UInt(H:L);
6     when '10' index = UInt(H);
7     when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 32 << UInt(sz);
14 integer datasize = esize;
15 integer elements = 1;
16 boolean sub_op = (o2 == '1');
```

#### Vector, half-precision (Armv8.2)






FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = if Q == '1' then 128 else 64;
11 integer elements = datasize DIV esize;
12 boolean sub_op = (o2 == '1');
```

### Vector, single-precision and double-precision



FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5   when '0x' index = UInt(H:L);
6   when '10' index = UInt(H);
7   when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 if sz:Q == '10' then UNDEFINED;
14 integer esize = 32 << UInt(sz);
15 integer datasize = if Q == '1' then 128 else 64;
16 integer elements = datasize DIV esize;
17 boolean sub_op = (o2 == '1');
```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"Q:sz":		
Q	sz	<T>
0	0	2S
0	1	RESERVED
1	0	4S
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> For the half-precision variant: is the name of the second SIMD&FP source register, in the range V0 to V15, encoded in the "Rm" field.

For the single-precision and double-precision variant: is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<Ts> Is an element size specifier, encoded in "sz":

sz	<Ts>
0	S
1	D

<index> For the half-precision variant: is the element index, in the range 0 to 7, encoded in the "H:L:M" fields.

For the single-precision and double-precision variant: is the element index, encoded in "sz:L:H":

sz	L	<index>
0	x	H:L
1	0	H
1	1	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsizesize) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize) element1;
7  bits(esize) element2 = Elem[operand2, index, esize];
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     if sub_op then element1 = FPNeg(element1);
12     Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
13  V[d] = result;
  
```

### 4.3.111 FMLA (vector)


Floating-point fused Multiply-Add to accumulator (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, adds the product to the corresponding vector element of the destination SIMD&FP register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean sub_op = (a == '1');
```

#### Single-precision and double-precision



FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean sub_op = (op == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if sub_op then element1 = FPNeg(element1);
13     Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
14
15  V[d] = result;

```

### 4.3.112 FMLAL, FMLAL2 (by element)

Floating-point fused Multiply-Add Long to accumulator (by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.


Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1.FHM* indicates whether this instruction is supported.

It has encodings from 2 classes: [FMLAL](#) and [FMLAL2](#)

#### FMLAL (Armv8.2)




FMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<H>[<index>]

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt('0':Rm); // Vm can only be in bottom 16 registers.
5 if sz == '1' then UNDEFINED;
6 integer index = UInt(H:L:M);
7
8 integer esize = 32;
9 integer datasize = if Q=='1' then 128 else 64;
10 integer elements = datasize DIV esize;
11
12 boolean sub_op = (S == '1');
13 integer part = 0;
    
```

#### FMLAL2 (Armv8.2)



FMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<H>[<index>]

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt('0':Rm); // Vm can only be in bottom 16 registers.
5 if sz == '1' then UNDEFINED;
6 integer index = UInt(H:L:M);
7
8 integer esize = 32;
9 integer datasize = if Q=='1' then 128 else 64;
10 integer elements = datasize DIV esize;
11
12 boolean sub_op = (S == '1');
13 integer part = 1;
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	2H
1	4H

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<index> Is the element index, encoded in the "H:L:M" fields.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize DIV 2) operand1 = Vpart[n,part];
3  bits(128) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize DIV 2) element1;
7  bits(esize DIV 2) element2 = Elem[operand2, index, esize DIV 2];
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize DIV 2];
11     if sub_op then element1 = FPNeg(element1);
12     Elem[result, e, esize] = FPMulAddH(Elem[operand3, e, esize], element1, element2, FPCR);
13  V[d] = result;
  
```

### 4.3.113 FMLAL, FMLAL2 (vector)

Floating-point fused Multiply-Add Long to accumulator (vector). This instruction multiplies corresponding half-precision floating-point values in the vectors in the two source SIMD&FP registers, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.


Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1.FHM* indicates whether this instruction is supported.

It has encodings from 2 classes: [FMLAL](#) and [FMLAL2](#)

#### FMLAL (Armv8.2)




FMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5 if sz == '1' then UNDEFINED;
6 integer esize = 32;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean sub_op = (S == '1');
10 integer part = 0;
    
```

#### FMLAL2 (Armv8.2)



FMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5 if sz == '1' then UNDEFINED;
6 integer esize = 32;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean sub_op = (S == '1');
10 integer part = 1;
    
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	2H
1	4H

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize DIV 2) operand1 = Vpart[n,part];
3  bits(datasize DIV 2) operand2 = Vpart[m,part];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize DIV 2) element1;
7  bits(esize DIV 2) element2;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize DIV 2];
11     element2 = Elem[operand2, e, esize DIV 2];
12     if sub_op then element1 = FPNeg(element1);
13     Elem[result,e,esize] = FPMulAddH(Elem[operand3, e, esize], element1, element2, FPCR);
14  V[d] = result;
```



### 4.3.114 FMLS (by element)


Floating-point fused Multiply-Subtract from accumulator (by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and subtracts the results from the vector elements of the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar, half-precision](#) , [Scalar, single-precision and double-precision](#) , [Vector, half-precision](#) and [Vector, single-precision and double-precision](#)

#### Scalar, half-precision (Armv8.2)




FMLS <Hd>, <Hn>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = esize;
11 integer elements = 1;
12 boolean sub_op = (o2 == '1');
```

#### Scalar, single-precision and double-precision




FMLS <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5     when '0x' index = UInt(H:L);
6     when '10' index = UInt(H);
7     when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 32 << UInt(sz);
14 integer datasize = esize;
15 integer elements = 1;
16 boolean sub_op = (o2 == '1');
```

#### Vector, half-precision (Armv8.2)




FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = if Q == '1' then 128 else 64;
11 integer elements = datasize DIV esize;
12 boolean sub_op = (o2 == '1');
```

### Vector, single-precision and double-precision



FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5   when '0x' index = UInt(H:L);
6   when '10' index = UInt(H);
7   when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 if sz:Q == '10' then UNDEFINED;
14 integer esize = 32 << UInt(sz);
15 integer datasize = if Q == '1' then 128 else 64;
16 integer elements = datasize DIV esize;
17 boolean sub_op = (o2 == '1');
```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"Q:sz":		
Q	sz	<T>
0	0	2S
0	1	RESERVED
1	0	4S
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> For the half-precision variant: is the name of the second SIMD&FP source register, in the range V0 to V15, encoded in the "Rm" field.

For the single-precision and double-precision variant: is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<Ts> Is an element size specifier, encoded in "sz":

sz	<Ts>
0	S
1	D

<index> For the half-precision variant: is the element index, in the range 0 to 7, encoded in the "H:L:M" fields.

For the single-precision and double-precision variant: is the element index, encoded in "sz:L:H":

sz	L	<index>
0	x	H:L
1	0	H
1	1	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsizesize) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize) element1;
7  bits(esize) element2 = Elem[operand2, index, esize];
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     if sub_op then element1 = FPNeg(element1);
12     Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
13  V[d] = result;
  
```

### 4.3.115 FMLS (vector)


Floating-point fused Multiply-Subtract from accumulator (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, negates the product, adds the result to the corresponding vector element of the destination SIMD&FP register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5  integer m = UInt(Rm);
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 boolean sub_op = (a == '1');
```

#### Single-precision and double-precision



FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3  integer m = UInt(Rm);
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  boolean sub_op = (op == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize) element1;
7  bits(esize) element2;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if sub_op then element1 = FPNeg(element1);
13     Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element1, element2, FPCR);
14
15  V[d] = result;

```

### 4.3.116 FMLSL, FMLSL2 (by element)

Floating-point fused Multiply-Subtract Long from accumulator (by element). This instruction multiplies the negated vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.


Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1.FHM* indicates whether this instruction is supported.

It has encodings from 2 classes: [FMLSL](#) and [FMLSL2](#)

#### FMLSL (Armv8.2)




FMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<H>[<index>]

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt('0':Rm); // Vm can only be in bottom 16 registers.
5 if sz == '1' then UNDEFINED;
6 integer index = UInt(H:L:M);
7
8 integer esize = 32;
9 integer datasize = if Q=='1' then 128 else 64;
10 integer elements = datasize DIV esize;
11
12 boolean sub_op = (S == '1');
13 integer part = 0;
    
```

#### FMLSL2 (Armv8.2)



FMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<H>[<index>]

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt('0':Rm); // Vm can only be in bottom 16 registers.
5 if sz == '1' then UNDEFINED;
6 integer index = UInt(H:L:M);
7
8 integer esize = 32;
9 integer datasize = if Q=='1' then 128 else 64;
10 integer elements = datasize DIV esize;
11
12 boolean sub_op = (S == '1');
13 integer part = 1;
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	2H
1	4H

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<index> Is the element index, encoded in the "H:L:M" fields.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize DIV 2) operand1 = Vpart[n,part];
3  bits(128) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize DIV 2) element1;
7  bits(esize DIV 2) element2 = Elem[operand2, index, esize DIV 2];
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize DIV 2];
11     if sub_op then element1 = FPNeg(element1);
12     Elem[result, e, esize] = FPMulAddH(Elem[operand3, e, esize], element1, element2, FPCR);
13  V[d] = result;
  
```

### 4.3.117 FMLS, FMLS2 (vector)

Floating-point fused Multiply-Subtract Long from accumulator (vector). This instruction negates the values in the vector of one SIMD&FP register, multiplies these with the corresponding values in another vector, and accumulates the product to the corresponding vector element of the destination SIMD&FP register. The instruction does not round the result of the multiply before the accumulation.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.


Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1.FHM* indicates whether this instruction is supported.

It has encodings from 2 classes: [FMLS](#) and [FMLS2](#)

#### FMLS (Armv8.2)




FMLS <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5 if sz == '1' then UNDEFINED;
6 integer esize = 32;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean sub_op = (S == '1');
10 integer part = 0;

```

#### FMLS2 (Armv8.2)



FMLS2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 if !HaveFP16MulNoRoundingToFP32Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5 if sz == '1' then UNDEFINED;
6 integer esize = 32;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean sub_op = (S == '1');
10 integer part = 1;

```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Ta> Is an arrangement specifier, encoded in "Q":



Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	2H
1	4H

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation


```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize DIV 2) operand1 = Vpart[n,part];
3  bits(datasize DIV 2) operand2 = Vpart[m,part];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  bits(esize DIV 2) element1;
7  bits(esize DIV 2) element2;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize DIV 2];
11     element2 = Elem[operand2, e, esize DIV 2];
12     if sub_op then element1 = FPNeg(element1);
13     Elem[result,e,esize] = FPMulAddH(Elem[operand3, e, esize], element1, element2, FPCR);
14 V[d] = result;
```

### 4.3.118 FMOV (general)

Floating-point Move to or from general-purpose register without conversion. This instruction transfers the contents of a SIMD&FP register to a general-purpose register, or the contents of a general-purpose register to a SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**Half-precision to 32-bit** (*sf* == 0 && *f<sub>type</sub>* == 11 && *rmode* == 00 && *opcode* == 110)  
(Armv8.2)

FMOV <Wd>, <Hn>

**Half-precision to 64-bit** (*sf* == 1 && *f<sub>type</sub>* == 11 && *rmode* == 00 && *opcode* == 110)  
(Armv8.2)

FMOV <Xd>, <Hn>

**32-bit to half-precision** (*sf* == 0 && *f<sub>type</sub>* == 11 && *rmode* == 00 && *opcode* == 111)  
(Armv8.2)

FMOV <Hd>, <Wn>

**32-bit to single-precision** (*sf* == 0 && *f<sub>type</sub>* == 00 && *rmode* == 00 && *opcode* == 111)

FMOV <Sd>, <Wn>

**Single-precision to 32-bit** (*sf* == 0 && *f<sub>type</sub>* == 00 && *rmode* == 00 && *opcode* == 110)

FMOV <Wd>, <Sn>

**64-bit to half-precision** (*sf* == 1 && *f<sub>type</sub>* == 11 && *rmode* == 00 && *opcode* == 111)  
(Armv8.2)

FMOV <Hd>, <Xn>

**64-bit to double-precision** (*sf* == 1 && *f<sub>type</sub>* == 01 && *rmode* == 00 && *opcode* == 111)

FMOV <Dd>, <Xn>

**64-bit to top half of 128-bit** (*sf* == 1 && *f<sub>type</sub>* == 10 && *rmode* == 01 && *opcode* == 111)

FMOV <Vd>.D[1], <Xn>

**Double-precision to 64-bit** (*sf* == 1 && *f<sub>type</sub>* == 01 && *rmode* == 00 && *opcode* == 110)

FMOV <Xd>, <Dn>

**Top half of 128-bit to 64-bit** (*sf* == 1 && *f<sub>type</sub>* == 10 && *rmode* == 01 && *opcode* == 110)

FMOV <Xd>, <Vn>.D[1]

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;

```

```

9  integer part;
10
11  case ftype of
12    when '00'
13      fltsize = 32;
14    when '01'
15      fltsize = 64;
16    when '10'
17      if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18      fltsize = 128;
19    when '11'
20      if HaveFP16Ext() then
21        fltsize = 16;
22      else
23        UNDEFINED;
24
25  case opcode<2:1>:rmode of
26    when '00 xx' // FCVT[NPMZ][US]
27      rounding = FPDecodeRounding(rmode);
28      unsigned = (opcode<0> == '1');
29      op = FPConvOp_CVT_FtoI;
30    when '01 00' // [US]CVTF
31      rounding = FPRoundingMode(FPCR);
32      unsigned = (opcode<0> == '1');
33      op = FPConvOp_CVT_ItoF;
34    when '10 00' // FCVTA[US]
35      rounding = FPRounding_TIEAWAY;
36      unsigned = (opcode<0> == '1');
37      op = FPConvOp_CVT_FtoI;
38    when '11 00' // FMOV
39      if fltsize != 16 && fltsize != intsize then UNDEFINED;
40      op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41      part = 0;
42    when '11 01' // FMOV D[1]
43      if intsize != 64 || fltsize != 128 then UNDEFINED;
44      op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45      part = 1;
46      fltsize = 64; // size of D[1] is 64
47    otherwise
48      UNDEFINED;

```

### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7    when FPConvOp_CVT_FtoI
8      fltval = V[n];
9      intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);


```

```
10     X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;
```

### 4.3.119 FMOV (register)

Floating-point Move register without conversion. This instruction copies the floating-point value in the SIMD&FP source register to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FMOV <Hd>, <Hn>

#### Single-precision (ftype == 00)

FMOV <Sd>, <Sn>

#### Double-precision (ftype == 01)

FMOV <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10      if HaveFP16Ext() then
11         datasize = 16;
12      else
13         UNDEFINED;
14
15 FPUnaryOp fpop;
16 case opc of
17   when '00' fpop = FPUnaryOp_MOV;
18   when '01' fpop = FPUnaryOp_ABS;
19   when '10' fpop = FPUnaryOp_NEG;
20   when '11' fpop = FPUnaryOp_SQRT;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) result;
4 bits(datasize) operand = V[n];
5
6 case fpop of
7   when FPUnaryOp_MOV   result = operand;
8   when FPUnaryOp_ABS   result = FPAbs(operand);
9   when FPUnaryOp_NEG   result = FPNeg(operand);
10  when FPUnaryOp_SQRT  result = FPSqrt(operand, FPCR);
11
12 V[d] = result;

```

### 4.3.120 FMOV (scalar, immediate)

Floating-point move immediate (scalar). This instruction copies a floating-point immediate constant into the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (f<sub>type</sub> == 11) (Armv8.2)

```
FMOV <Hd>, #<imm>
```

#### Single-precision (f<sub>type</sub> == 00)

```
FMOV <Sd>, #<imm>
```

#### Double-precision (f<sub>type</sub> == 01)

```
FMOV <Dd>, #<imm>
```

```

1 integer d = UInt(Rd);
2
3 integer datasize;
4 case ftype of
5     when '00' datasize = 32;
6     when '01' datasize = 64;
7     when '10' UNDEFINED;
8     when '11'
9         if HaveFP16Ext() then
10            datasize = 16;
11        else
12            UNDEFINED;
13
14 bits(datasize) imm = VFPEExpandImm(imm8);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <imm> Is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in the "imm8" field. For details of the range of constants available and the encoding of <imm>, see *Modified immediate constants in A64 floating-point instructions*.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 V[d] = imm;
    
```


### 4.3.121 FMOV (vector, immediate)

Floating-point move immediate (vector). This instruction copies an immediate floating-point constant into every element of the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FMOV <Vd>.<T>, #<imm>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer rd = UInt(Rd);
4
5 integer datasize = if Q == '1' then 128 else 64;
6 bits(datasize) imm;
7
8 imm8 = a:b:c:d:e:f:g:h;
9 imm16 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,2):imm8<5:0>:Zeros(6);
10
11 imm = Replicate(imm16, datasize DIV 16);
    
```

#### Single-precision and double-precision



#### Single-precision (op == 0)

FMOV <Vd>.<T>, #<imm>

#### Double-precision (Q == 1 && op == 1)

FMOV <Vd>.2D, #<imm>

```

1 integer rd = UInt(Rd);
2
3 integer datasize = if Q == '1' then 128 else 64;
4 bits(datasize) imm;
5 bits(64) imm64;
6
7 ImmediateOp operation;
8 case cmode:op of
9     when '0xx00' operation = ImmediateOp_MOVI;
10    when '0xx01' operation = ImmediateOp_MVNI;
11    when '0xx10' operation = ImmediateOp_ORR;
12    when '0xx11' operation = ImmediateOp_BIC;
13    when '10x00' operation = ImmediateOp_MOVI;
14    when '10x01' operation = ImmediateOp_MVNI;
15    when '10x10' operation = ImmediateOp_ORR;
16    when '10x11' operation = ImmediateOp_BIC;
17    when '110x0' operation = ImmediateOp_MOVI;
18    when '110x1' operation = ImmediateOp_MVNI;
19    when '1110x' operation = ImmediateOp_MOVI;
20    when '11110' operation = ImmediateOp_MOVI;
21    when '11111'
22        // FMOV Dn, #imm is in main FP instruction set
23        if Q == '0' then UNDEFINED;
24        operation = ImmediateOp_MOVI;
25
26 imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
27 imm = Replicate(imm64, datasize DIV 64);
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	2S
1	4S

<imm> Is a signed floating-point constant with 3-bit exponent and normalized 4 bits of precision, encoded in "a:b:c:d:e:f:g:h". For details of the range of constants available and the encoding of <imm>, see *Modified immediate constants in A64 floating-point instructions*.

### Operation

```
1 CheckFPAdvSIMDEnabled64();  
2  
3 V[rd] = imm;
```




### 4.3.122 FMSUB

Floating-point Fused Multiply-Subtract (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, negates the product, adds that to the value of the third SIMD&FP source register, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FMSUB <Hd>, <Hn>, <Hm>, <Ha>

#### Single-precision (ftype == 00)

FMSUB <Sd>, <Sn>, <Sm>, <Sa>

#### Double-precision (ftype == 01)

FMSUB <Dd>, <Dn>, <Dm>, <Da>

```

1 integer d = UInt(Rd);
2 integer a = UInt(Ra);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer datasize;
7 case ftype of
8     when '00' datasize = 32;
9     when '01' datasize = 64;
10    when '10' UNDEFINED;
11    when '11'
12        if HaveFP16Ext() then
13            datasize = 16;
14        else
15            UNDEFINED;
16
17 boolean opa_neg = (o1 == '1');
18 boolean opl_neg = (o0 != o1);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Da> Is the 64-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

- <Ha> Is the 16-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Sa> Is the 32-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operanda = V[a];
4  bits(datasize) operand1 = V[n];
5  bits(datasize) operand2 = V[m];
6
7  if opa_neg then operanda = FPNeg(operanda);
8  if opl_neg then operand1 = FPNeg(operand1);
9  result = FPMulAdd(operanda, operand1, operand2, FPCR);
10
11 V[d] = result;

```

### 4.3.123 FMUL (by element)


Floating-point Multiply (by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are floating-point values.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar, half-precision](#), [Scalar, single-precision and double-precision](#), [Vector, half-precision](#) and [Vector, single-precision and double-precision](#)


#### Scalar, half-precision (Armv8.2)



```
FMUL <Hd>, <Hn>, <Vm>.H[<index>]
```

```
1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = esize;
11 integer elements = 1;
12 boolean mulx_op = (U == '1');
```


#### Scalar, single-precision and double-precision



```
FMUL <V><d>, <V><n>, <Vm>.<Ts>[<index>]
```

```
1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5   when '0x' index = UInt(H:L);
6   when '10' index = UInt(H);
7   when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 32 << UInt(sz);
14 integer datasize = esize;
15 integer elements = 1;
16 boolean mulx_op = (U == '1');
```

#### Vector, half-precision (Armv8.2)




FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = if Q == '1' then 128 else 64;
11 integer elements = datasize DIV esize;
12 boolean mulx_op = (U == '1');
```

### Vector, single-precision and double-precision



FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5   when '0x' index = UInt(H:L);
6   when '10' index = UInt(H);
7   when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 if sz:Q == '10' then UNDEFINED;
14 integer esize = 32 << UInt(sz);
15 integer datasize = if Q == '1' then 128 else 64;
16 integer elements = datasize DIV esize;
17 boolean mulx_op = (U == '1');
```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded

in"Q:sz":		
Q	sz	<T>
0	0	2S
0	1	RESERVED
1	0	4S
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> For the half-precision variant: is the name of the second SIMD&FP source register, in the range V0 to V15, encoded in the "Rm" field.
- For the single-precision and double-precision variant: is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<Ts> Is an element size specifier, encoded in "sz":

sz	<Ts>
0	S
1	D

<index> For the half-precision variant: is the element index, in the range 0 to 7, encoded in the "H:L:M" fields.

For the single-precision and double-precision variant: is the element index, encoded in "sz:L:H":

sz	L	<index>
0	x	H:L
1	0	H
1	1	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2 = Elem[operand2, index, esize];
7
8  for e = 0 to elements-1
9    element1 = Elem[operand1, e, esize];
10   if mulx_op then
11     Elem[result, e, esize] = FPMulX(element1, element2, FPCR);
12   else
13     Elem[result, e, esize] = FPMul(element1, element2, FPCR);
14
15  V[d] = result;
```

### 4.3.124 FMUL (scalar)

Floating-point Multiply (scalar). This instruction multiplies the floating-point values of the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FMUL <Hd>, <Hn>, <Hm>
```

#### Single-precision (ftype == 00)

```
FMUL <Sd>, <Sn>, <Sm>
```

#### Double-precision (ftype == 01)

```
FMUL <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
15
16 boolean negated = (op == '1');
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) result;
3 bits(datasize) operand1 = V[n];
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
4  bits(datasize) operand2 = V[m];  
5  
6  result = FPMul(operand1, operand2, FPCR);  
7  
8  if negated then result = FPNeg(result);  
9  
10 V[d] = result;
```

### 4.3.125 FMUL (vector)


Floating-point Multiply (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)


#### Half-precision (Armv8.2)



```
FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
```

#### Single-precision and double-precision



```
FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D



<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7
8  for e = 0 to elements-1
9      element1 = Elem[operand1, e, esize];
10     element2 = Elem[operand2, e, esize];
11     Elem[result, e, esize] = FPMul(element1, element2, FPCR);
12
13 V[d] = result;
```

### 4.3.126 FMULX

Floating-point Multiply extended. This instruction multiplies corresponding floating-point values in the vectors of the two source SIMD&FP registers, places the resulting floating-point values in a vector, and writes the vector to the destination SIMD&FP register.


If one value is zero and the other value is infinite, the result is 2.0. In this case, the result is negative if only one of the values is negative, otherwise the result is positive.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FMULX <Hd>, <Hn>, <Hm>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;

```

#### Scalar single-precision and double-precision




FMULX <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;

```

#### Vector half precision (Armv8.2)



FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>


```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);

```

```
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
```

### Vector single-precision and double-precision



```
FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
```

### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(esome) element1;
6 bits(esome) element2;
7
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
8  for e = 0 to elements-1
9      element1 = Elem[operand1, e, esize];
10     element2 = Elem[operand2, e, esize];
11     Elem[result, e, esize] = FPMulX(element1, element2, FPCR);
12 V[d] = result;
```

### 4.3.127 FMULX (by element)

Floating-point Multiply extended (by element). This instruction multiplies the floating-point values in the vector elements in the first source SIMD&FP register by the specified floating-point value in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.


If one value is zero and the other value is infinite, the result is 2.0. In this case, the result is negative if only one of the values is negative, otherwise the result is positive.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar, half-precision](#), [Scalar, single-precision and double-precision](#), [Vector, half-precision](#) and [Vector, single-precision and double-precision](#)

#### Scalar, half-precision (Armv8.2)




FMULX <Hd>, <Hn>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = esize;
11 integer elements = 1;
12 boolean mulx_op = (U == '1');
```

#### Scalar, single-precision and double-precision




FMULX <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5   when '0x' index = UInt(H:L);
6   when '10' index = UInt(H);
7   when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 32 << UInt(sz);
14 integer datasize = esize;
15 integer elements = 1;
16 boolean mulx_op = (U == '1');
```

### Vector, half-precision (Armv8.2)




FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.H[<index>]

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer d = UInt(Rd);
7 integer index = UInt(H:L:M);
8
9 integer esize = 16;
10 integer datasize = if Q == '1' then 128 else 64;
11 integer elements = datasize DIV esize;
12 boolean mulx_op = (U == '1');
```

### Vector, single-precision and double-precision



FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi = M;
4 case sz:L of
5   when '0x' index = UInt(H:L);
6   when '10' index = UInt(H);
7   when '11' UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 if sz:Q == '10' then UNDEFINED;
14 integer esize = 32 << UInt(sz);
15 integer datasize = if Q == '1' then 128 else 64;
16 integer elements = datasize DIV esize;
17 boolean mulx_op = (U == '1');
```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "Q:sz":

Q	sz	<T>
0	0	2S
0	1	RESERVED
1	0	4S
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> For the half-precision variant: is the name of the second SIMD&FP source register, in the range V0 to V15, encoded in the "Rm" field.

For the single-precision and double-precision variant: is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

- <Ts> Is an element size specifier, encoded in "sz":

sz	<Ts>
0	S
1	D

- <index> For the half-precision variant: is the element index, in the range 0 to 7, encoded in the "H:L:M" fields.

For the single-precision and double-precision variant: is the element index, encoded in "sz:L:H":

sz	L	<index>
0	x	H:L
1	0	H
1	1	RESERVED

### Operation


```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsizesize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2 = Elem[operand2, index, esize];
7
8  for e = 0 to elements-1
9    element1 = Elem[operand1, e, esize];
10   if mulx_op then
11     Elem[result, e, esize] = FPMulX(element1, element2, FPCR);
12   else
13     Elem[result, e, esize] = FPMul(element1, element2, FPCR);
14
15  V[d] = result;
```

### 4.3.128 FNEG (scalar)

Floating-point Negate (scalar). This instruction negates the value in the SIMD&FP source register and writes the result to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FNEG <Hd>, <Hn>

#### Single-precision (ftype == 00)

FNEG <Sd>, <Sn>

#### Double-precision (ftype == 01)

FNEG <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10      if HaveFP16Ext() then
11         datasize = 16;
12      else
13         UNDEFINED;
14
15 FPUnaryOp fpop;
16 case opc of
17   when '00' fpop = FPUnaryOp_MOV;
18   when '01' fpop = FPUnaryOp_ABS;
19   when '10' fpop = FPUnaryOp_NEG;
20   when '11' fpop = FPUnaryOp_SQRT;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) result;
4 bits(datasize) operand = V[n];
5
6 case fpop of
7   when FPUnaryOp_MOV   result = operand;
8   when FPUnaryOp_ABS   result = FPAbs(operand);
9   when FPUnaryOp_NEG   result = FPNeg(operand);
10  when FPUnaryOp_SQRT  result = FPSqrt(operand, FPCR);
11
12 V[d] = result;

```




### 4.3.129 FNEG (vector)

Floating-point Negate (vector). This instruction negates the value of each vector element in the source SIMD&FP register, writes the result to a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FNEG <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean neg = (U == '1');
```

#### Single-precision and double-precision



FNEG <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean neg = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     if neg then
9         element = FPNeg(element);
10    else
11        element = FPAbs(element);
12    Elem[result, e, esize] = element;
13
14 V[d] = result;
```

### 4.3.130 FNMADD

Floating-point Negated fused Multiply-Add (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, negates the product, subtracts the value of the third SIMD&FP source register, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FNMADD <Hd>, <Hn>, <Hm>, <Ha>

#### Single-precision (ftype == 00)

FNMADD <Sd>, <Sn>, <Sm>, <Sa>

#### Double-precision (ftype == 01)

FNMADD <Dd>, <Dn>, <Dm>, <Da>

```

1 integer d = UInt(Rd);
2 integer a = UInt(Ra);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer datasize;
7 case ftype of
8     when '00' datasize = 32;
9     when '01' datasize = 64;
10    when '10' UNDEFINED;
11    when '11'
12        if HaveFP16Ext() then
13            datasize = 16;
14        else
15            UNDEFINED;
16
17 boolean opa_neg = (o1 == '1');
18 boolean opl_neg = (o0 != o1);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Da> Is the 64-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

- <Ha> Is the 16-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Sa> Is the 32-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operanda = V[a];
4  bits(datasize) operand1 = V[n];
5  bits(datasize) operand2 = V[m];
6
7  if opa_neg then operanda = FPNeg(operanda);
8  if opl_neg then operand1 = FPNeg(operand1);
9  result = FPMulAdd(operanda, operand1, operand2, FPCR);
10
11 V[d] = result;


```

### 4.3.131 FNMSUB

Floating-point Negated fused Multiply-Subtract (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, subtracts the value of the third SIMD&FP source register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FNMSUB <Hd>, <Hn>, <Hm>, <Ha>

#### Single-precision (ftype == 00)

FNMSUB <Sd>, <Sn>, <Sm>, <Sa>

#### Double-precision (ftype == 01)

FNMSUB <Dd>, <Dn>, <Dm>, <Da>

```

1 integer d = UInt(Rd);
2 integer a = UInt(Ra);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer datasize;
7 case ftype of
8     when '00' datasize = 32;
9     when '01' datasize = 64;
10    when '10' UNDEFINED;
11    when '11'
12        if HaveFP16Ext() then
13            datasize = 16;
14        else
15            UNDEFINED;
16
17 boolean opa_neg = (o1 == '1');
18 boolean opl_neg = (o0 != o1);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Da> Is the 64-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.

- <Ha> Is the 16-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
- <Sa> Is the 32-bit name of the third SIMD&FP source register holding the minuend, encoded in the "Ra" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operanda = V[a];
4  bits(datasize) operand1 = V[n];
5  bits(datasize) operand2 = V[m];
6
7  if opa_neg then operanda = FPNeg(operanda);
8  if opl_neg then operand1 = FPNeg(operand1);
9  result = FPMulAdd(operanda, operand1, operand2, FPCR);
10
11 V[d] = result;


```

### 4.3.132 FNMUL (scalar)

Floating-point Multiply-Negate (scalar). This instruction multiplies the floating-point values of the two source SIMD&FP registers, and writes the negation of the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FNMUL <Hd>, <Hn>, <Hm>
```

#### Single-precision (ftype == 00)

```
FNMUL <Sd>, <Sn>, <Sm>
```

#### Double-precision (ftype == 01)

```
FNMUL <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
15
16 boolean negated = (op == '1');
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) result;
3 bits(datasize) operand1 = V[n];
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
4  bits(datasize) operand2 = V[m];  
5  
6  result = FPMul(operand1, operand2, FPCR);  
7  
8  if negated then result = FPNeg(result);  
9  
10 V[d] = result;
```



### 4.3.133 FRECPE


Floating-point Reciprocal Estimate. This instruction finds an approximate reciprocal estimate for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FRECPE <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
    
```

#### Scalar single-precision and double-precision




FRECPE <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
    
```

#### Vector half precision (Armv8.2)




FRECPE <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
    
```

### Vector single-precision and double-precision



FRECPE <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     Elem[result, e, esize] = FPRecipEstimate(element, FPCR);
9
10 V[d] = result;

```

### 4.3.134 FRECPs


Floating-point Reciprocal Step. This instruction multiplies the corresponding floating-point values in the vectors of the two source SIMD&FP registers, subtracts each of the products from 2.0, places the resulting floating-point values in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FRECPs <Hd>, <Hn>, <Hm>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;

```

#### Scalar single-precision and double-precision




FRECPs <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;

```

#### Vector half precision (Armv8.2)




FRECPs <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;

```

### Vector single-precision and double-precision



FRECPS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;

```

#### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(esize) element1;
6 bits(esize) element2;
7
8 for e = 0 to elements-1
9     element1 = Elem[operand1, e, esize];
10    element2 = Elem[operand2, e, esize];
11    Elem[result, e, esize] = FPRecipStepFused(element1, element2);
12
13 V[d] = result;

```

### 4.3.135 FRECPX


Floating-point Reciprocal exponent (scalar). This instruction finds an approximate reciprocal exponent for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FRECPX <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
    
```

#### Single-precision and double-precision



FRECPX <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
    
```

#### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRecpX(element, FPCR);
9
10 V[d] = result;
```


### 4.3.136 FRINTA (scalar)

Floating-point Round to Integral, to nearest with ties to Away (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round to Nearest with Ties to Away rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FRINTA <Hd>, <Hn>

#### Single-precision (ftype == 00)

FRINTA <Sd>, <Sn>

#### Double-precision (ftype == 01)

FRINTA <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10      if HaveFP16Ext() then
11         datasize = 16;
12      else
13         UNDEFINED;
14
15 boolean exact = FALSE;
16 FPRounding rounding;
17 case rmode of
18   when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19   when '100' rounding = FPRounding_TIEAWAY;
20   when '101' UNDEFINED;
21   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
22   when '111' rounding = FPRoundingMode(FPCR);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) result;
4  bits(datasize) operand = V[n];
5
6  result = FPRoundInt(operand, FPCR, rounding, exact);
7
8  V[d] = result;
```



### 4.3.137 FRINTA (vector)

Floating-point Round to Integral, to nearest with ties to Away (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round to Nearest with Ties to Away rounding mode, and writes the result to the SIMD&FP destination register.


A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FRINTA <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13     when '0xx' rounding = FPDecodeRounding(o1:o2);
14     when '100' rounding = FPRounding_TIEAWAY;
15     when '101' UNDEFINED;
16     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17     when '111' rounding = FPRoundingMode(FPCR);
    
```

#### Single-precision and double-precision



FRINTA <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8
9  boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12     when '0xx' rounding = FPDecodeRounding(o1:o2);
13     when '100' rounding = FPRounding_TIEAWAY;
14     when '101' UNDEFINED;
15     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16     when '111' rounding = FPRoundingMode(FPCR);
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
```


### 4.3.138 FRINTI (scalar)

Floating-point Round to Integral, using current rounding mode (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the rounding mode that is determined by the *FPCR*, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FRINTI <Hd>, <Hn>
```

#### Single-precision (ftype == 00)

```
FRINTI <Sd>, <Sn>
```

#### Double-precision (ftype == 01)

```
FRINTI <Dd>, <Dn>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10      if HaveFP16Ext() then
11         datasize = 16;
12      else
13         UNDEFINED;
14
15 boolean exact = FALSE;
16 FPRounding rounding;
17 case rmode of
18   when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19   when '100' rounding = FPRounding_TIEAWAY;
20   when '101' UNDEFINED;
21   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
22   when '111' rounding = FPRoundingMode(FPCR);

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) result;
4  bits(datasize) operand = V[n];
5
6  result = FPRoundInt(operand, FPCR, rounding, exact);
7
8  V[d] = result;
```

### 4.3.139 FRINTI (vector)

Floating-point Round to Integral, using current rounding mode (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the rounding mode that is determined by the *FPCR*, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.


A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision

##### (Armv8.2)




```
FRINTI <Vd>.<T>, <Vn>.<T>
```

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13   when '0xx' rounding = FPDecodeRounding(o1:o2);
14   when '100' rounding = FPRounding_TIEAWAY;
15   when '101' UNDEFINED;
16   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17   when '111' rounding = FPRoundingMode(FPCR);

```

#### Single-precision and double-precision



```
FRINTI <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12   when '0xx' rounding = FPDecodeRounding(o1:o2);
13   when '100' rounding = FPRounding_TIEAWAY;
14   when '101' UNDEFINED;
15   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16   when '111' rounding = FPRoundingMode(FPCR);

```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
  
```


### 4.3.140 FRINTM (scalar)

Floating-point Round to Integral, toward Minus infinity (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FRINTM <Hd>, <Hn>

#### Single-precision (ftype == 00)

FRINTM <Sd>, <Sn>

#### Double-precision (ftype == 01)

FRINTM <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 boolean exact = FALSE;
16 FPRounding rounding;
17 case rmode of
18     when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19     when '100' rounding = FPRounding_TIEAWAY;
20     when '101' UNDEFINED;
21     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
22     when '111' rounding = FPRoundingMode(FPCR);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) result;
4  bits(datasize) operand = V[n];
5
6  result = FPRoundInt(operand, FPCR, rounding, exact);
7
8  V[d] = result;
```



### 4.3.141 FRINTM (vector)

Floating-point Round to Integral, toward Minus infinity (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round towards Minus Infinity rounding mode, and writes the result to the SIMD&FP destination register.


A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




```
FRINTM <Vd>.<T>, <Vn>.<T>
```

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13   when '0xx' rounding = FPDecodeRounding(o1:o2);
14   when '100' rounding = FPRounding_TIEAWAY;
15   when '101' UNDEFINED;
16   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17   when '111' rounding = FPRoundingMode(FPCR);

```

#### Single-precision and double-precision



```
FRINTM <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12   when '0xx' rounding = FPDecodeRounding(o1:o2);
13   when '100' rounding = FPRounding_TIEAWAY;
14   when '101' UNDEFINED;
15   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16   when '111' rounding = FPRoundingMode(FPCR);

```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
```


### 4.3.142 FRINTN (scalar)

Floating-point Round to Integral, to nearest with ties to even (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FRINTN <Hd>, <Hn>
```

#### Single-precision (ftype == 00)

```
FRINTN <Sd>, <Sn>
```

#### Double-precision (ftype == 01)

```
FRINTN <Dd>, <Dn>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10      if HaveFP16Ext() then
11         datasize = 16;
12      else
13         UNDEFINED;
14
15 boolean exact = FALSE;
16 FPRounding rounding;
17 case rmode of
18   when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19   when '100' rounding = FPRounding_TIEAWAY;
20   when '101' UNDEFINED;
21   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
22   when '111' rounding = FPRoundingMode(FPCR);

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) result;
4  bits(datasize) operand = V[n];
5
6  result = FPRoundInt(operand, FPCR, rounding, exact);
7
8  V[d] = result;
```

### 4.3.143 FRINTN (vector)

Floating-point Round to Integral, to nearest with ties to even (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round to Nearest rounding mode, and writes the result to the SIMD&FP destination register.


A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FRINTN <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13     when '0xx' rounding = FPDecodeRounding(o1:o2);
14     when '100' rounding = FPRounding_TIEAWAY;
15     when '101' UNDEFINED;
16     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17     when '111' rounding = FPRoundingMode(FPCR);
    
```

#### Single-precision and double-precision



FRINTN <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12     when '0xx' rounding = FPDecodeRounding(o1:o2);
13     when '100' rounding = FPRounding_TIEAWAY;
14     when '101' UNDEFINED;
15     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16     when '111' rounding = FPRoundingMode(FPCR);
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
```


### 4.3.144 FRINTP (scalar)

Floating-point Round to Integral, toward Plus infinity (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FRINTP <Hd>, <Hn>
```

#### Single-precision (ftype == 00)

```
FRINTP <Sd>, <Sn>
```

#### Double-precision (ftype == 01)

```
FRINTP <Dd>, <Dn>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10    if HaveFP16Ext() then
11      datasize = 16;
12    else
13      UNDEFINED;
14
15 boolean exact = FALSE;
16 FRounding rounding;
17 case rmode of
18   when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19   when '100' rounding = FRounding_TIEAWAY;
20   when '101' UNDEFINED;
21   when '110' rounding = FRoundingMode(FPCR); exact = TRUE;
22   when '111' rounding = FRoundingMode(FPCR);

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) result;
4  bits(datasize) operand = V[n];
5
6  result = FPRoundInt(operand, FPCR, rounding, exact);
7
8  V[d] = result;
```



### 4.3.145 FRINTP (vector)

Floating-point Round to Integral, toward Plus infinity (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round towards Plus Infinity rounding mode, and writes the result to the SIMD&FP destination register.


A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




```
FRINTP <Vd>.<T>, <Vn>.<T>
```

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13   when '0xx' rounding = FPDecodeRounding(o1:o2);
14   when '100' rounding = FPRounding_TIEAWAY;
15   when '101' UNDEFINED;
16   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17   when '111' rounding = FPRoundingMode(FPCR);

```

#### Single-precision and double-precision



```
FRINTP <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12   when '0xx' rounding = FPDecodeRounding(o1:o2);
13   when '100' rounding = FPRounding_TIEAWAY;
14   when '101' UNDEFINED;
15   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16   when '111' rounding = FPRoundingMode(FPCR);

```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
  
```


### 4.3.146 FRINTX (scalar)

Floating-point Round to Integral exact, using current rounding mode (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the rounding mode that is determined by the *FPCR*, and writes the result to the SIMD&FP destination register.

When the result value is not numerically equal to the input value, an Inexact exception is raised. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FRINTX <Hd>, <Hn>

#### Single-precision (ftype == 00)

FRINTX <Sd>, <Sn>

#### Double-precision (ftype == 01)

FRINTX <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 boolean exact = FALSE;
16 FPRounding rounding;
17 case rmode of
18     when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19     when '100' rounding = FPRounding_TIEAWAY;
20     when '101' UNDEFINED;
21     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
22     when '111' rounding = FPRoundingMode(FPCR);
    
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) result;
4 bits(datasize) operand = V[n];
5
6 result = FPRoundInt(operand, FPCR, rounding, exact);
7
8 V[d] = result;
```

### 4.3.147 FRINTX (vector)

Floating-point Round to Integral exact, using current rounding mode (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the rounding mode that is determined by the *FPCR*, and writes the result to the SIMD&FP destination register.


When a result value is not numerically equal to the corresponding input value, an Inexact exception is raised. A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




```
FRINTX <Vd>.<T>, <Vn>.<T>
```

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13   when '0xx' rounding = FPDecodeRounding(o1:o2);
14   when '100' rounding = FPRounding_TIEAWAY;
15   when '101' UNDEFINED;
16   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17   when '111' rounding = FPRoundingMode(FPCR);

```

#### Single-precision and double-precision



```
FRINTX <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12   when '0xx' rounding = FPDecodeRounding(o1:o2);
13   when '100' rounding = FPRounding_TIEAWAY;

```

```

14  when '101' UNDEFINED;
15  when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16  when '111' rounding = FPRoundingMode(FPCR);
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
    
```


### 4.3.148 FRINTZ (scalar)

Floating-point Round to Integral, toward Zero (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value of the same size using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.

A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FRINTZ <Hd>, <Hn>
```

#### Single-precision (ftype == 00)

```
FRINTZ <Sd>, <Sn>
```

#### Double-precision (ftype == 01)

```
FRINTZ <Dd>, <Dn>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6   when '00' datasize = 32;
7   when '01' datasize = 64;
8   when '10' UNDEFINED;
9   when '11'
10      if HaveFP16Ext() then
11         datasize = 16;
12      else
13         UNDEFINED;
14
15 boolean exact = FALSE;
16 FPRounding rounding;
17 case rmode of
18   when '0xx' rounding = FPDecodeRounding(rmode<1:0>);
19   when '100' rounding = FPRounding_TIEAWAY;
20   when '101' UNDEFINED;
21   when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
22   when '111' rounding = FPRoundingMode(FPCR);

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize) result;
4  bits(datasize) operand = V[n];
5
6  result = FPRoundInt(operand, FPCR, rounding, exact);
7
8  V[d] = result;
```



### 4.3.149 FRINTZ (vector)

Floating-point Round to Integral, toward Zero (vector). This instruction rounds a vector of floating-point values in the SIMD&FP source register to integral floating-point values of the same size using the Round towards Zero rounding mode, and writes the result to the SIMD&FP destination register.


A zero input gives a zero result with the same sign, an infinite input gives an infinite result with the same sign, and a NaN is propagated as for normal arithmetic.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




```
FRINTZ <Vd>.<T>, <Vn>.<T>
```

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean exact = FALSE;
11 FPRounding rounding;
12 case U:o1:o2 of
13     when '0xx' rounding = FPDecodeRounding(o1:o2);
14     when '100' rounding = FPRounding_TIEAWAY;
15     when '101' UNDEFINED;
16     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
17     when '111' rounding = FPRoundingMode(FPCR);
    
```

#### Single-precision and double-precision



```
FRINTZ <Vd>.<T>, <Vn>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean exact = FALSE;
10 FPRounding rounding;
11 case U:o1:o2 of
12     when '0xx' rounding = FPDecodeRounding(o1:o2);
13     when '100' rounding = FPRounding_TIEAWAY;
14     when '101' UNDEFINED;
15     when '110' rounding = FPRoundingMode(FPCR); exact = TRUE;
16     when '111' rounding = FPRoundingMode(FPCR);
    
```

### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FPRoundInt(element, FPCR, rounding, exact);
9
10 V[d] = result;
```

### 4.3.150 FRSQRTE


Floating-point Reciprocal Square Root Estimate. This instruction calculates an approximate square root for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FRSQRTE <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
    
```

#### Scalar single-precision and double-precision




FRSQRTE <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
    
```

#### Vector half precision (Armv8.2)




FRSQRTE <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
    
```

### Vector single-precision and double-precision



FRSQRTE <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
    
```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esome) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     Elem[result, e, esize] = FPRSqrtEstimate(element, FPCR);
9
10 V[d] = result;
    
```

### 4.3.151 FRSQRTS


Floating-point Reciprocal Square Root Step. This instruction multiplies corresponding floating-point values in the vectors of the two source SIMD&FP registers, subtracts each of the products from 3.0, divides these results by 2.0, places the results into a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




FRSQRTS <Hd>, <Hn>, <Hm>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
    
```

#### Scalar single-precision and double-precision




FRSQRTS <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
    
```

#### Vector half precision (Armv8.2)




FRSQRTS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
    
```

### Vector single-precision and double-precision



```
FRSQRTS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
```

#### Assembler Symbols

- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(esize) element1;
6 bits(esize) element2;
7
8 for e = 0 to elements-1
9     element1 = Elem[operand1, e, esize];
10    element2 = Elem[operand2, e, esize];
11    Elem[result, e, esize] = FPRsqrtStepFused(element1, element2);
12
13 V[d] = result;
```

### 4.3.152 FSQRT (scalar)

Floating-point Square Root (scalar). This instruction calculates the square root of the value in the SIMD&FP source register and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

FSQRT <Hd>, <Hn>

#### Single-precision (ftype == 00)

FSQRT <Sd>, <Sn>

#### Double-precision (ftype == 01)

FSQRT <Dd>, <Dn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer datasize;
5 case ftype of
6     when '00' datasize = 32;
7     when '01' datasize = 64;
8     when '10' UNDEFINED;
9     when '11'
10         if HaveFP16Ext() then
11             datasize = 16;
12         else
13             UNDEFINED;
14
15 FPUUnaryOp fpop;
16 case opc of
17     when '00' fpop = FPUUnaryOp_MOV;
18     when '01' fpop = FPUUnaryOp_ABS;
19     when '10' fpop = FPUUnaryOp_NEG;
20     when '11' fpop = FPUUnaryOp_SQRT;

```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) result;
4 bits(datasize) operand = V[n];
5
6 case fpop of

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
7   when FPUnaryOp_MOV result = operand;
8   when FPUnaryOp_ABS result = FPAbs(operand);
9   when FPUnaryOp_NEG result = FPNeg(operand);
10  when FPUnaryOp_SQRT result = FPSqrt(operand, FPCR);
11
12  V[d] = result;
```



### 4.3.153 FSQRT (vector)


Floating-point Square Root (vector). This instruction calculates the square root for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FSQRT <Vd>.<T>, <Vn>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
    
```

#### Single-precision and double-precision



FSQRT <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     Elem[result, e, esize] = FPSqrt(element, FPCR);
9
10 V[d] = result;
```

### 4.3.154 FSUB (scalar)

Floating-point Subtract (scalar). This instruction subtracts the floating-point value of the second source SIMD&FP register from the floating-point value of the first source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Half-precision (ftype == 11) (Armv8.2)

```
FSUB <Hd>, <Hn>, <Hm>
```

#### Single-precision (ftype == 00)

```
FSUB <Sd>, <Sn>, <Sm>
```

#### Double-precision (ftype == 01)

```
FSUB <Dd>, <Dn>, <Dm>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize;
6 case ftype of
7     when '00' datasize = 32;
8     when '01' datasize = 64;
9     when '10' UNDEFINED;
10    when '11'
11        if HaveFP16Ext() then
12            datasize = 16;
13        else
14            UNDEFINED;
15
16 boolean sub_op = (op == '1');
```

#### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Dn> Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Dm> Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hn> Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Sm> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) result;
3  bits(datasize) operand1 = V[n];
4  bits(datasize) operand2 = V[m];
5
6  if sub_op then
7      result = FPSub(operand1, operand2, FPCR);
8  else
9      result = FPAdd(operand1, operand2, FPCR);
10
11 V[d] = result;
```

### 4.3.155 FSUB (vector)


Floating-point Subtract (vector). This instruction subtracts the elements in the vector in the second source SIMD&FP register, from the corresponding elements in the vector in the first source SIMD&FP register, places each result into elements of a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Half-precision](#) and [Single-precision and double-precision](#)

#### Half-precision (Armv8.2)




FSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 integer esize = 16;
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 boolean abs = (U == '1');
```

#### Single-precision and double-precision



FSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if sz:Q == '10' then UNDEFINED;
5 integer esize = 32 << UInt(sz);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean abs = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7  bits(esize) diff;
8
9  for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     diff = FPSub(element1, element2, FPCR);
13     Elem[result, e, esize] = if abs then FPAbs(diff) else diff;
14
15  V[d] = result;

```


### 4.3.156 INS (element)

Insert vector element from another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias [MOV \(element\)](#).



INS <Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size = LowestSetBit(imm5);
5 if size > 3 then UNDEFINED;
6
7 integer dst_index = UInt(imm5<4:size+1>);
8 integer src_index = UInt(imm4<3:size>);
9 integer idxsize = if imm4<3> == '1' then 128 else 64;
10 // imm4<size-1:0> is IGNORED
11
12 integer esize = 8 << size;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ts> Is an element size specifier, encoded in "imm5":

imm5	<Ts>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<index1> Is the destination element index encoded in "imm5":

imm5	<index1>
x0000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>
x1000	imm5<4>

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<index2> Is the source element index encoded in "imm5:imm4":

imm5	<index2>
x0000	RESERVED
xxxx1	imm4<3:0>
xxx10	imm4<3:1>
xx100	imm4<3:2>
x1000	imm4<3>

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(idxsizex) operand = V[n];
3  bits(128) result;
4
5  result = V[d];
6  Elem[result, dst_index, esize] = Elem[operand, src_index, esize];
7  V[d] = result;
```




### 4.3.157 INS (general)

Insert vector element from general-purpose register. This instruction copies the contents of the source general-purpose register to the specified vector element in the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias **MOV (from general)**.



INS <Vd>.<Ts>[<index>], <R><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size = LowestSetBit(imm5);
5
6 if size > 3 then UNDEFINED;
7 integer index = UInt(imm5<4:size+1>);
8
9 integer esize = 8 << size;
10 integer datasize = 128;
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ts> Is an element size specifier, encoded in "imm5":

imm5	<Ts>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<index> Is the element index encoded in "imm5":

imm5	<index>
x0000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>
x1000	imm5<4>

<R> Is the width specifier for the general-purpose source register, encoded in "imm5":

imm5	<R>
x0000	RESERVED
xxxx1	W
xxx10	W
xx100	W
x1000	X

<n> Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1 CheckFPAdvSIMDEnabled64();
2 bits(esize) element = X[n];
3 bits(datasize) result;
4
5 result = V[d];
6 Elem[result, index, esize] = element;
7 V[d] = result;
```



**Two registers, register offset (Rm != 11111 && opcode == 1010)**

```
LD1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**Three registers, immediate offset (Rm == 11111 && opcode == 0110)**

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

**Three registers, register offset (Rm != 11111 && opcode == 0110)**

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**Four registers, immediate offset (Rm == 11111 && opcode == 0010)**

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

**Four registers, register offset (Rm != 11111 && opcode == 0010)**

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

<Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> For the one register, immediate offset variant: is the post-index immediate offset, encoded

in"Q":

Q	<imm>
0	#8
1	#16

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in"Q":

Q	<imm>
0	#16
1	#32

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in"Q":

Q	<imm>
0	#24
1	#48

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in"Q":

Q	<imm>
0	#32
1	#64

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10   when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11   when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12   when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13   when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14   when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15   when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16   when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17   otherwise UNDEFINED;
18
19 // .LD format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;
    
```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18   for e = 0 to elements-1
19     tt = (t + r) MOD 32;
    
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
20     for s = 0 to selem-1
21         rval = V[tt];
22         if memop == MemOp_LOAD then
23             Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24             V[tt] = rval;
25         else // memop == MemOp_STORE
26             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27             offs = offs + ebytes;
28             tt = (tt + 1) MOD 32;
29
30 if wback then
31     if m != 31 then
32         offs = X[m];
33     BaseReg[n] = VAdd(base, offs);
```


### 4.3.159 LD1 (single structure)

Load one single-element structure to one lane of one register. This instruction loads a single-element structure from memory and writes the result to the specified lane of the SIMD&FP register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 000)

```
LD1 { <Vt>.B } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.B } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 010 && size == x0)

```
LD1 { <Vt>.H } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.H } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 100 && size == 00)

```
LD1 { <Vt>.S } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.S } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
LD1 { <Vt>.D } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.D } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
LD1 { <Vt>.B } [<index>], [<Xn|SP>], #1 // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.B } [<index>], [<Cn|CSP>], #1 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 000)

```
LD1 { <Vt>.B } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.B } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
LD1 { <Vt>.H } [<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.H } [<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

**16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)**

```
LD1 { <Vt>.H } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.H } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)**

```
LD1 { <Vt>.S } [<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.S } [<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)**

```
LD1 { <Vt>.S } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.S } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)**

```
LD1 { <Vt>.D } [<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.D } [<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)**

```
LD1 { <Vt>.D } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1 { <Vt>.D } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```
1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12   when 0
13    index = UInt(Q:S:size); // B[0-15]
14   when 1
```



```

15     if size<0> == '1' then UNDEFINED;
16     index = UInt(Q:S:size<1>); // H[0-7]
17     when 2
18     if size<1> == '1' then UNDEFINED;
19     if size<0> == '0' then
20         index = UInt(Q:S); // S[0-3]
21     else
22         if S == '1' then UNDEFINED;
23         index = UInt(Q); // D[0-1]
24         scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(64) address;
4  bits(64) offs;
5  bits(128) rval;
6  bits(esize) element;
7  constant integer ebytes = esize DIV 8;
8
9  VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12     VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14     VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18     // load and replicate to all elements
19     for s = 0 to selem-1
20         element = Mem[address + offs, ebytes, AccType_VEC];
21         // replicate to fill 128- or 64-bit register
22         V[t] = Replicate(element, datasize DIV esize);
23         offs = offs + ebytes;
24         t = (t + 1) MOD 32;
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             offs = offs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         offs = X[m];
42         BaseReg[n] = VAAdd(base, offs);

```


### 4.3.160 LD1R

Load one single-element structure and Replicate to all lanes (of one register). This instruction loads a single-element structure from memory and replicates the structure to all the lanes of the SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD1R { <Vt>.<T> }, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD1R { <Vt>.<T> }, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD1R { <Vt>.<T> }, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD1R { <Vt>.<T> }, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD1R { <Vt>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD1R { <Vt>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn"

field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in "size":

size	<imm>
00	#1
01	#2
10	#4
11	#8

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12   when 0
13    index = UInt(Q:S:size); // B[0-15]
14   when 1
15    if size<0> == '1' then UNDEFINED;
16    index = UInt(Q:S:size<1>); // H[0-7]
17   when 2
18    if size<1> == '1' then UNDEFINED;
19    if size<0> == '0' then
20      index = UInt(Q:S); // S[0-3]
21    else
22      if S == '1' then UNDEFINED;
23      index = UInt(Q); // D[0-1]
24      scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(128) rval;
6 bits(esize) element;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12   VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18   // load and replicate to all elements
19   for s = 0 to selem-1
20     element = Mem[address + offs, ebytes, AccType_VEC];
21     // replicate to fill 128- or 64-bit register
22     V[t] = Replicate(element, datasize DIV esize);
23     offs = offs + ebytes;
24     t = (t + 1) MOD 32;
25 else
26   // load/store one element per register
27   for s = 0 to selem-1
28     rval = V[t];

```

```
29     if memop == MemOp_LOAD then
30         // insert into one lane of 128-bit register
31         Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32         V[t] = rval;
33     else // memop == MemOp_STORE
34         // extract from one lane of 128-bit register
35         Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36         offs = offs + ebytes;
37         t = (t + 1) MOD 32;
38
39     if wback then
40         if m != 31 then
41             offs = X[m];
42             BaseReg[n] = VAAdd(base, offs);
```

### 4.3.161 LD2 (multiple structures)


Load multiple 2-element structures to two registers. This instruction loads multiple 2-element structures from memory and writes the result to the two SIMD&FP registers, with de-interleaving.

For an example of de-interleaving, see LD3 (multiple structures).

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> Is the post-index immediate offset, encoded in "Q":
- | Q | <imm> |
|---|-------|
| 0 | #16   |
| 1 | #32   |
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10   when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11   when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12   when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13   when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14   when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15   when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16   when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17   otherwise UNDEFINED;
18
19 // .LD format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18   for e = 0 to elements-1
19     tt = (t + r) MOD 32;
20     for s = 0 to selem-1
21       rval = V[tt];
22       if memop == MemOp_LOAD then
23         Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24       else // memop == MemOp_STORE
25         Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
26       offs = offs + ebytes;
27       tt = (tt + 1) MOD 32;
28
29
30 if wback then
31   if m != 31 then
32     offs = X[m];
33   BaseReg[n] = VAAdd(base, offs);

```


### 4.3.162 LD2 (single structure)

Load single 2-element structure to one lane of two registers. This instruction loads a 2-element structure from memory and writes the result to the corresponding elements of the two SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 000)

```
LD2 { <Vt>.B, <Vt2>.B } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.B, <Vt2>.B } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 010 && size == x0)

```
LD2 { <Vt>.H, <Vt2>.H } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.H, <Vt2>.H } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 100 && size == 00)

```
LD2 { <Vt>.S, <Vt2>.S } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.S, <Vt2>.S } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
LD2 { <Vt>.D, <Vt2>.D } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.D, <Vt2>.D } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
LD2 { <Vt>.B, <Vt2>.B } [<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.B, <Vt2>.B } [<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 000)

```
LD2 { <Vt>.B, <Vt2>.B } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.B, <Vt2>.B } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
LD2 { <Vt>.H, <Vt2>.H } [<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.H, <Vt2>.H } [<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

**16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)**

```
LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)**

```
LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)**

```
LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)**

```
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>], #16 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)**

```
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```
1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7     when 3
8         // load and replicate
9         if L == '0' || S == '1' then UNDEFINED;
10        scale = UInt(size);
```



```

11     replicate = TRUE;
12     when 0
13         index = UInt(Q:S:size);           // B[0-15]
14     when 1
15         if size<0> == '1' then UNDEFINED;
16         index = UInt(Q:S:size<1>);       // H[0-7]
17     when 2
18         if size<1> == '1' then UNDEFINED;
19         if size<0> == '0' then
20             index = UInt(Q:S);           // S[0-3]
21         else
22             if S == '1' then UNDEFINED;
23             index = UInt(Q);             // D[0-1]
24             scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(64) address;
4  bits(64) offs;
5  bits(128) rval;
6  bits(esize) element;
7  constant integer ebytes = esize DIV 8;
8
9  VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12     VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14     VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18     // load and replicate to all elements
19     for s = 0 to selem-1
20         element = Mem[address + offs, ebytes, AccType_VEC];
21         // replicate to fill 128- or 64-bit register
22         V[t] = Replicate(element, datasize DIV esize);
23         offs = offs + ebytes;
24         t = (t + 1) MOD 32;
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             offs = offs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         offs = X[m];
42         BaseReg[n] = VAdd(base, offs);

```


### 4.3.163 LD2R

Load single 2-element structure and Replicate to all lanes of two registers. This instruction loads a 2-element structure from memory and replicates the structure to all the lanes of the two SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD2R { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in "size":

size	<imm>
00	#2
01	#4
10	#8
11	#16

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12   when 0
13    index = UInt(Q:S:size); // B[0-15]
14   when 1
15    if size<0> == '1' then UNDEFINED;
16    index = UInt(Q:S:size<1>); // H[0-7]
17   when 2
18    if size<1> == '1' then UNDEFINED;
19    if size<0> == '0' then
20      index = UInt(Q:S); // S[0-3]
21    else
22      if S == '1' then UNDEFINED;
23      index = UInt(Q); // D[0-1]
24      scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(128) rval;
6 bits(esize) element;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12   VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18   // load and replicate to all elements
19   for s = 0 to selem-1
20     element = Mem[address + offs, ebytes, AccType_VEC];
21     // replicate to fill 128- or 64-bit register
22     V[t] = Replicate(element, datasize DIV esize);
23     offs = offs + ebytes;
24     t = (t + 1) MOD 32;


```

```
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             offs = offs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         offs = X[m];
42         BaseReg[n] = VAAdd(base, offs);
```

### 4.3.164 LD3 (multiple structures)

Load multiple 3-element structures to three registers. This instruction loads multiple 3-element structures from memory and writes the result to the three SIMD&FP registers, with de-interleaving.


The following figure shows an example of the operation of de-interleaving of a LD3.16 (multiple 3-element structures) instruction:



Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in "Q":

Q	<imm>
0	#24
1	#48

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10 when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11 when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12 when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13 when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14 when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15 when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16 when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17 otherwise UNDEFINED;
18
19 // .1D format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12     VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14     VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18     for e = 0 to elements-1
19         tt = (t + r) MOD 32;
20         for s = 0 to selem-1
21             rval = V[tt];
22             if memop == MemOp_LOAD then
23                 Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24                 V[tt] = rval;
25             else // memop == MemOp_STORE
26                 Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27             offs = offs + ebytes;
28             tt = (tt + 1) MOD 32;
29
30 if wback then
31     if m != 31 then
32         offs = X[m];
33     BaseReg[n] = VAAdd(base, offs);
```


### 4.3.165 LD3 (single structure)

Load single 3-element structure to one lane of three registers). This instruction loads a 3-element structure from memory and writes the result to the corresponding elements of the three SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 001)

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 011 && size == x0)

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 101 && size == 00)

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3 // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], #3 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 001)

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], #6 // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], #6 // (PSTATE.C64 == '1')
```



**16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)**

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)**

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], #12 // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>], #12 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)**

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)**

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], #24 // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>], #24 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)**

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```
1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7     when 3
```

```

8      // load and replicate
9      if L == '0' || S == '1' then UNDEFINED;
10     scale = UInt(size);
11     replicate = TRUE;
12     when 0
13         index = UInt(Q:S:size);          // B[0-15]
14     when 1
15         if size<0> == '1' then UNDEFINED;
16         index = UInt(Q:S:size<1>);     // H[0-7]
17     when 2
18         if size<1> == '1' then UNDEFINED;
19         if size<0> == '0' then
20             index = UInt(Q:S);         // S[0-3]
21         else
22             if S == '1' then UNDEFINED;
23             index = UInt(Q);           // D[0-1]
24             scale = 3;
25
26     MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27     integer datasize = if Q == '1' then 128 else 64;
28     integer esize = 8 << scale;

```

### Operation

```

1     CheckFPAdvSIMDEnabled64();
2
3     bits(64) address;
4     bits(64) offs;
5     bits(128) rval;
6     bits(esize) element;
7     constant integer ebytes = esize DIV 8;
8
9     VirtualAddress base = BaseReg[n];
10    address = VAddress(base);
11    if replicate || memop == MemOp_LOAD then
12        VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13    else
14        VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16    offs = Zeros();
17    if replicate then
18        // load and replicate to all elements
19        for s = 0 to selem-1
20            element = Mem[address + offs, ebytes, AccType_VEC];
21            // replicate to fill 128- or 64-bit register
22            V[t] = Replicate(element, datasize DIV esize);
23            offs = offs + ebytes;
24            t = (t + 1) MOD 32;
25    else
26        // load/store one element per register
27        for s = 0 to selem-1
28            rval = V[t];
29            if memop == MemOp_LOAD then
30                // insert into one lane of 128-bit register
31                Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32                V[t] = rval;
33            else // memop == MemOp_STORE
34                // extract from one lane of 128-bit register
35                Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36            offs = offs + ebytes;
37            t = (t + 1) MOD 32;
38
39    if wback then
40        if m != 31 then
41            offs = X[m];
42            BaseReg[n] = VAAdd(base, offs);

```


### 4.3.166 LD3R

Load single 3-element structure and Replicate to all lanes of three registers. This instruction loads a 3-element structure from memory and replicates the structure to all the lanes of the three SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> Is the post-index immediate offset, encoded in "size":

size	<imm>
00	#3
01	#6
10	#12
11	#24

- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12
13   when 0
14    index = UInt(Q:S:size); // B[0-15]
15
16   when 1
17    if size<0> == '1' then UNDEFINED;
18    index = UInt(Q:S:size<1>); // H[0-7]
19
20   when 2
21    if size<1> == '1' then UNDEFINED;
22    if size<0> == '0' then
23      index = UInt(Q:S); // S[0-3]
24    else
25      if S == '1' then UNDEFINED;
26      index = UInt(Q); // D[0-1]
27      scale = 3;
28
29 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
30 integer datasize = if Q == '1' then 128 else 64;
31 integer esize = 8 << scale;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(128) rval;
6 bits(esize) element;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12   VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18   // load and replicate to all elements
19   for s = 0 to selem-1
20     element = Mem[address + offs, ebytes, AccType_VEC];
21   // replicate to fill 128- or 64-bit register

```

```
22     V[t] = Replicate(element, datasize DIV esize);
23     ofs = ofs + ebytes;
24     t = (t + 1) MOD 32;
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + ofs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + ofs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             ofs = ofs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         ofs = X[m];
42         BaseReg[n] = VAdd(base, ofs);
```

### 4.3.167 LD4 (multiple structures)


Load multiple 4-element structures to four registers. This instruction loads multiple 4-element structures from memory and writes the result to the four SIMD&FP registers, with de-interleaving.

For an example of de-interleaving, see LD3 (multiple structures).

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> Is the post-index immediate offset, encoded in "Q":
- | Q | <imm> |
|---|-------|
| 0 | #32   |
| 1 | #64   |
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10   when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11   when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12   when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13   when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14   when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15   when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16   when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17   otherwise UNDEFINED;
18
19 // .LD format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18   for e = 0 to elements-1
19     tt = (t + r) MOD 32;
20     for s = 0 to selem-1
21       rval = V[tt];
22       if memop == MemOp_LOAD then
23         Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24         V[tt] = rval;
25       else // memop == MemOp_STORE
26         Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27       offs = offs + ebytes;

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
28         tt = (tt + 1) MOD 32;
29
30     if wback then
31         if m != 31 then
32             offs = X[m];
33         BaseReg[n] = VAdd(base, offs);
```




### 4.3.168 LD4 (single structure)

Load single 4-element structure to one lane of four registers. This instruction loads a 4-element structure from memory and writes the result to the corresponding elements of the four SIMD&FP registers without affecting the other bits of the registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 001)

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 011 && size == x0)

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 101 && size == 00)

```
LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D } [<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D } [<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 001)

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H } [<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H } [<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

**16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)**

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)**

```
LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Cn|CSP>], #16 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)**

```
LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)**

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], #32 // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>], #32 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)**

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```

1  integer scale = UInt(opcode<2:1>);
2  integer selem = UInt(opcode<0>:R) + 1;
3  boolean replicate = FALSE;
4  integer index;
5
6  case scale of
7    when 3
8      // load and replicate
9      if L == '0' || S == '1' then UNDEFINED;
10     scale = UInt(size);
11     replicate = TRUE;
12   when 0
13     index = UInt(Q:S:size); // B[0-15]
14   when 1
15     if size<0> == '1' then UNDEFINED;
16     index = UInt(Q:S:size<1>); // H[0-7]
17   when 2
18     if size<1> == '1' then UNDEFINED;
19     if size<0> == '0' then
20       index = UInt(Q:S); // S[0-3]
21     else
22       if S == '1' then UNDEFINED;
23       index = UInt(Q); // D[0-1]
24       scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(64) address;
4  bits(64) offs;
5  bits(128) rval;
6  bits(esize) element;
7  constant integer ebytes = esize DIV 8;
8
9  VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12   VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18   // load and replicate to all elements
19   for s = 0 to selem-1
20     element = Mem[address + offs, ebytes, AccType_VEC];
21     // replicate to fill 128- or 64-bit register
22     V[t] = Replicate(element, datasize DIV esize);
23     offs = offs + ebytes;
24     t = (t + 1) MOD 32;
25 else
26   // load/store one element per register
27   for s = 0 to selem-1
28     rval = V[t];
29     if memop == MemOp_LOAD then
30       // insert into one lane of 128-bit register
31       Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32       V[t] = rval;
33     else // memop == MemOp_STORE
34       // extract from one lane of 128-bit register
35       Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36     offs = offs + ebytes;
37     t = (t + 1) MOD 32;
38
39 if wback then
40   if m != 31 then
41     offs = X[m];
42     BaseReg[n] = VAAdd(base, offs);

```


### 4.3.169 LD4R

Load single 4-element structure and Replicate to all lanes of four registers. This instruction loads a 4-element structure from memory and replicates the structure to all the lanes of the four SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> Is the post-index immediate offset, encoded in "size":

size	<imm>
00	#4
01	#8
10	#16
11	#32

- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12   when 0
13    index = UInt(Q:S:size); // B[0-15]
14   when 1
15    if size<0> == '1' then UNDEFINED;
16    index = UInt(Q:S:size<1>); // H[0-7]
17   when 2
18    if size<1> == '1' then UNDEFINED;
19    if size<0> == '0' then
20      index = UInt(Q:S); // S[0-3]
21    else
22      if S == '1' then UNDEFINED;
23      index = UInt(Q); // D[0-1]
24      scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(128) rval;
6 bits(esize) element;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12   VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then

```


```
18 // load and replicate to all elements
19 for s = 0 to selem-1
20     element = Mem[address + offs, ebytes, AccType_VEC];
21     // replicate to fill 128- or 64-bit register
22     V[t] = Replicate(element, datasize DIV esize);
23     offs = offs + ebytes;
24     t = (t + 1) MOD 32;
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             offs = offs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         offs = X[m];
42         BaseReg[n] = VAdd(base, offs);
```

### 4.3.170 LDNP (SIMD&FP)

Load Pair of SIMD&FP registers, with Non-temporal hint. This instruction loads a pair of SIMD&FP registers from memory, issuing a hint to the memory system that the access is non-temporal. The address that is used for the load is calculated from a base register value and an optional immediate offset.

For information about non-temporal pair instructions, see *Load/Store SIMD and Floating-point Non-temporal pair*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 32-bit (opc == 00)

```
LDNP <St1>, <St2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDNP <St1>, <St2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 01)

```
LDNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDNP <Dt1>, <Dt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 128-bit (opc == 10)

```
LDNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDNP <Qt1>, <Qt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDNP (SIMD&FP)*.

#### Assembler Symbols

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_VECSTREAM;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if opc == '11' then UNDEFINED;
7 integer scale = 2 + UInt(opc);
8 integer datasize = 8 << scale;
9 bits(64) offset = LSL(SignExtend(imm7, 64), scale);

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) data1;
4 bits(datasize) data2;
5 constant integer dbytes = datasize DIV 8;
6 boolean rt_unknown = FALSE;
7
8 if memop == MemOp_LOAD && t == t2 then
9     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
10    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
13        when Constraint_UNDEF      UNDEFINED;
14        when Constraint_NOP        EndOfInstruction();
15
16 VirtualAddress base = BaseReg[n];
17 bits(64) address = VAddress(base);
18 if ! postindex then
19     address = address + offset;
20
21 case memop of
22     when MemOp_STORE
23         VCheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
24         data1 = V[t];
25         data2 = V[t2];
26         Mem[address + 0, dbytes, acctype] = data1;
27         Mem[address + dbytes, dbytes, acctype] = data2;
28
29     when MemOp_LOAD
30         VCheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
31         data1 = Mem[address + 0, dbytes, acctype];
32         data2 = Mem[address + dbytes, dbytes, acctype];
33         if rt_unknown then
34             data1 = bits(datasize) UNKNOWN;
35             data2 = bits(datasize) UNKNOWN;
36         V[t] = data1;
37         V[t2] = data2;
38
39 if wback then
40     base = VAAdd(base, offset);
41
42 BaseReg[n] = base;

```




### 4.3.171 LDP (SIMD&FP)

Load Pair of SIMD&FP registers. This instruction loads a pair of SIMD&FP registers from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Signed offset](#)

#### Post-index



#### 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDP <St1>, <St2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 01)

```
LDP <Dt1>, <Dt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDP <Dt1>, <Dt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```


#### 128-bit (opc == 10)

```
LDP <Qt1>, <Qt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDP <Qt1>, <Qt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

#### Pre-index



#### 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDP <St1>, <St2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 01)

```
LDP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDP <Dt1>, <Dt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```


#### 128-bit (opc == 10)

```
LDP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDP <Qt1>, <Qt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
```

#### Signed offset



### 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDP <St1>, <St2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 01)

```
LDP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDP <Dt1>, <Dt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 128-bit (opc == 10)

```
LDP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDP <Qt1>, <Qt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;  
2 boolean postindex = FALSE;
```

For information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDP (SIMD&FP)*.

### Assembler Symbols

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.  
For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.  
For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.  
For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.  
For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_VEC;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if opc == '11' then UNDEFINED;
7 integer scale = 2 + UInt(opc);
8 integer datasize = 8 << scale;
9 bits(64) offset = LSL(SignExtend(imm7, 64), scale);

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) data1;
4 bits(datasize) data2;
5 constant integer dbytes = datasize DIV 8;
6 boolean rt_unknown = FALSE;
7
8 if memop == MemOp_LOAD && t == t2 then
9     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
10    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
13        when Constraint_UNDEF      UNDEFINED;
14        when Constraint_NOP        EndOfInstruction();
15
16    VirtualAddress base = BaseReg[n];
17    bits(64) address = VAddress(base);
18    if ! postindex then
19        address = address + offset;
20
21    case memop of
22        when MemOp_STORE
23            VCheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
24            data1 = V[t];
25            data2 = V[t2];
26            Mem[address + 0, dbytes, acctype] = data1;
27            Mem[address + dbytes, dbytes, acctype] = data2;
28
29        when MemOp_LOAD
30            VCheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
31            data1 = Mem[address + 0, dbytes, acctype];
32            data2 = Mem[address + dbytes, dbytes, acctype];
33            if rt_unknown then
34                data1 = bits(datasize) UNKNOWN;
35                data2 = bits(datasize) UNKNOWN;
36            V[t] = data1;
37            V[t2] = data2;
38
39    if wback then
40        base = VAAdd(base, offset);
41
42        BaseReg[n] = base;

```


### 4.3.172 LDR (immediate, SIMD&FP)

Load SIMD&FP Register (immediate offset). This instruction loads an element from memory, and writes the result as a scalar to the SIMD&FP register. The address that is used for the load is calculated from a base register value, a signed immediate offset, and an optional offset that is a multiple of the element size.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index



#### 8-bit (size == 00 && opc == 01)

```
LDR <Bt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <Bt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 01)

```
LDR <Ht>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <Ht>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

#### 32-bit (size == 10 && opc == 01)

```
LDR <St>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <St>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11 && opc == 01)

```
LDR <Dt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <Dt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```


#### 128-bit (size == 00 && opc == 11)

```
LDR <Qt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
LDR <Qt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



#### 8-bit (size == 00 && opc == 01)

```
LDR <Bt>, [<Xn|SP>], #<sim>! // (PSTATE.C64 == '0')
```

```
LDR <Bt>, [<Cn|CSP>], #<sim>! // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 01)

```
LDR <Ht>, [<Xn|SP>], #<sim>! // (PSTATE.C64 == '0')
```

```
LDR <Ht>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

**32-bit (size == 10 && opc == 01)**

```
LDR <St>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDR <St>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

**64-bit (size == 11 && opc == 01)**

```
LDR <Dt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```


```
LDR <Dt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

**128-bit (size == 00 && opc == 11)**

```
LDR <Qt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
LDR <Qt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

**Unsigned offset****8-bit (size == 00 && opc == 01)**

```
LDR <Bt>, [<Xn|SP>{, #<pimm>} // (PSTATE.C64 == '0')
```

```
LDR <Bt>, [<Cn|CSP>{, #<pimm>} // (PSTATE.C64 == '1')
```

**16-bit (size == 01 && opc == 01)**

```
LDR <Ht>, [<Xn|SP>{, #<pimm>} // (PSTATE.C64 == '0')
```

```
LDR <Ht>, [<Cn|CSP>{, #<pimm>} // (PSTATE.C64 == '1')
```

**32-bit (size == 10 && opc == 01)**

```
LDR <St>, [<Xn|SP>{, #<pimm>} // (PSTATE.C64 == '0')
```

```
LDR <St>, [<Cn|CSP>{, #<pimm>} // (PSTATE.C64 == '1')
```

**64-bit (size == 11 && opc == 01)**

```
LDR <Dt>, [<Xn|SP>{, #<pimm>} // (PSTATE.C64 == '0')
```

```
LDR <Dt>, [<Cn|CSP>{, #<pimm>} // (PSTATE.C64 == '1')
```

**128-bit (size == 00 && opc == 11)**

```
LDR <Qt>, [<Xn|SP>{, #<pimm>} // (PSTATE.C64 == '0')
```

```
LDR <Qt>, [<Cn|CSP>{, #<pimm>} // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.  
  
For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.  
  
For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.  
  
For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.  
  
For the 128-bit variant: is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0 and encoded in the "imm12" field as <pimm>/16.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_VEC;
4 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
5 integer datasize = 8 << scale;
```

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(64) address;
3 bits(datasize) data;
4
5 VirtualAddress base;
6
7 base = BaseReg[n];
8 address = VAddress(base);
9
10 if ! postindex then
11     address = address + offset;
12
13 case memop of
14     when MemOp_STORE
15         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16         data = V[t];
17         Mem[address, datasize DIV 8, acctype] = data;
18
19     when MemOp_LOAD
20         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
21         data = Mem[address, datasize DIV 8, acctype];
22         V[t] = data;
23
24 if wback then
25     base = VAdd(base, offset);
26
27 BaseReg[n] = base;
```

### 4.3.173 LDR (literal, SIMD&FP)

Load SIMD&FP Register (PC-relative literal). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from the PC value and an immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 32-bit (opc == 00)

```
LDR <St>, <label>
```

#### 64-bit (opc == 01)

```
LDR <Dt>, <label>
```

#### 128-bit (opc == 10)

```
LDR <Qt>, <label>
```

```

1 integer t = UInt(Rt);
2 integer size;
3 bits(64) offset;
4
5 case opc of
6     when '00'
7         size = 4;
8     when '01'
9         size = 8;
10    when '10'
11        size = 16;
12    when '11'
13        UNDEFINED;
14
15 offset = SignExtend(imm19:'00', 64);
    
```

#### Assembler Symbols

- <Dt> Is the 64-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be loaded, encoded in the "Rt" field.
- <label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.

#### Operation


```

1 VirtualAddress base = VAFFromPCC(offset);
2 bits(64) address = VAddress(base);
3
4 bits(size*8) data;
5
6 CheckFPAdvSIMDEnabled64();
7
8 VCheckAddress(base, address, size, CAP_PERM_LOAD, AccType_VEC);
9
10 data = Mem[address, size, AccType_VEC];
11 V[t] = data;
    
```

### 4.3.174 LDR (register, SIMD&FP)

Load SIMD&FP Register (register offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 8-fsreg,LDR-8-fsreg (size == 00 && opc == 01 && option != 011)

```
LDR <Bt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Bt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

#### 8-fsreg,LDR-8-fsreg (size == 00 && opc == 01 && option == 011)

```
LDR <Bt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Bt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

#### 16-fsreg,LDR-16-fsreg (size == 01 && opc == 01)

```
LDR <Ht>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDR <Ht>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 32-fsreg,LDR-32-fsreg (size == 10 && opc == 01)

```
LDR <St>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDR <St>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 64-fsreg,LDR-64-fsreg (size == 11 && opc == 01)

```
LDR <Dt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDR <Dt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 128-fsreg,LDR-128-fsreg (size == 00 && opc == 11)

```
LDR <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
LDR <Qt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 if option<1> == '0' then UNDEFINED; // sub-word index
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.



- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> For the 8-bit variant: is the index extend specifier, encoded in "option":

option	<extend>
010	UXTW
110	SXTW
111	SXTX

For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

For the 16-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#1

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#3

For the 128-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#4

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_VEC;
5 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
```

```
6 integer datasize = 8 << scale;
```


### Operation

```
1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 CheckFPAdvSIMDEnabled64();
4 bits(64) address;
5 bits(datasize) data;
6
7 VirtualAddress base;
8
9 base = BaseReg[n];
10 address = VAddress(base);
11
12 if ! postindex then
13     address = address + offset;
14
15 case memop of
16     when MemOp_STORE
17         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
18         data = V[t];
19         Mem[address, datasize DIV 8, acctype] = data;
20
21     when MemOp_LOAD
22         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
23         data = Mem[address, datasize DIV 8, acctype];
24         V[t] = data;
25
26 if wback then
27     base = VAAdd(base, offset);
28
29     BaseReg[n] = base;
```

### 4.3.175 LDUR (SIMD&FP)

Load SIMD&FP Register (unscaled offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 8-bit (size == 00 && opc == 01)

```
LDUR <Bt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <Bt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 01)

```
LDUR <Ht>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <Ht>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 32-bit (size == 10 && opc == 01)

```
LDUR <St>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <St>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11 && opc == 01)

```
LDUR <Dt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <Dt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

#### 128-bit (size == 00 && opc == 11)

```
LDUR <Qt>, [<Xn|SP>{, #<sim>}] // (PSTATE.C64 == '0')
```

```
LDUR <Qt>, [<Cn|CSP>{, #<sim>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_VEC;
4 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
5 integer datasize = 8 << scale;

```

### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(64) address;
3 bits(datasize) data;
4
5 VirtualAddress base;
6
7 base = BaseReg[n];
8 address = VAddress(base);
9
10 if ! postindex then
11     address = address + offset;
12
13 case memop of
14     when MemOp_STORE
15         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16         data = V[t];
17         Mem[address, datasize DIV 8, acctype] = data;
18
19     when MemOp_LOAD
20         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
21         data = Mem[address, datasize DIV 8, acctype];
22         V[t] = data;
23
24 if wback then
25     base = VAdd(base, offset);
26
27 BaseReg[n] = base;

```

### 4.3.176 MLA (by element)

Multiply-Add to accumulator (vector, by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and accumulates the results with the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



MLA <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts> [<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5   when '01' index = UInt(H:L:M); Rmhi = '0';
6   when '10' index = UInt(H:L); Rmhi = M;
7   otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = if Q == '1' then 128 else 64;
15 integer elements = datasize DIV esize;
16
17 boolean sub_op = (o2 == '1');

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED


### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(idxsizesize) operand2 = V[m];
4 bits(datasize) operand3 = V[d];
5 bits(datasize) result;
6 integer element1;
7 integer element2;
8 bits(esize) product;
9
10 element2 = UInt(Elem[operand2, index, esize]);
11 for e = 0 to elements-1
12     element1 = UInt(Elem[operand1, e, esize]);
13     product = (element1 * element2)<esize-1:0>;
14     if sub_op then
15         Elem[result, e, esize] = Elem[operand3, e, esize] - product;
16     else
17         Elem[result, e, esize] = Elem[operand3, e, esize] + product;
18 V[d] = result;
```

### 4.3.177 MLA (vector)

Multiply-Add to accumulator (vector). This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, and accumulates the results with the vector elements of the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



MLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean sub_op = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) operand3 = V[d];
5 bits(datasize) result;
6 bits(esize) element1;
7 bits(esize) element2;
8 bits(esize) product;
9
10 for e = 0 to elements-1
11     element1 = Elem[operand1, e, esize];
12     element2 = Elem[operand2, e, esize];
13     product = (UInt(element1) * UInt(element2)) <esize-1:0>;
14     if sub_op then
15         Elem[result, e, esize] = Elem[operand3, e, esize] - product;
16     else
17         Elem[result, e, esize] = Elem[operand3, e, esize] + product;
18
19 V[d] = result;
```

### 4.3.178 MLS (by element)

Multiply-Subtract from accumulator (vector, by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, and subtracts the results from the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



MLS <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts> [<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5   when '01' index = UInt(H:L:M); Rmhi = '0';
6   when '10' index = UInt(H:L);   Rmhi = M;
7   otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = if Q == '1' then 128 else 64;
15 integer elements = datasize DIV esize;
16
17 boolean sub_op = (o2 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":



size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED


### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(idxsizesize) operand2 = V[m];
4 bits(datasize) operand3 = V[d];
5 bits(datasize) result;
6 integer element1;
7 integer element2;
8 bits(esize) product;
9
10 element2 = UInt(Elem[operand2, index, esize]);
11 for e = 0 to elements-1
12     element1 = UInt(Elem[operand1, e, esize]);
13     product = (element1 * element2)<esize-1:0>;
14     if sub_op then
15         Elem[result, e, esize] = Elem[operand3, e, esize] - product;
16     else
17         Elem[result, e, esize] = Elem[operand3, e, esize] + product;
18 V[d] = result;
```

### 4.3.179 MLS (vector)

Multiply-Subtract from accumulator (vector). This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, and subtracts the results from the vector elements of the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



MLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean sub_op = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) operand3 = V[d];
5 bits(datasize) result;
6 bits(esize) element1;
7 bits(esize) element2;
8 bits(esize) product;
9
10 for e = 0 to elements-1
11     element1 = Elem[operand1, e, esize];
12     element2 = Elem[operand2, e, esize];
13     product = (UInt(element1) * UInt(element2)) <esize-1:0>;
14     if sub_op then
15         Elem[result, e, esize] = Elem[operand3, e, esize] - product;
16     else
17         Elem[result, e, esize] = Elem[operand3, e, esize] + product;
18
19 V[d] = result;
```

### 4.3.180 MOV (element)


Move vector element to another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of [INS \(element\)](#). This means:

- The encodings in this description are named to match the encodings of [INS \(element\)](#).
- The description of [INS \(element\)](#) gives the operational pseudocode for this instruction.



```
MOV <Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]
```

is equivalent to

```
INS<Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]
```

and is always the preferred disassembly.

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ts> Is an element size specifier, encoded in "imm5":

imm5	<Ts>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<index1> Is the destination element index encoded in "imm5":

imm5	<index1>
x0000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>
x1000	imm5<4>

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<index2> Is the source element index encoded in "imm5:imm4":

imm5	<index2>
x0000	RESERVED
xxxx1	imm4<3:0>
xxx10	imm4<3:1>
xx100	imm4<3:2>
x1000	imm4<3>

#### Operation

The description of [INS \(element\)](#) gives the operational pseudocode for this instruction.

### 4.3.181 MOV (from general)


Move general-purpose register to a vector element. This instruction copies the contents of the source general-purpose register to the specified vector element in the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of [INS \(general\)](#). This means:

- The encodings in this description are named to match the encodings of [INS \(general\)](#).
- The description of [INS \(general\)](#) gives the operational pseudocode for this instruction.



MOV <Vd>.<Ts>[<index>], <R><n>

is equivalent to

INS<Vd>.<Ts>[<index>], <R><n>

and is always the preferred disassembly.

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ts> Is an element size specifier, encoded in "imm5":

imm5	<Ts>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<index> Is the element index encoded in "imm5":

imm5	<index>
x0000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>
x1000	imm5<4>

<R> Is the width specifier for the general-purpose source register, encoded in "imm5":

imm5	<R>
x0000	RESERVED
xxxx1	W
xxx10	W
xx100	W
x1000	X

<n> Is the number [0-30] of the general-purpose source register or ZR (31), encoded in the "Rn" field.

#### Operation

The description of [INS \(general\)](#) gives the operational pseudocode for this instruction.


### 4.3.182 MOV (scalar)

Move vector element to scalar. This instruction duplicates the specified vector element in the SIMD&FP source register into a scalar, and writes the result to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of **DUP (element)**. This means:

- The encodings in this description are named to match the encodings of **DUP (element)**.
- The description of **DUP (element)** gives the operational pseudocode for this instruction.



MOV <V><d>, <Vn>.<T>[<index>]

is equivalent to

DUP<V><d>, <Vn>.<T>[<index>]

and is always the preferred disassembly.

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "imm5":

imm5	<V>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is the element width specifier, encoded in "imm5":

imm5	<T>
x0000	RESERVED
xxxx1	B
xxx10	H
xx100	S
x1000	D

<index> Is the element index encoded in "imm5":

imm5	<index>
x0000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>
x1000	imm5<4>

#### Operation

The description of **DUP (element)** gives the operational pseudocode for this instruction.


### 4.3.183 MOV (to general)

Move vector element to general-purpose register. This instruction reads the unsigned integer from the source SIMD&FP register, zero-extends it to form a 32-bit or 64-bit value, and writes the result to the destination general-purpose register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of **UMOV**. This means:

- The encodings in this description are named to match the encodings of **UMOV**.
- The description of **UMOV** gives the operational pseudocode for this instruction.



#### 32-bit (Q == 0 && imm5 == xx100)

```
MOV <Wd>, <Vn>.S[<index>]
```

is equivalent to

```
UMOV<Wd>, <Vn>.S[<index>]
```

and is always the preferred disassembly.

#### 64-reg,UMOV-64-reg (Q == 1 && imm5 == x1000)

```
MOV <Xd>, <Vn>.D[<index>]
```

is equivalent to

```
UMOV<Xd>, <Vn>.D[<index>]
```

and is always the preferred disassembly.

#### Assembler Symbols

<Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<index> For the 32-bit variant: is the element index encoded in "imm5<4:3>".

For the 64-reg,UMOV-64-reg variant: is the element index encoded in "imm5<4>".

#### Operation

The description of **UMOV** gives the operational pseudocode for this instruction.


### 4.3.184 MOV (vector)

Move vector. This instruction copies the vector in the source SIMD&FP register into the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of [ORR \(vector, register\)](#). This means:

- The encodings in this description are named to match the encodings of [ORR \(vector, register\)](#).
- The description of [ORR \(vector, register\)](#) gives the operational pseudocode for this instruction.



MOV <Vd>.<T>, <Vn>.<T>

is equivalent to

[ORR](#)<Vd>.<T>, <Vn>.<T>, <Vn>.<T>

and is the preferred disassembly when  $Rm == Rn$ .

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

#### Operation


The description of [ORR \(vector, register\)](#) gives the operational pseudocode for this instruction.



### 4.3.185 MOV

Move Immediate (vector). This instruction places an immediate constant into every vector element of the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**8-bit (op == 0 && cmode == 1110)**

```
MOVI <Vd>.<T>, #<imm8>{, LSL #0}
```

**16-bit shifted immediate (op == 0 && cmode == 10x0)**

```
MOVI <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

**32-bit shifted immediate (op == 0 && cmode == 0xx0)**

```
MOVI <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

**32-bit shifting ones (op == 0 && cmode == 110x)**

```
MOVI <Vd>.<T>, #<imm8>, MSL #<amount>
```

**64-bit scalar (Q == 0 && op == 1 && cmode == 1110)**

```
MOVI <Dd>, #<imm>
```

**64-bit vector (Q == 1 && op == 1 && cmode == 1110)**

```
MOVI <Vd>.2D, #<imm>
```

```
1 integer rd = UInt(Rd);
2
3 integer datasize = if Q == '1' then 128 else 64;
4 bits(datasize) imm;
5 bits(64) imm64;
6
7 ImmediateOp operation;
8 case cmode:op of
9     when '0xx00' operation = ImmediateOp_MOVI;
10    when '0xx01' operation = ImmediateOp_MVNI;
11    when '0xx10' operation = ImmediateOp_ORR;
12    when '0xx11' operation = ImmediateOp_BIC;
13    when '10x00' operation = ImmediateOp_MOVI;
14    when '10x01' operation = ImmediateOp_MVNI;
15    when '10x10' operation = ImmediateOp_ORR;
16    when '10x11' operation = ImmediateOp_BIC;
17    when '110x0' operation = ImmediateOp_MOVI;
18    when '110x1' operation = ImmediateOp_MVNI;
19    when '1110x' operation = ImmediateOp_MOVI;
20    when '11110' operation = ImmediateOp_MOVI;
21    when '11111'
22        // FMOV Dn,#imm is in main FP instruction set
23        if Q == '0' then UNDEFINED;
24        operation = ImmediateOp_MOVI;
25
26 imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
27 imm = Replicate(imm64, datasize DIV 64);
```

**Assembler Symbols**

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <imm> Is a 64-bit immediate 'aaaaaaabbbbbbbccccccddddddeeeeeeffffffffggggggghhhhhhhh', encoded in "a:b:c:d:e:f:g:h".
- <T> For the 8-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

For the 16-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the 32-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	2S
1	4S

<imm8> Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount> For the 16-bit shifted immediate variant: is the shift amount encoded in "cmode<1>":

cmode<1>	<amount>
0	0
1	8

For the 32-bit shifted immediate variant: is the shift amount encoded in "cmode<2:1>":

cmode<2:1>	<amount>
00	0
01	8
10	16
11	24

For the 32-bit shifting ones variant: is the shift amount encoded in "cmode<0>":

cmode<0>	<amount>
0	8
1	16

### Operation


```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand;
3  bits(datasize) result;
4
5  case operation of
6      when ImmediateOp_MOVI
7          result = imm;
8      when ImmediateOp_MVNI
9          result = NOT(imm);
10     when ImmediateOp_ORR
11         operand = V[rd];
12         result = operand OR imm;
13     when ImmediateOp_BIC
14         operand = V[rd];
15         result = operand AND NOT(imm);
16
17  V[rd] = result;
```

### 4.3.186 MUL (by element)

Multiply (vector, by element). This instruction multiplies the vector elements in the first source SIMD&FP register by the specified value in the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



MUL <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5   when '01' index = UInt(H:L:M); Rmhi = '0';
6   when '10' index = UInt(H:L); Rmhi = M;
7   otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = if Q == '1' then 128 else 64;
15 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsizesize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  bits(esize) product;
8
9  element2 = UInt(Elem[operand2, index, esize]);
10 for e = 0 to elements-1
11     element1 = UInt(Elem[operand1, e, esize]);
12     product = (element1 * element2)<esize-1:0>;
13     Elem[result, e, esize] = product;
14
15 V[d] = result;

```

### 4.3.187 MUL (vector)

Multiply (vector). This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



MUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if U == '1' && size != '00' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean poly = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(esize) element1;
6 bits(esize) element2;
7 bits(esize) product;
8
9 for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if poly then
13         product = PolynomialMult(element1, element2)<esize-1:0>;
14     else
15         product = (UInt(element1) * UInt(element2))<esize-1:0>;
16     Elem[result, e, esize] = product;
17
18 V[d] = result;
```


### 4.3.188 MVN

Bitwise NOT (vector). This instruction reads each vector element from the source SIMD&FP register, places the inverse of each value into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of **NOT**. This means:

- The encodings in this description are named to match the encodings of **NOT**.
- The description of **NOT** gives the operational pseudocode for this instruction.



MVN <Vd>.<T>, <Vn>.<T>

is equivalent to

NOT<Vd>.<T>, <Vn>.<T>

and is always the preferred disassembly.

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.


#### Operation

The description of **NOT** gives the operational pseudocode for this instruction.

### 4.3.189 MVNI

Move inverted Immediate (vector). This instruction places the inverse of an immediate constant into every vector element of the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 16-bit shifted immediate (cmode == 10x0)

```
MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

#### 32-bit shifted immediate (cmode == 0xx0)

```
MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

#### 32-bit shifting ones (cmode == 110x)

```
MVNI <Vd>.<T>, #<imm8>, MSL #<amount>
```

```

1 integer rd = UInt(Rd);
2
3 integer datasize = if Q == '1' then 128 else 64;
4 bits(datasize) imm;
5 bits(64) imm64;
6
7 ImmediateOp operation;
8 case cmode:op of
9   when '0xx00' operation = ImmediateOp_MOVI;
10  when '0xx01' operation = ImmediateOp_MVNI;
11  when '0xx10' operation = ImmediateOp_ORR;
12  when '0xx11' operation = ImmediateOp_BIC;
13  when '10x00' operation = ImmediateOp_MOVI;
14  when '10x01' operation = ImmediateOp_MVNI;
15  when '10x10' operation = ImmediateOp_ORR;
16  when '10x11' operation = ImmediateOp_BIC;
17  when '110x0' operation = ImmediateOp_MOVI;
18  when '110x1' operation = ImmediateOp_MVNI;
19  when '1110x' operation = ImmediateOp_MOVI;
20  when '11110' operation = ImmediateOp_MOVI;
21  when '11111'
22    // FMOV Dn,#imm is in main FP instruction set
23    if Q == '0' then UNDEFINED;
24    operation = ImmediateOp_MOVI;
25
26 imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
27 imm = Replicate(imm64, datasize DIV 64);

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the 16-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the 32-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	2S
1	4S

<imm8> Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount> For the 16-bit shifted immediate variant: is the shift amount encoded in "cmode<1>":

<b>cmode&lt;1&gt;</b>	<b>&lt;amount&gt;</b>
0	0
1	8

For the 32-bit shifted immediate variant: is the shift amount encoded in "cmode<2:1>":

<b>cmode&lt;2:1&gt;</b>	<b>&lt;amount&gt;</b>
00	0
01	8
10	16
11	24

For the 32-bit shifting ones variant: is the shift amount encoded in "cmode<0>":

<b>cmode&lt;0&gt;</b>	<b>&lt;amount&gt;</b>
0	8
1	16

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand;
3  bits(datasize) result;
4
5  case operation of
6      when ImmediateOp_MOVI
7          result = imm;
8      when ImmediateOp_MVNI
9          result = NOT(imm);
10     when ImmediateOp_ORR
11         operand = V[rd];
12         result = operand OR imm;
13     when ImmediateOp_BIC
14         operand = V[rd];
15         result = operand AND NOT(imm);
16
17  V[rd] = result;

```




### 4.3.190 NEG (vector)

Negate (vector). This instruction reads each vector element from the source SIMD&FP register, negates each value, puts the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




NEG <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean neg = (U == '1');
```

#### Vector



NEG <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean neg = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5
6  for e = 0 to elements-1
7    element = SInt(Elem[operand, e, esize]);
8    if neg then
9      element = -element;
10   else
11     element = Abs(element);
12     Elem[result, e, esize] = element<esize-1:0>;
13
14  V[d] = result;
```

### 4.3.191 NOT

Bitwise NOT (vector). This instruction reads each vector element from the source SIMD&FP register, places the inverse of each value into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias [MVN](#).



NOT <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV 8;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, esize];
8     Elem[result, e, esize] = NOT(element);
9
10 V[d] = result;
    
```

### 4.3.192 ORN (vector)

Bitwise inclusive OR NOT (vector). This instruction performs a bitwise OR NOT between the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



ORN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 boolean invert = (size<0> == '1');
9 LogicalOp op = if size<1> == '1' then LogicalOp_ORR else LogicalOp_AND;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 if invert then operand2 = NOT(operand2);
7
8 case op of
9     when LogicalOp_AND
10         result = operand1 AND operand2;
11     when LogicalOp_ORR
12         result = operand1 OR operand2;
13
14 V[d] = result;
    
```

### 4.3.193 ORR (vector, immediate)

Bitwise inclusive OR (vector, immediate). This instruction reads each vector element from the destination SIMD&FP register, performs a bitwise OR between each result and an immediate constant, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 16-bit (cmode == 10x1)

```
ORR <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

#### 32-bit (cmode == 0xx1)

```
ORR <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

```
1 integer rd = UInt(Rd);
2
3 integer datasize = if Q == '1' then 128 else 64;
4 bits(datasize) imm;
5 bits(64) imm64;
6
7 ImmediateOp operation;
8 case cmode:op of
9   when '0xx00' operation = ImmediateOp_MOVI;
10  when '0xx01' operation = ImmediateOp_MVNI;
11  when '0xx10' operation = ImmediateOp_ORR;
12  when '0xx11' operation = ImmediateOp_BIC;
13  when '10x00' operation = ImmediateOp_MOVI;
14  when '10x01' operation = ImmediateOp_MVNI;
15  when '10x10' operation = ImmediateOp_ORR;
16  when '10x11' operation = ImmediateOp_BIC;
17  when '110x0' operation = ImmediateOp_MOVI;
18  when '110x1' operation = ImmediateOp_MVNI;
19  when '1110x' operation = ImmediateOp_MOVI;
20  when '11110' operation = ImmediateOp_MOVI;
21  when '11111'
22    // FMOV Dn,#imm is in main FP instruction set
23    if Q == '0' then UNDEFINED;
24    operation = ImmediateOp_MOVI;
25
26 imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
27 imm = Replicate(imm64, datasize DIV 64);
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP register, encoded in the "Rd" field.

<T> For the 16-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the 32-bit variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	2S
1	4S

<imm8> Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount> For the 16-bit variant: is the shift amount encoded in "cmode<1>":

cmode<1>	<amount>
0	0
1	8

For the 32-bit variant: is the shift amount encoded in "cmode<2:1>":

cmode<2:1>	<amount>
00	0
01	8
10	16
11	24

### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand;
3 bits(datasize) result;
4
5 case operation of
6   when ImmediateOp_MOVI
7     result = imm;
8   when ImmediateOp_MVNI
9     result = NOT(imm);
10  when ImmediateOp_ORR
11    operand = V[rd];
12    result = operand OR imm;
13  when ImmediateOp_BIC
14    operand = V[rd];
15    result = operand AND NOT(imm);
16
17 V[rd] = result;
```

### 4.3.194 ORR (vector, register)

Bitwise inclusive OR (vector, register). This instruction performs a bitwise OR between the two source SIMD&FP registers, and writes the result to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias [MOV \(vector\)](#).



```
ORR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV esize;
7
8 boolean invert = (size<0> == '1');
9 LogicalOp op = if size<1> == '1' then LogicalOp_ORR else LogicalOp_AND;
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Alias Conditions

Alias	Is preferred when
<a href="#">MOV (vector)</a>	Rm == Rn

#### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 if invert then operand2 = NOT(operand2);
7
8 case op of
9   when LogicalOp_AND
10    result = operand1 AND operand2;
11   when LogicalOp_ORR
12    result = operand1 OR operand2;
13
14 V[d] = result;
```

### 4.3.195 PMUL

Polynomial Multiply. This instruction multiplies corresponding elements in the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register.

For information about multiplying polynomials see *Polynomial arithmetic over {0, 1}*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
PMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if U == '1' && size != '00' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean poly = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	x	RESERVED
1x	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(esize) element1;
6 bits(esize) element2;
7 bits(esize) product;
8
9 for e = 0 to elements-1
10     element1 = Elem[operand1, e, esize];
11     element2 = Elem[operand2, e, esize];
12     if poly then
13         product = PolynomialMult(element1, element2)<esize-1:0>;
14     else
15         product = (UInt(element1) * UInt(element2))<esize-1:0>;
16     Elem[result, e, esize] = product;
17
18 V[d] = result;
```




### 4.3.196 PMULL, PMULL2

Polynomial Multiply Long. This instruction multiplies corresponding elements in the lower or upper half of the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

For information about multiplying polynomials see *Polynomial arithmetic over {0, 1}*.

The `PMULL` instruction extracts each source vector from the lower half of each source register, while the `PMULL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
PMULL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '01' || size == '10' then UNDEFINED;
6 if size == '11' && !HaveBit128PMULLExt() then UNDEFINED;
7 integer esize = 8 << UInt(size);
8 integer datasize = 64;
9 integer part = UInt(Q);
10 integer elements = datasize DIV esize;
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	RESERVED
10	RESERVED
11	1Q

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	x	RESERVED
10	x	RESERVED
11	0	1D
11	1	2D

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = Vpart[n, part];
3  bits(datasize) operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7
8  for e = 0 to elements-1
9      element1 = Elem[operand1, e, esize];
10     element2 = Elem[operand2, e, esize];
11     Elem[result, e, 2*esize] = PolynomialMult(element1, element2);
12
13 V[d] = result;
```


### 4.3.197 RADDHN, RADDHN2

Rounding Add returning High Narrow. This instruction adds each vector element in the first source SIMD&FP register to the corresponding vector element in the second source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.

The results are rounded. For truncated results, see *ADDHN*.

The *RADDHN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *RADDHN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
RADDHN{2}<Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean round = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation


```
1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(2*datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if round then 1 << (esize - 1) else 0;
6  bits(2*esize) element1;
7  bits(2*esize) element2;
8  bits(2*esize) sum;
9
10 for e = 0 to elements-1
11     element1 = Elem[operand1, e, 2*esize];
12     element2 = Elem[operand2, e, 2*esize];
13     if sub_op then
14         sum = element1 - element2;
15     else
16         sum = element1 + element2;
17     sum = sum + round_const;
18     Elem[result, e, esize] = sum<2*esize-1:esize>;
19
20 Vpart[d, part] = result;
```

### 4.3.198 RAX1

Rotate and Exclusive OR rotates each 64-bit element of the 128-bit vector in a source SIMD&FP register left by 1, performs a bitwise exclusive OR of the resulting 128-bit vector and the vector in another source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA3* is implemented.

#### Advanced SIMD (Armv8.2)



```
RAX1 <Vd>.2D, <Vn>.2D, <Vm>.2D
```

```
1 if !HaveSHA3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 V[d] = Vn EOR (ROL(Vm<127:64>,1):ROL(Vm<63:0>, 1));
```

### 4.3.199 RBIT (vector)

Reverse Bit order (vector). This instruction reads each vector element from the source SIMD&FP register, reverses the bits of the element, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



RBIT <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 8;
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV 8;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(esize) element;
5 bits(esize) rev;
6
7 for e = 0 to elements-1
8     element = Elem[operand, e, esize];
9     for i = 0 to esize-1
10        rev<esize-1-i> = element<i>;
11        Elem[result, e, esize] = rev;
12
13 V[d] = result;
    
```

### 4.3.200 REV16 (vector)

Reverse elements in 16-bit halfwords (vector). This instruction reverses the order of 8-bit elements in each halfword of the vector in the source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



REV16 <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 // size=esize: B(0), H(1), S(1), D(S)
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7
8 // op=REVx: 64(0), 32(1), 16(2)
9 bits(2) op = o0:U;
10
11 // => op+size:
12 // 64+B = 0, 64+H = 1, 64+S = 2, 64+D = X
13 // 32+B = 1, 32+H = 2, 32+S = X, 32+D = X
14 // 16+B = 2, 16+H = X, 16+S = X, 16+D = X
15 // 8+B = X, 8+H = X, 8+S = X, 8+D = X
16 // => 3-(op+size) (index bits in group)
17 // 64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
18 // 32+B = 2, 32+H = 1, 32+S = X, 32+D = X
19 // 16+B = 1, 16+H = X, 16+S = X, 16+D = X
20 // 8+B = X, 8+H = X, 8+S = X, 8+D = X
21
22 // index bits within group: 1, 2, 3
23 if UInt(op)+UInt(size) >= 3 then UNDEFINED;
24
25 integer container_size;
26 case op of
27   when '10' container_size = 16;
28   when '01' container_size = 32;
29   when '00' container_size = 64;
30
31 integer containers = datasize DIV container_size;
32 integer elements_per_container = container_size DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	x	RESERVED
1x	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 integer element = 0;
5 integer rev_element;
6 for c = 0 to containers-1
7   rev_element = element + elements_per_container - 1;

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
8   for e = 0 to elements_per_container-1
9       Elem[result, rev_element, esize] = Elem[operand, element, esize];
10      element = element + 1;
11      rev_element = rev_element - 1;
12
13  V[d] = result;
```



### 4.3.201 REV32 (vector)

Reverse elements in 32-bit words (vector). This instruction reverses the order of 8-bit or 16-bit elements in each word of the vector in the source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



REV32 <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 // size=esize:  B(0),  H(1),  S(1),  D(S)
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7
8 // op=REVx:  64(0), 32(1), 16(2)
9 bits(2) op = o0:U;
10
11 // => op+size:
12 // 64+B = 0, 64+H = 1, 64+S = 2, 64+D = X
13 // 32+B = 1, 32+H = 2, 32+S = X, 32+D = X
14 // 16+B = 2, 16+H = X, 16+S = X, 16+D = X
15 // 8+B = X, 8+H = X, 8+S = X, 8+D = X
16 // => 3-(op+size) (index bits in group)
17 // 64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
18 // 32+B = 2, 32+H = 1, 32+S = X, 32+D = X
19 // 16+B = 1, 16+H = X, 16+S = X, 16+D = X
20 // 8+B = X, 8+H = X, 8+S = X, 8+D = X
21
22 // index bits within group: 1, 2, 3
23 if UInt(op)+UInt(size) >= 3 then UNDEFINED;
24
25 integer container_size;
26 case op of
27   when '10' container_size = 16;
28   when '01' container_size = 32;
29   when '00' container_size = 64;
30
31 integer containers = datasize DIV container_size;
32 integer elements_per_container = container_size DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
1x	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 integer element = 0;
5 integer rev_element;
6 for c = 0 to containers-1

```

## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```
7     rev_element = element + elements_per_container - 1;
8     for e = 0 to elements_per_container-1
9         Elem[result, rev_element, esize] = Elem[operand, element, esize];
10        element = element + 1;
11        rev_element = rev_element - 1;
12
13 V[d] = result;
```

### 4.3.202 REV64

Reverse elements in 64-bit doublewords (vector). This instruction reverses the order of 8-bit, 16-bit, or 32-bit elements in each doubleword of the vector in the source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



REV64 <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 // size=esize: B(0), H(1), S(1), D(S)
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7
8 // op=REVx: 64(0), 32(1), 16(2)
9 bits(2) op = o0:U;
10
11 // => op+size:
12 // 64+B = 0, 64+H = 1, 64+S = 2, 64+D = X
13 // 32+B = 1, 32+H = 2, 32+S = X, 32+D = X
14 // 16+B = 2, 16+H = X, 16+S = X, 16+D = X
15 // 8+B = X, 8+H = X, 8+S = X, 8+D = X
16 // => 3-(op+size) (index bits in group)
17 // 64/B = 3, 64+H = 2, 64+S = 1, 64+D = X
18 // 32+B = 2, 32+H = 1, 32+S = X, 32+D = X
19 // 16+B = 1, 16+H = X, 16+S = X, 16+D = X
20 // 8+B = X, 8+H = X, 8+S = X, 8+D = X
21
22 // index bits within group: 1, 2, 3
23 if UInt(op)+UInt(size) >= 3 then UNDEFINED;
24
25 integer container_size;
26 case op of
27   when '10' container_size = 16;
28   when '01' container_size = 32;
29   when '00' container_size = 64;
30
31 integer containers = datasize DIV container_size;
32 integer elements_per_container = container_size DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
4 integer element = 0;
5 integer rev_element;
6 for c = 0 to containers-1
7     rev_element = element + elements_per_container - 1;
8     for e = 0 to elements_per_container-1
9         Elem[result, rev_element, esize] = Elem[operand, element, esize];
10        element = element + 1;
11        rev_element = rev_element - 1;
12
13 V[d] = result;
```

### 4.3.203 RSHRN, RSHRN2

Rounding Shift Right Narrow (immediate). This instruction reads each unsigned integer value from the vector in the source SIMD&FP register, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. The results are rounded. For truncated results, see *SHRN*.

The `RSHRN` instruction writes the vector to the lower half of the destination register and clears the upper half, while the `RSHRN2` instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`RSHRN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<shift> Is the right shift amount, in the range 1 to the destination element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immb))
001x	(32-UInt(immh:immb))
01xx	(64-UInt(immh:immb))
1xxx	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize*2) operand = V[n];
3  bits(datasize) result;
4  integer round_const = if round then (1 << (shift - 1)) else 0;
5  integer element;
6
7  for e = 0 to elements-1
8    element = (UInt(Elem[operand, e, 2*esize]) + round_const) >> shift;
9    Elem[result, e, esize] = element<esize-1:0>;
10
11 Vpart[d, part] = result;
  
```


### 4.3.204 RSUBHN, RSUBHN2

Rounding Subtract returning High Narrow. This instruction subtracts each vector element of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register.

The results are rounded. For truncated results, see *SUBHN*.

The *RSUBHN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *RSUBHN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`RSUBHN{2}<Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean round = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(2*datasize) operand1 = V[n];
3 bits(2*datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer round_const = if round then 1 << (esize - 1) else 0;
6 bits(2*esize) element1;
7 bits(2*esize) element2;
8 bits(2*esize) sum;
9
10 for e = 0 to elements-1
11     element1 = Elem[operand1, e, 2*esize];
12     element2 = Elem[operand2, e, 2*esize];
13     if sub_op then
14         sum = element1 - element2;
15     else
16         sum = element1 + element2;
17     sum = sum + round_const;
18     Elem[result, e, esize] = sum<2*esize-1:esize>;
19
20 Vpart[d, part] = result;
```



### 4.3.205 SABA

Signed Absolute difference and Accumulate. This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the elements of the vector of the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean accumulate = (ac == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 bits(esize) absdiff;
8
9 result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<esize-1:0>;
14     Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
15 V[d] = result;
```

### 4.3.206 SABAL, SABAL2

Signed Absolute difference and Accumulate Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The `SABAL` instruction extracts each source vector from the lower half of each source register, while the `SABAL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SABAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean accumulate = (op == '0');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


**Operation**

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) result;
5 integer element1;
6 integer element2;
7 bits(2*esize) absdiff;
8
9 result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<2*esize-1:0>;
14     Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
15 V[d] = result;
```

### 4.3.207 SABD

Signed Absolute Difference. This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, places the the absolute values of the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean accumulate = (ac == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 bits(esize) absdiff;
8
9 result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<esize-1:0>;
14     Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
15 V[d] = result;
```

### 4.3.208 SABDL, SABDL2

Signed Absolute Difference Long. This instruction subtracts the vector elements of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, places the absolute value of the results into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The `SABDL` instruction writes the vector to the lower half of the destination register and clears the upper half, while the `SABDL2` instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SABDL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean accumulate = (op == '0');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  bits(2*esize) absdiff;
8
9  result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<2*esize-1:0>;
14     Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
15 V[d] = result;

```

### 4.3.209 SADALP

Signed Add and Accumulate Long Pairwise. This instruction adds pairs of adjacent signed integer values from the vector in the source SIMD&FP register and accumulates the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SADALP <Vd>.<Ta>, <Vn>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV (2*esize);
8 boolean acc = (op == '1');
9 boolean unsigned = (U == '1');

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Ta>
00	0	4H
00	1	8H
01	0	2S
01	1	4S
10	0	1D
10	1	2D
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 bits(2*esize) sum;
6 integer op1;
7 integer op2;
8
9 result = if acc then V[d] else Zeros();
10 for e = 0 to elements-1
11     op1 = Int(Elem[operand, 2*e+0, esize], unsigned);

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
12   op2 = Int (Elem[operand, 2*e+1, esize], unsigned);
13   sum = (op1 + op2) <2*esize-1:0>;
14   Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;
15
16   V[d] = result;
```




### 4.3.210 SADDL, SADDL2

Signed Add Long (vector). This instruction adds each vector element in the lower or upper half of the first source SIMD&FP register to the corresponding vector element of the second source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The `SADDL` instruction extracts each source vector from the lower half of each source register, while the `SADDL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SADDL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


**Operation**

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18  V[d] = result;
```

### 4.3.211 SADDLP

Signed Add Long Pairwise. This instruction adds pairs of adjacent signed integer values from the vector in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SADDLP <Vd>.<Ta>, <Vn>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV (2*esize);
8 boolean acc = (op == '1');
9 boolean unsigned = (U == '1');

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Ta>
00	0	4H
00	1	8H
01	0	2S
01	1	4S
10	0	1D
10	1	2D
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 bits(2*esize) sum;
6 integer op1;
7 integer op2;
8
9 result = if acc then V[d] else Zeros();
10 for e = 0 to elements-1
11     op1 = Int(Elem[operand, 2*e+0, esize], unsigned);

```

## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```
12   op2 = Int (Elem[operand, 2*e+1, esize], unsigned);
13   sum = (op1 + op2) <2*esize-1:0>;
14   Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;
15
16   V[d] = result;
```

### 4.3.212 SADDLV

Signed Add Long across Vector. This instruction adds every vector element in the source SIMD&FP register together, and writes the scalar result to the destination SIMD&FP register. The destination scalar is twice as long as the source vector elements. All the values in this instruction are signed integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SADDLV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	H
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 integer sum;
4
5 sum = Int(Elem[operand, 0, esize], unsigned);
6 for e = 1 to elements-1
7     sum = sum + Int(Elem[operand, e, esize], unsigned);
8
9 V[d] = sum<2*esize-1:0>;
```

### 4.3.213 SADDW, SADDW2

Signed Add Wide. This instruction adds vector elements of the first source SIMD&FP register to the corresponding vector elements in the lower or upper half of the second source SIMD&FP register, places the results in a vector, and writes the vector to the SIMD&FP destination register.

The `SADDW` instruction extracts the second source vector from the lower half of the second source register, while the `SADDW2` instruction extracts the second source vector from the upper half of the second source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SADDW{2}<Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(datasize) operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, 2*esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18  V[d] = result;
```

### 4.3.214 SCVTF (scalar, fixed-point)

Signed fixed-point Convert to Floating-point (scalar). This instruction converts the signed value in the 32-bit or 64-bit general-purpose source register to a floating-point value using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.



#### 32-bit to half-precision (sf == 0 && ftype == 11) (ArmV8.2)

```
SCVTF <Hd>, <Wn>, #<fbits>
```

#### 32-bit to single-precision (sf == 0 && ftype == 00)

```
SCVTF <Sd>, <Wn>, #<fbits>
```

#### 32-bit to double-precision (sf == 0 && ftype == 01)

```
SCVTF <Dd>, <Wn>, #<fbits>
```

#### 64-bit to half-precision (sf == 1 && ftype == 11) (ArmV8.2)

```
SCVTF <Hd>, <Xn>, #<fbits>
```

#### 64-bit to single-precision (sf == 1 && ftype == 00)

```
SCVTF <Sd>, <Xn>, #<fbits>
```

#### 64-bit to double-precision (sf == 1 && ftype == 01)

```
SCVTF <Dd>, <Xn>, #<fbits>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9
10 case ftype of
11     when '00' fltsize = 32;
12     when '01' fltsize = 64;
13     when '10' UNDEFINED;
14     when '11'
15         if HaveFP16Ext() then
16             fltsize = 16;
17         else
18             UNDEFINED;
19
20 if sf == '0' && scale<5> == '0' then UNDEFINED;
21 integer fracbits = 64 - UInt(scale);
22
23 case opcode<2:1>:rmode of
24     when '00 11' // FCVTZ
25         rounding = FPRounding_ZERO;
26         unsigned = (opcode<0> == '1');
27         op = FPConvOp_CVT_FtoI;
28     when '01 00' // [US]CVTF
29         rounding = FPRoundingMode(FPCR);
```



```

30     unsigned = (opcode<0> == '1');
31     op = FPConvOp_CVT_ItoF;
32     otherwise
33         UNDEFINED;

```

### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <fbits> For the 32-bit to double-precision, 32-bit to half-precision and 32-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 32, encoded as 64 minus "scale".

For the 64-bit to double-precision, 64-bit to half-precision and 64-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 64, encoded as 64 minus "scale".

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, fracbits, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, fracbits, unsigned, FPCR, rounding);
14         V[d] = fltval;


```

### 4.3.215 SCVTF (scalar, integer)

Signed integer Convert to Floating-point (scalar). This instruction converts the signed integer value in the general-purpose source register to a floating-point value using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 32-bit to half-precision (sf == 0 && ftype == 11) (Armv8.2)

SCVTF <Hd>, <Wn>

#### 32-bit to single-precision (sf == 0 && ftype == 00)

SCVTF <Sd>, <Wn>

#### 32-bit to double-precision (sf == 0 && ftype == 01)

SCVTF <Dd>, <Wn>

#### 64-bit to half-precision (sf == 1 && ftype == 11) (Armv8.2)

SCVTF <Hd>, <Xn>

#### 64-bit to single-precision (sf == 1 && ftype == 00)

SCVTF <Sd>, <Xn>

#### 64-bit to double-precision (sf == 1 && ftype == 01)

SCVTF <Dd>, <Xn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12     when '00'
13         fltsize = 32;
14     when '01'
15         fltsize = 64;
16     when '10'
17         if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18         fltsize = 128;
19     when '11'
20         if HaveFP16Ext() then
21             fltsize = 16;
22         else
23             UNDEFINED;
24
25 case opcode<2:1>:rmode of
26     when '00 xx' // FCVT[NPMZ][US]
27         rounding = FPDecodeRounding(rmode);
28         unsigned = (opcode<0> == '1');
29         op = FPConvOp_CVT_FtoI;
    
```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.216 SCVTF (vector, fixed-point)


Signed fixed-point Convert to Floating-point (vector). This instruction converts each element in a vector from fixed-point to floating-point using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SCVTF <V><d>, <V><n>, #<fbits>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
5 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer fracbits = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 FPRounding rounding = FPRoundingMode(FPCR);

```

#### Vector



SCVTF <Vd>.<T>, <Vn>.<T>, #<fbits>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
6 if immh<3>:Q == '10' then UNDEFINED;
7 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10
11 integer fracbits = (esize * 2) - UInt(immh:immb);
12 boolean unsigned = (U == '1');
13 FPRounding rounding = FPRoundingMode(FPCR);

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
000x	RESERVED
001x	H
01xx	S
1xxx	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	x	RESERVED
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in "immh:immb":

immh	<fbits>
000x	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in "immh:immb":

immh	<fbits>
0000	SEE Advanced SIMD modified immediate
0001	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FixedToFP(element, fracbits, unsigned, FPCR, rounding);
9
10 V[d] = result;
```

### 4.3.217 SCVTF (vector, integer)


Signed integer Convert to Floating-point (vector). This instruction converts each element in a vector from signed integer to floating-point using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




SCVTF <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




SCVTF <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




SCVTF <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9  boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



SCVTF <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8  boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  FPRounding rounding = FPRoundingMode(FPCR);
5  bits(esize) element;
6  for e = 0 to elements-1

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FixedToFP(element, 0, unsigned, FPCR, rounding);  
9  
10    V[d] = result;
```



### 4.3.218 SDOT (by element)


Dot Product signed arithmetic (vector, by element). This instruction performs the dot product of the four 8-bit elements in each 32-bit element of the first source register with the four 8-bit elements of an indexed 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1*.DP indicates whether this instruction is supported.

#### Vector (Armv8.2)



SDOT <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<index>]

```

1 if !HaveDOTPExt() then UNDEFINED;
2 if size != '10' then UNDEFINED;
3 boolean signed = (U=='0');
4
5 integer d = UInt(Rd);
6 integer n = UInt(Rn);
7 integer m = UInt(M:Rm);
8 integer index = UInt(H:L);
9
10 integer esize = 8 << UInt(size);
11 integer datasize = if Q == '1' then 128 else 64;
12 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP third source and destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	8B
1	16B

<Vm> Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<index> Is the element index, encoded in the "H:L" fields.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(128) operand2 = V[m];
4 bits(datasize) result = V[d];
5 for e = 0 to elements-1
6     integer res = 0;
7     integer element1, element2;
8     for i = 0 to 3
9         if signed then

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
10     element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
11     element2 = SInt(Elem[operand2, 4 * index + i, esize DIV 4]);
12     else
13         element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
14         element2 = UInt(Elem[operand2, 4 * index + i, esize DIV 4]);
15     res = res + element1 * element2;
16     Elem[result, e, esize] = Elem[result, e, esize] + res;
17 V[d] = result;
```

### 4.3.219 SDOT (vector)


Dot Product signed arithmetic (vector). This instruction performs the dot product of the four signed 8-bit elements in each 32-bit element of the first source register with the four signed 8-bit elements of the corresponding 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1*.DP indicates whether this instruction is supported.

#### Vector (Armv8.2)



SDOT <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 if !HaveDOTPExt() then UNDEFINED;
2 if size!= '10' then UNDEFINED;
3 boolean signed = (U=='0');
4 integer d = UInt(Rd);
5 integer n = UInt(Rn);
6 integer m = UInt(Rm);
7 integer esize = 8 << UInt(size);
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP third source and destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	8B
1	16B

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 result = V[d];
7 for e = 0 to elements-1
8     integer res = 0;
9     integer element1, element2;
10    for i = 0 to 3
11        if signed then
12            element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
13            element2 = SInt(Elem[operand2, 4 * e + i, esize DIV 4]);
14        else

```


## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
15     element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
16     element2 = UInt(Elem[operand2, 4 * e + i, esize DIV 4]);
17     res = res + element1 * element2;
18     Elem[result, e, esize] = Elem[result, e, esize] + res;
19 V[d] = result;
```

### 4.3.220 SHA1C

SHA1 hash update (choose).



SHA1C <Qd>, <Sn>, <Vm>.4S

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA1Ext() then UNDEFINED;
```

#### Assembler Symbols

- <Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.


#### Operation

```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) X = V[d];
4 bits(32) Y = V[n]; // Note: 32 not 128 bits wide
5 bits(128) W = V[m];
6 bits(32) t;
7
8 for e = 0 to 3
9     t = SHAchoose(X<63:32>, X<95:64>, X<127:96>);
10    Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
11    X<63:32> = ROL(X<63:32>, 30);
12    <Y, X> = ROL(Y : X, 32);
13 V[d] = X;
```

### 4.3.221 SHA1H

SHA1 fixed rotate.



SHA1H <Sd>, <Sn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveSHA1Ext() then UNDEFINED;
```

#### Assembler Symbols

<Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Sn> Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.


#### Operation

```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(32) operand = V[n];           // read element [0] only, [1-3] zeroed
4 V[d] = ROL(operand, 30);
```

### 4.3.222 SHA1M

SHA1 hash update (majority).



```
SHA1M <Qd>, <Sn>, <Vm>.4S
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA1Ext() then UNDEFINED;
```

#### Assembler Symbols


- <Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) X = V[d];
4 bits(32) Y = V[n]; // Note: 32 not 128 bits wide
5 bits(128) W = V[m];
6 bits(32) t;
7
8 for e = 0 to 3
9   t = SHAmajority(X<63:32>, X<95:64>, X<127:96>);
10  Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
11  X<63:32> = ROL(X<63:32>, 30);
12  <Y, X> = ROL(Y : X, 32);
13 V[d] = X;
```

### 4.3.223 SHA1P

SHA1 hash update (parity).



SHA1P <Qd>, <Sn>, <Vm>.4S

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA1Ext() then UNDEFINED;
```

#### Assembler Symbols

- <Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- <Sn> Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) X = V[d];
4 bits(32) Y = V[n]; // Note: 32 not 128 bits wide
5 bits(128) W = V[m];
6 bits(32) t;
7
8 for e = 0 to 3
9     t = SHAParity(X<63:32>, X<95:64>, X<127:96>);
10    Y = Y + ROL(X<31:0>, 5) + t + Elem[W, e, 32];
11    X<63:32> = ROL(X<63:32>, 30);
12    <Y, X> = ROL(Y : X, 32);
13 V[d] = X;
```



### 4.3.224 SHA1SU0

SHA1 schedule update 0.



SHA1SU0 <Vd>.*4S*, <Vn>.*4S*, <Vm>.*4S*

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA1Ext() then UNDEFINED;
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.


#### Operation

```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand1 = V[d];
4 bits(128) operand2 = V[n];
5 bits(128) operand3 = V[m];
6 bits(128) result;
7
8 result = operand2<63:0> : operand1<127:64>;
9 result = result EOR operand1 EOR operand3;
10 V[d] = result;
```

### 4.3.225 SHA1SU1

SHA1 schedule update 1.



```
SHA1SU1 <Vd>.4S, <Vn>.4S
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveSHA1Ext() then UNDEFINED;
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.


<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand1 = V[d];
4 bits(128) operand2 = V[n];
5 bits(128) result;
6 bits(128) T = operand1 EOR LSR(operand2, 32);
7 result<31:0> = ROL(T<31:0>, 1);
8 result<63:32> = ROL(T<63:32>, 1);
9 result<95:64> = ROL(T<95:64>, 1);
10 result<127:96> = ROL(T<127:96>, 1) EOR ROL(T<31:0>, 2);
11 V[d] = result;
```

### 4.3.226 SHA256H

SHA256 hash update (part 1).



SHA256H <Qd>, <Qn>, <Vm>.4S

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA256Ext() then UNDEFINED;
5 boolean part1 = (P == '0');
```

#### Assembler Symbols

<Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.

<Qn> Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field.


<Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) result;
4 if part1 then
5     result = SHA256hash(V[d], V[n], V[m], TRUE);
6 else
7     result = SHA256hash(V[n], V[d], V[m], FALSE);
8 V[d] = result;
```

### 4.3.227 SHA256H2

SHA256 hash update (part 2).



SHA256H2 <Qd>, <Qn>, <Vm>.4S

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA256Ext() then UNDEFINED;
5 boolean part1 = (P == '0');
```

#### Assembler Symbols

- <Qd> Is the 128-bit name of the SIMD&FP source and destination, encoded in the "Rd" field.
- <Qn> Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.


#### Operation

```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) result;
4 if part1 then
5     result = SHA256hash(V[d], V[n], V[m], TRUE);
6 else
7     result = SHA256hash(V[n], V[d], V[m], FALSE);
8 V[d] = result;
```

### 4.3.228 SHA256SU0

SHA256 schedule update 0.



SHA256SU0 <Vd>.4S, <Vn>.4S

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 if !HaveSHA256Ext() then UNDEFINED;
  
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.


#### Operation

```

1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand1 = V[d];
4 bits(128) operand2 = V[n];
5 bits(128) result;
6 bits(128) T = operand2<31:0> : operand1<127:32>;
7 bits(32) elt;
8
9 for e = 0 to 3
10   elt = Elem[T, e, 32];
11   elt = ROR(elt, 7) EOR ROR(elt, 18) EOR LSR(elt, 3);
12   Elem[result, e, 32] = elt + Elem[operand1, e, 32];
13 V[d] = result;
  
```

### 4.3.229 SHA256SU1

SHA256 schedule update 1.



```
SHA256SU1 <Vd>.4S, <Vn>.4S, <Vm>.4S
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if !HaveSHA256Ext() then UNDEFINED;
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) operand1 = V[d];
4 bits(128) operand2 = V[n];
5 bits(128) operand3 = V[m];
6 bits(128) result;
7 bits(128) T0 = operand3<31:0> : operand2<127:32>;
8 bits(64) T1;
9 bits(32) elt;
10
11 T1 = operand3<127:64>;
12 for e = 0 to 1
13     elt = Elem[T1, e, 32];
14     elt = ROR(elt, 17) EOR ROR(elt, 19) EOR LSR(elt, 10);
15     elt = elt + Elem[operand1, e, 32] + Elem[T0, e, 32];
16     Elem[result, e, 32] = elt;
17
18 T1 = result<63:0>;
19 for e = 2 to 3
20     elt = Elem[T1, e - 2, 32];
21     elt = ROR(elt, 17) EOR ROR(elt, 19) EOR LSR(elt, 10);
22     elt = elt + Elem[operand1, e, 32] + Elem[T0, e, 32];
23     Elem[result, e, 32] = elt;
24
25 V[d] = result;
```

### 4.3.230 SHA512H

SHA512 Hash update part 1 takes the values from the three 128-bit source SIMD&FP registers and produces a 128-bit output value that combines the sigma1 and chi functions of two iterations of the SHA512 computation. It returns this value to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA512* is implemented.

#### Advanced SIMD (Armv8.2)



SHA512H <Qd>, <Qn>, <Vm>.2D

```

1  if !HaveSHA512Ext() then UNDEFINED;
2  integer d = UInt(Rd);
3  integer n = UInt(Rn);
4  integer m = UInt(Rm);
    
```

#### Assembler Symbols

- <Qd> Is the 128-bit name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Qn> Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```


1  AArch64.CheckFPAdvSIMDEnabled();
2
3  bits(128) Vtmp;
4  bits(64) MSigma1;
5  bits(64) tmp;
6  bits(128) X = V[n];
7  bits(128) Y = V[m];
8  bits(128) W = V[d];
9
10 MSigma1 = ROR(Y<127:64>, 14) EOR ROR(Y<127:64>,18) EOR ROR(Y<127:64>,41);
11 Vtmp<127:64> = (Y<127:64> AND X<63:0>) EOR (NOT(Y<127:64>) AND X<127:64>);
12 Vtmp<127:64> = (Vtmp<127:64> + MSigma1 + W<127:64>);
13 tmp = Vtmp<127:64> + Y<63:0>;
14 MSigma1 = ROR(tmp, 14) EOR ROR(tmp,18) EOR ROR(tmp,41);
15 Vtmp<63:0> = (tmp AND Y<127:64>) EOR (NOT(tmp) AND X<63:0>);
16 Vtmp<63:0> = (Vtmp<63:0> + MSigma1 + W<63:0>);
17 V[d] = Vtmp;
    
```

### 4.3.231 SHA512H2

SHA512 Hash update part 2 takes the values from the three 128-bit source SIMD&FP registers and produces a 128-bit output value that combines the sigma0 and majority functions of two iterations of the SHA512 computation. It returns this value to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA512* is implemented.

#### Advanced SIMD (Armv8.2)



```
SHA512H2 <Qd>, <Qn>, <Vm>.2D
```

```
1 if !HaveSHA512Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
```

#### Assembler Symbols

- <Qd> Is the 128-bit name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Qn> Is the 128-bit name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vtmp;
4 bits(64) NSigma0;
5 bits(64) tmp;
6 bits(128) X = V[n];
7 bits(128) Y = V[m];
8 bits(128) W = V[d];
9
10 NSigma0 = ROR(Y<63:0>, 28) EOR ROR(Y<63:0>, 34) EOR ROR(Y<63:0>, 39);
11 Vtmp<127:64> = (X<63:0> AND Y<127:64>) EOR (X<63:0> AND Y<63:0>) EOR (Y<127:64> AND Y<63:0>);
12 Vtmp<127:64> = (Vtmp<127:64> + NSigma0 + W<127:64>);
13 NSigma0 = ROR(Vtmp<127:64>, 28) EOR ROR(Vtmp<127:64>, 34) EOR ROR(Vtmp<127:64>, 39);
14 Vtmp<63:0> = (Vtmp<127:64> AND Y<63:0>) EOR (Vtmp<127:64> AND Y<127:64>) EOR (Y<127:64> AND Y<63:0>);
15 Vtmp<63:0> = (Vtmp<63:0> + NSigma0 + W<63:0>);
16
17 V[d] = Vtmp;
```




### 4.3.232 SHA512SU0

SHA512 Schedule Update 0 takes the values from the two 128-bit source SIMD&FP registers and produces a 128-bit output value that combines the gamma0 functions of two iterations of the SHA512 schedule update that are performed after the first 16 iterations within a block. It returns this value to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA512* is implemented.

#### Advanced SIMD (Armv8.2)



SHA512SU0 <Vd>.2D, <Vn>.2D

```
1 if !HaveSHA512Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

#### Operation


```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(64) sig0;
4 bits(128) Vtmp;
5 bits(128) X = V[n];
6 bits(128) W = V[d];
7 sig0 = ROR(W<127:64>, 1) EOR ROR(W<127:64>, 8) EOR ('0000000':W<127:71>);
8 Vtmp<63:0> = W<63:0> + sig0;
9 sig0 = ROR(X<63:0>, 1) EOR ROR(X<63:0>, 8) EOR ('0000000':X<63:7>);
10 Vtmp<127:64> = W<127:64> + sig0;
11 V[d] = Vtmp;
```

### 4.3.233 SHA512SU1

SHA512 Schedule Update 1 takes the values from the three source SIMD&FP registers and produces a 128-bit output value that combines the gamma1 functions of two iterations of the SHA512 schedule update that are performed after the first 16 iterations within a block. It returns this value to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA512* is implemented.

#### Advanced SIMD (Armv8.2)



```
SHA512SU1 <Vd>.2D, <Vn>.2D, <Vm>.2D
```

```
1 if !HaveSHA512Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.

<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(64) sig1;
4 bits(128) Vtmp;
5 bits(128) X = V[n];
6 bits(128) Y = V[m];
7 bits(128) W = V[d];
8
9 sig1 = ROR(X<127:64>, 19) EOR ROR(X<127:64>, 61) EOR ('000000':X<127:70>);
10 Vtmp<127:64> = W<127:64> + sig1 + Y<127:64>;
11 sig1 = ROR(X<63:0>, 19) EOR ROR(X<63:0>, 61) EOR ('000000':X<63:6>);
12 Vtmp<63:0> = W<63:0> + sig1 + Y<63:0>;
13 V[d] = Vtmp;
```

### 4.3.234 SHADD

Signed Halving Add. This instruction adds corresponding signed integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see *SRHADD*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer sum;
8
9 for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     sum = element1 + element2;
13     Elem[result, e, esize] = sum<esize:1>;
14
15 V[d] = result;
```


### 4.3.235 SHL

Shift Left (immediate). This instruction reads each value from a vector, left shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SHL <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = UInt(immh:immb) - esize;

```

#### Vector



SHL <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = UInt(immh:immb) - esize;

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the left shift amount, in the range 0 to 63, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(UInt (immh:immb) - 64)

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(UInt (immh:immb) - 8)
001x	(UInt (immh:immb) - 16)
01xx	(UInt (immh:immb) - 32)
1xxx	(UInt (immh:immb) - 64)

### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 for e = 0 to elements-1
6     Elem[result, e, esize] = LSL(Elem[operand, e, esize], shift);
7
8 V[d] = result;
```

### 4.3.236 SHLL, SHLL2

Shift Left Long (by element size). This instruction reads each vector element in the lower or upper half of the source SIMD&FP register, left shifts each result by the element size, writes the final result to a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The SHLL instruction extracts vector elements from the lower half of the source register, while the SHLL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SHLL{2}<Vd>.<Ta>, <Vn>.<Tb>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = 64;
7 integer part = UInt(Q);
8 integer elements = datasize DIV esize;
9
10 integer shift = esize;
11 boolean unsigned = FALSE; // Or TRUE without change of functionality
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<shift> Is the left shift amount, which must be equal to the source element width in bits, encoded in "size":

size	<shift>
00	8
01	16
10	32
11	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = Vpart[n, part];
3 bits(2*datasize) result;
4 integer element;
5
6 for e = 0 to elements-1
7     element = Int(Elem[operand, e, esize], unsigned) << shift;
8     Elem[result, e, 2*esize] = element<2*esize-1:0>;
9
10 V[d] = result;


```

### 4.3.237 SHRN, SHRN2

Shift Right Narrow (immediate). This instruction reads each unsigned integer value from the source SIMD&FP register, right shifts each result by an immediate value, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. The results are truncated. For rounded results, see *RSHRN*.

The *RSHRN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *RSHRN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SHRN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immb:Q":

immb	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immb":



immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<shift> Is the right shift amount, in the range 1 to the destination element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immb))
001x	(32-UInt(immh:immb))
01xx	(64-UInt(immh:immb))
1xxx	RESERVED

### Operation


```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize*2) operand = V[n];
3  bits(datasize) result;
4  integer round_const = if round then (1 << (shift - 1)) else 0;
5  integer element;
6
7  for e = 0 to elements-1
8    element = (UInt(Elem[operand, e, 2*esize]) + round_const) >> shift;
9    Elem[result, e, esize] = element<esize-1:0>;
10
11 Vpart[d, part] = result;
  
```

### 4.3.238 SHSUB

Signed Halving Subtract. This instruction subtracts the elements in the vector in the second source SIMD&FP register from the corresponding elements in the vector in the first source SIMD&FP register, shifts each result right one bit, places each result into elements of a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer diff;
8
9 for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     diff = element1 - element2;
13     Elem[result, e, esize] = diff<size:1>;
14
15 V[d] = result;
```

### 4.3.239 SLI

Shift Left and Insert (immediate). This instruction reads each vector element in the source SIMD&FP register, left shifts each vector element by an immediate value, and inserts the result into the corresponding vector element in the destination SIMD&FP register such that the new zero bits created by the shift are not inserted but retain their existing value. Bits shifted out of the left of each vector element in the source register are lost.


The following figure shows an example of the operation of shift left by 3 for an 8-bit vector element.



Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SLI <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = UInt(immh:immb) - esize;

```

#### Vector



SLI <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdim);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = UInt(immh:immb) - esize;

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <shift> For the scalar variant: is the left shift amount, in the range 0 to 63, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(UInt (immh:immb) - 64)

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	(UInt (immh:immb) - 8)
001x	(UInt (immh:immb) - 16)
01xx	(UInt (immh:immb) - 32)
1xxx	(UInt (immh:immb) - 64)

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) operand2 = V[d];
4 bits(datasize) result;
5 bits(esize) mask = LSL(Ones(esize), shift);
6 bits(esize) shifted;
7
8 for e = 0 to elements-1
9     shifted = LSL(Elem[operand, e, esize], shift);
10    Elem[result, e, esize] = (Elem[operand2, e, esize] AND NOT(mask)) OR shifted;
11 V[d] = result;


```

### 4.3.240 SM3PARTW1

SM3PARTW1 takes three 128-bit vectors from the three source SIMD&FP registers and returns a 128-bit result in the destination SIMD&FP register. The result is obtained by a three-way exclusive OR of the elements within the input vectors with some fixed rotations, see the Operation pseudocode for more information.

This instruction is implemented only when *FEAT\_SM3* is implemented.

#### Advanced SIMD (Armv8.2)



```
SM3PARTW1 <Vd>.4S, <Vn>.4S, <Vm>.4S
```

```
1 if !HaveSM3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.

<Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) Vd = V[d];
6 bits(128) result;
7
8 result<95:0> = (Vd EOR Vn)<95:0> EOR (ROL(Vm<127:96>,15) : ROL(Vm<95:64>,15) : ROL(Vm<63:32>,15));
9
10 for i = 0 to 3
11     if i == 3 then
12         result<127:96> = (Vd EOR Vn)<127:96> EOR (ROL(result<31:0>,15));
13     result<(32*i)+31:(32*i)> = result<(32*i)+31:(32*i)> EOR ROL(result<(32*i)+31:(32*i)>,15) EOR
14         ↪ ROL(result<(32*i)+31:(32*i)>,23);
15 V[d] = result;
```




### 4.3.242 SM3SS1

SM3SS1 rotates the top 32 bits of the 128-bit vector in the first source SIMD&FP register by 12, and adds that 32-bit value to the two other 32-bit values held in the top 32 bits of each of the 128-bit vectors in the second and third source SIMD&FP registers, rotating this result left by 7 and writing the final result into the top 32 bits of the vector in the destination SIMD&FP register, with the bottom 96 bits of the vector being written to 0.

This instruction is implemented only when *FEAT\_SM3* is implemented.

#### Advanced SIMD (Armv8.2)



SM3SS1 <Vd>.4S, <Vn>.4S, <Vm>.4S, <Va>.4S

```

1  if !HaveSM3Ext() then UNDEFINED;
2  integer d = UInt(Rd);
3  integer n = UInt(Rn);
4  integer m = UInt(Rm);
5
6  integer a = UInt(Ra);
    
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
- <Va> Is the name of the third SIMD&FP source register, encoded in the "Ra" field.

#### Operation

```

1  AArch64.CheckFPAdvSIMDEnabled();
2
3  bits(128) Vm = V[m];
4  bits(128) Vn = V[n];
5  bits(128) Vd = V[d];
6  bits(128) Va = V[a];
7  Vd<127:96> = ROL((ROL(Vn<127:96>,12) + Vm<127:96> + Va<127:96>), 7);
8  Vd<95:0> = Zeros();
9  V[d] = Vd;
    
```

### 4.3.243 SM3TT1A


SM3TT1A takes three 128-bit vectors from three source SIMD&FP registers and a 2-bit immediate index value, and returns a 128-bit result in the destination SIMD&FP register. It performs a three-way exclusive OR of the three 32-bit fields held in the upper three elements of the first source vector, and adds the resulting 32-bit value and the following three other 32-bit values:

- The bottom 32-bit element of the first source vector, Vd, that was used for the three-way exclusive OR.
- The result of the exclusive OR of the top 32-bit element of the second source vector, Vn, with a rotation left by 12 of the top 32-bit element of the first source vector.
- A 32-bit element indexed out of the third source vector, Vm.

The result of this addition is returned as the top element of the result. The other elements of the result are taken from elements of the first source vector, with the element returned in bits<63:32> being rotated left by 9.

This instruction is implemented only when *FEAT\_SM3* is implemented.

#### Advanced SIMD (Armv8.2)



```
SM3TT1A <Vd>.4S, <Vn>.4S, <Vm>.S[<imm2>]
```

```
1 if !HaveSM3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer i = UInt(imm2);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.
- <imm2> Is a 32-bit element indexed out of <Vm>, encoded in "imm2".

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) Vd = V[d];
6 bits(32) WjPrime;
7 bits(128) result;
8 bits(32) TT1;
9 bits(32) SS2;
10
11 WjPrime = Elem[Vm,i,32];
12 SS2 = Vn<127:96> EOR ROL(Vd<127:96>,12);
13 TT1 = Vd<63:32> EOR (Vd<127:96> EOR Vd<95:64>);
14 TT1 = (TT1 + Vd<31:0> + SS2 + WjPrime)<31:0>;
15 result<31:0> = Vd<63:32>;
16 result<63:32> = ROL(Vd<95:64>,9);
17 result<95:64> = Vd<127:96>;
18 result<127:96> = TT1;
19 V[d] = result;
```



### 4.3.244 SM3TT1B


SM3TT1B takes three 128-bit vectors from three source SIMD&FP registers and a 2-bit immediate index value, and returns a 128-bit result in the destination SIMD&FP register. It performs a 32-bit majority function between the three 32-bit fields held in the upper three elements of the first source vector, and adds the resulting 32-bit value and the following three other 32-bit values:

- The bottom 32-bit element of the first source vector, Vd, that was used for the 32-bit majority function.
- The result of the exclusive OR of the top 32-bit element of the second source vector, Vn, with a rotation left by 12 of the top 32-bit element of the first source vector.
- A 32-bit element indexed out of the third source vector, Vm.

The result of this addition is returned as the top element of the result. The other elements of the result are taken from elements of the first source vector, with the element returned in bits<63:32> being rotated left by 9.

This instruction is implemented only when *FEAT\_SM3* is implemented.

#### Advanced SIMD (Armv8.2)



```
SM3TT1B <Vd>.4S, <Vn>.4S, <Vm>.S[<imm2>]
```

```
1 if !HaveSM3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer i = UInt(imm2);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.
- <imm2> Is a 32-bit element indexed out of <Vm>, encoded in "imm2".

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) Vd = V[d];
6 bits(32) WjPrime;
7 bits(128) result;
8 bits(32) TT1;
9 bits(32) SS2;
10
11 WjPrime = Elem[Vm, i, 32];
12 SS2 = Vn<127:96> EOR ROL(Vd<127:96>, 12);
13 TT1 = (Vd<127:96> AND Vd<63:32>) OR (Vd<127:96> AND Vd<95:64>) OR (Vd<63:32> AND Vd<95:64>);
14 TT1 = (TT1 + Vd<31:0> + SS2 + WjPrime)<31:0>;
15 result<31:0> = Vd<63:32>;
16 result<63:32> = ROL(Vd<95:64>, 9);
17 result<95:64> = Vd<127:96>;
18 result<127:96> = TT1;
19 V[d] = result;
```

### 4.3.245 SM3TT2A


SM3TT2A takes three 128-bit vectors from three source SIMD&FP register and a 2-bit immediate index value, and returns a 128-bit result in the destination SIMD&FP register. It performs a three-way exclusive OR of the three 32-bit fields held in the upper three elements of the first source vector, and adds the resulting 32-bit value and the following three other 32-bit values:

- The bottom 32-bit element of the first source vector,  $V_d$ , that was used for the three-way exclusive OR.
- The 32-bit element held in the top 32 bits of the second source vector,  $V_n$ .
- A 32-bit element indexed out of the third source vector,  $V_m$ .

A three-way exclusive OR is performed of the result of this addition, the result of the addition rotated left by 9, and the result of the addition rotated left by 17. The result of this exclusive OR is returned as the top element of the returned result. The other elements of this result are taken from elements of the first source vector, with the element returned in bits<63:32> being rotated left by 19.

This instruction is implemented only when *FEAT\_SM3* is implemented.

#### Advanced SIMD (Armv8.2)



```
SM3TT2A <Vd>.4S, <Vn>.4S, <Vm>.S[<imm2>]
```

```
1 if !HaveSM3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer i = UInt(imm2);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.
- <imm2> Is a 32-bit element indexed out of <Vm>, encoded in "imm2".

#### Operation

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) Vd = V[d];
6 bits(32) Wj;
7 bits(128) result;
8 bits(32) TT2;
9
10 Wj = Elem[Vm, i, 32];
11 TT2 = Vd<63:32> EOR (Vd<127:96> EOR Vd<95:64>);
12 TT2 = (TT2 + Vd<31:0> + Vn<127:96> + Wj)<31:0>;
13
14 result<31:0> = Vd<63:32>;
15 result<63:32> = ROL(Vd<95:64>, 19);
16 result<95:64> = Vd<127:96>;
17 result<127:96> = TT2 EOR ROL(TT2, 9) EOR ROL(TT2, 17);
18 V[d] = result;
```

### 4.3.246 SM3TT2B


SM3TT2B takes three 128-bit vectors from three source SIMD&FP registers, and a 2-bit immediate index value, and returns a 128-bit result in the destination SIMD&FP register. It performs a 32-bit majority function between the three 32-bit fields held in the upper three elements of the first source vector, and adds the resulting 32-bit value and the following three other 32-bit values:

- The bottom 32-bit element of the first source vector,  $V_d$ , that was used for the 32-bit majority function.
- The 32-bit element held in the top 32 bits of the second source vector,  $V_n$ .
- A 32-bit element indexed out of the third source vector,  $V_m$ .

A three-way exclusive OR is performed of the result of this addition, the result of the addition rotated left by 9, and the result of the addition rotated left by 17. The result of this exclusive OR is returned as the top element of the returned result. The other elements of this result are taken from elements of the first source vector, with the element returned in bits<63:32> being rotated left by 19.

This instruction is implemented only when *FEAT\_SM3* is implemented.

#### Advanced SIMD (Armv8.2)



```
SM3TT2B <Vd>.4S, <Vn>.4S, <Vm>.S[<imm2>]
```

```
1 if !HaveSM3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
5
6 integer i = UInt(imm2);
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP source and destination register, encoded in the "Rd" field.
- <Vn> Is the name of the second SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the third SIMD&FP source register, encoded in the "Rm" field.
- <imm2> Is a 32-bit element indexed out of <Vm>, encoded in "imm2".

#### Operation


```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) Vd = V[d];
6 bits(32) Wj;
7 bits(128) result;
8 bits(32) TT2;
9
10 Wj = Elem[Vm, i, 32];
11 TT2 = (Vd<127:96> AND Vd<95:64>) OR (NOT(Vd<127:96>) AND Vd<63:32>);
12 TT2 = (TT2 + Vd<31:0> + Vn<127:96> + Wj)<31:0>;
13
14 result<31:0> = Vd<63:32>;
15 result<63:32> = ROL(Vd<95:64>, 19);
16 result<95:64> = Vd<127:96>;
17 result<127:96> = TT2 EOR ROL(TT2, 9) EOR ROL(TT2, 17);
18 V[d] = result;
```



## 4.3.248 SM4EKEY

SM4 Key takes an input as a 128-bit vector from the first source SIMD&FP register and a 128-bit constant from the second SIMD&FP register. It derives four iterations of the output key, in accordance with the SM4 standard, returning the 128-bit result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SM4* is implemented.

**Advanced SIMD****(Armv8.2)**

```
SM4EKEY <Vd>.4S, <Vn>.4S, <Vm>.4S
```

```
1 if !HaveSM4Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
```

**Assembler Symbols**

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


**Operation**

```
1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(32) intval;
5 bits(8) sboxout;
6 bits(128) result;
7 bits(32) const;
8 bits(128) roundresult;
9
10 roundresult = V[n];
11 for index = 0 to 3
12     const = Elem[Vm, index, 32];
13
14     intval = roundresult<127:96> EOR roundresult<95:64> EOR roundresult<63:32> EOR const;
15
16     for i = 0 to 3
17         Elem[intval, i, 8] = Sbox(Elem[intval, i, 8]);
18
19     intval = intval EOR ROL(intval, 13) EOR ROL(intval, 23);
20     intval = intval EOR roundresult<31:0>;
21
22     roundresult<31:0> = roundresult<63:32>;
23     roundresult<63:32> = roundresult<95:64>;
24     roundresult<95:64> = roundresult<127:96>;
25     roundresult<127:96> = intval;
26 V[d] = roundresult;
```

### 4.3.249 SMAX

Signed Maximum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the larger of each pair of signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer maxmin;
8
9 for e = 0 to elements-1
10 element1 = Int(Elem[operand1, e, esize], unsigned);
11 element2 = Int(Elem[operand2, e, esize], unsigned);
12 maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
13 Elem[result, e, esize] = maxmin<esize-1:0>;
14
15 V[d] = result;
```

### 4.3.250 SMAXP

Signed Maximum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the largest of each pair of signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(2*datasize) concat = operand2:operand1;
6 integer element1;
7 integer element2;
8 integer maxmin;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[concat, 2*e, esize], unsigned);
12     element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
13     maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
14     Elem[result, e, esize] = maxmin<esize-1:0>;
15
16 V[d] = result;
```

### 4.3.251 SMAXV

Signed Maximum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are signed integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMAXV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
11 boolean min = (op == '1');
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 integer maxmin;
4 integer element;
5
6 maxmin = Int(Elem[operand, 0, esize], unsigned);
7 for e = 1 to elements-1
8     element = Int(Elem[operand, e, esize], unsigned);
9     maxmin = if min then Min(maxmin, element) else Max(maxmin, element);
10
11 V[d] = maxmin<size-1:0>;
```



### 4.3.252 SMIN

Signed Minimum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the smaller of each of the two signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer maxmin;
8
9 for e = 0 to elements-1
10 element1 = Int(Elem[operand1, e, esize], unsigned);
11 element2 = Int(Elem[operand2, e, esize], unsigned);
12 maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
13 Elem[result, e, esize] = maxmin<esize-1:0>;
14
15 V[d] = result;
```

### 4.3.253 SMINP

Signed Minimum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the smallest of each pair of signed integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(2*datasize) concat = operand2:operand1;
6 integer element1;
7 integer element2;
8 integer maxmin;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[concat, 2*e, esize], unsigned);
12     element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
13     maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
14     Elem[result, e, esize] = maxmin<esize-1:0>;
15
16 V[d] = result;
```

### 4.3.254 SMINV

Signed Minimum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are signed integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMINV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
11 boolean min = (op == '1');
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 integer maxmin;
4 integer element;
5
6 maxmin = Int(Elem[operand, 0, esize], unsigned);
7 for e = 1 to elements-1
8     element = Int(Elem[operand, e, esize], unsigned);
9     maxmin = if min then Min(maxmin, element) else Max(maxmin, element);
10
11 V[d] = maxmin<size-1:0>;
```

### 4.3.255 SMLAL, SMLAL2 (by element)

Signed Multiply-Add Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element in the second source SIMD&FP register, and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are signed integer values.

The `SMLAL` instruction extracts vector elements from the lower half of the first source register, while the `SMLAL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SMLAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts> [<index>]`

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5   when '01' index = UInt(H:L:M); Rmhi = '0';
6   when '10' index = UInt(H:L);   Rmhi = M;
7   otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17
18 boolean unsigned = (U == '1');
19 boolean sub_op = (o2 == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(idxsized)  operand2 = V[m];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9
10 element2 = Int(Elem[operand2, index, esize], unsigned);
11 for e = 0 to elements-1
12     element1 = Int(Elem[operand1, e, esize], unsigned);
13     product = (element1 * element2)<2*esize-1:0>;
14     if sub_op then
15         Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
16     else
17         Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] + product;
18
19 V[d] = result;
  
```

### 4.3.256 SMLAL, SMLAL2 (vector)

Signed Multiply-Add Long (vector). This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `SMLAL` instruction extracts each source vector from the lower half of each source register, while the `SMLAL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SMLAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10 boolean sub_op = (ol == '1');
11 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**


```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9  bits(2*esize) accum;
10
11 for e = 0 to elements-1
12     element1 = Int(Elem[operand1, e, esize], unsigned);
13     element2 = Int(Elem[operand2, e, esize], unsigned);
14     product = (element1 * element2) < 2*esize-1:0>;
15     if sub_op then
16         accum = Elem[operand3, e, 2*esize] - product;
17     else
18         accum = Elem[operand3, e, 2*esize] + product;
19     Elem[result, e, 2*esize] = accum;
20
21 V[d] = result;
```

### 4.3.257 SMLS<sub>L</sub>, SMLS<sub>L</sub>2 (by element)

Signed Multiply-Subtract Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `SMLSL` instruction extracts vector elements from the lower half of the first source register, while the `SMLSL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SMLSL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts> [<index>]`

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17
18 boolean unsigned = (U == '1');
19 boolean sub_op = (o2 == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":



size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(idxsized)  operand2 = V[m];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9
10 element2 = Int(Elem[operand2, index, esize], unsigned);
11 for e = 0 to elements-1
12   element1 = Int(Elem[operand1, e, esize], unsigned);
13   product = (element1 * element2)<2*esize-1:0>;
14   if sub_op then
15     Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
16   else
17     Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] + product;
18
19 V[d] = result;
  
```

### 4.3.258 SMLS<sub>L</sub>, SMLS<sub>L</sub>2 (vector)

Signed Multiply-Subtract Long (vector). This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The SMLS<sub>L</sub> instruction extracts each source vector from the lower half of each source register, while the SMLS<sub>L</sub>2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SMLS<sub>L</sub>{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10 boolean sub_op = (ol == '1');
11 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


### Operation

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9  bits(2*esize) accum;
10
11 for e = 0 to elements-1
12     element1 = Int(Elem[operand1, e, esize], unsigned);
13     element2 = Int(Elem[operand2, e, esize], unsigned);
14     product = (element1 * element2) < 2*esize-1:0>;
15     if sub_op then
16         accum = Elem[operand3, e, 2*esize] - product;
17     else
18         accum = Elem[operand3, e, 2*esize] + product;
19     Elem[result, e, 2*esize] = accum;
20
21 V[d] = result;
```

### 4.3.259 SMOV

Signed Move vector element to general-purpose register. This instruction reads the signed integer from the source SIMD&FP register, sign-extends it to form a 32-bit or 64-bit value, and writes the result to destination general-purpose register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 32-bit (Q == 0)

```
SMOV <Wd>, <Vn>.<Ts>[<index>]
```

#### 64-reg,SMOV-64-reg (Q == 1)

```
SMOV <Xd>, <Vn>.<Ts>[<index>]
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size;
5 case Q:imm5 of
6   when 'xxxxx1' size = 0; // SMOV [WX]d, Vn.B
7   when 'xxxx10' size = 1; // SMOV [WX]d, Vn.H
8   when '1xx100' size = 2; // SMOV Xd, Vn.S
9   otherwise UNDEFINED;
10
11 integer idxdsize = if imm5<4> == '1' then 128 else 64;
12 integer index = UInt(imm5<4:size+1>);
13 integer esize = 8 << size;
14 integer datasize = if Q == '1' then 64 else 32;

```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <Ts> For the 32-bit variant: is an element size specifier, encoded in "imm5":

imm5	<Ts>
xxx00	RESERVED
xxxx1	B
xxx10	H

For the 64-reg,SMOV-64-reg variant: is an element size specifier, encoded in "imm5":

imm5	<Ts>
xx000	RESERVED
xxxx1	B
xxx10	H
xx100	S

- <index> For the 32-bit variant: is the element index encoded in "imm5":

imm5	<index>
xxx00	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>

For the 64-reg,SMOV-64-reg variant: is the element index encoded in "imm5":

<b>imm5</b>	<b>&lt;index&gt;</b>
xx000	RESERVED
xxxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(idxsize) operand = V[n];
3
4 X[d] = SignExtend(Elem[operand, index, esize], datasize);


```

### 4.3.260 SMULL, SMULL2 (by element)

Signed Multiply Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `SMULL` instruction extracts vector elements from the lower half of the first source register, while the `SMULL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SMULL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]`

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L); Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(idxsized)  operand2 = V[m];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  bits(2*esize) product;
8
9  element2 = Int(Elem[operand2, index, esize], unsigned);
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     product = (element1 * element2)<2*esize-1:0>;
13     Elem[result, e, 2*esize] = product;
14
15 V[d] = result;

```


### 4.3.261 SMULL, SMULL2 (vector)

Signed Multiply Long (vector). This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, places the results in a vector, and writes the vector to the destination SIMD&FP register.

The destination vector elements are twice as long as the elements that are multiplied.

The `SMULL` instruction extracts each source vector from the lower half of each source register, while the `SMULL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
SMULL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.



### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) result;
5 integer element1;
6 integer element2;
7
8 for e = 0 to elements-1
9     element1 = Int(Elem[operand1, e, esize], unsigned);
10    element2 = Int(Elem[operand2, e, esize], unsigned);
11    Elem[result, e, 2*esize] = (element1 * element2)<2*esize-1:0>;
12
13 V[d] = result;
```

### 4.3.262 SQABS


Signed saturating Absolute value. This instruction reads each vector element from the source SIMD&FP register, puts the absolute value of the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQABS <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean neg = (U == '1');
```

#### Vector



SQABS <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean neg = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 integer element;
5 boolean sat;
6
7 for e = 0 to elements-1
8     element = SInt(Elem[operand, e, esize]);
9     if neg then
10        element = -element;
11    else
12        element = Abs(element);
13    (Elem[result, e, esize], sat) = SignedSatQ(element, esize);
14    if sat then FPSR.QC = '1';
15
16 V[d] = result;
```

### 4.3.263 SQADD


Signed saturating Add. This instruction adds the values of corresponding elements of the two source SIMD&FP registers, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQADD <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
```

#### Vector



SQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8  boolean sat;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     sum = element1 + element2;
14     (Elem[result, e, esize], sat) = SatQ(sum, esize, unsigned);
15     if sat then FPSR.QC = '1';
16
17 V[d] = result;
  
```

### 4.3.264 SQDMLAL, SQDMLAL2 (by element)

Signed saturating Doubling Multiply-Add Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, and accumulates the final results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQDMLAL* instruction extracts vector elements from the lower half of the first source register, while the *SQDMLAL2* instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




```
SQDMLAL <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]
```

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L); Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = esize;
15 integer elements = 1;
16 integer part = 0;
17
18 boolean sub_op = (o2 == '1');
```

#### Vector



```
SQDMLAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
```

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L); Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
```

```
17
18 boolean sub_op = (o2 == '1');
```

### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Va> Is the destination width specifier, encoded in "size":

size	<Va>
00	RESERVED
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in "size":

size	<Vb>
00	RESERVED
01	H
10	S
11	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0 : Rm
10	M : Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = Vpart[n, part];
3  bits(idxsizes) operand2 = V[m];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9  integer accum;
10 boolean sat1;
11 boolean sat2;
12
13 element2 = SInt(Elem[operand2, index, esize]);
14 for e = 0 to elements-1
15   element1 = SInt(Elem[operand1, e, esize]);
16   (product, sat1) = SignedSatQ(2 * element1 * element2, 2*esize);
17   if sub_op then
18     accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);
19   else
20     accum = SInt(Elem[operand3, e, 2*esize]) + SInt(product);
21   (Elem[result, e, 2*esize], sat2) = SignedSatQ(accum, 2*esize);
22   if sat1 || sat2 then FPSR.QC = '1';
23
24 V[d] = result;
  
```



### 4.3.265 SQDMLAL, SQDMLAL2 (vector)

Signed saturating Doubling Multiply-Add Long. This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, doubles the results, and accumulates the final results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQDMLAL* instruction extracts each source vector from the lower half of each source register, while the *SQDMLAL2* instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*SQDMLAL* <Va><d>, <Vb><n>, <Vb><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '00' || size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 boolean sub_op = (o1 == '1');
```

#### Vector



*SQDMLAL*{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '00' || size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

<b>Q</b>	<b>2</b>
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Va> Is the destination width specifier, encoded in "size":

size	<Va>
00	RESERVED
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in "size":

size	<Vb>
00	RESERVED
01	H
10	S
11	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) operand3 = V[d];
5 bits(2*datasize) result;
6 integer element1;
7 integer element2;
8 bits(2*esize) product;
9 integer accum;
10 boolean sat1;
11 boolean sat2;
12
13 for e = 0 to elements-1
14     element1 = SInt(Elem[operand1, e, esize]);
15     element2 = SInt(Elem[operand2, e, esize]);
16     (product, sat1) = SignedSatQ(2 * element1 * element2, 2*esize);
17     if sub_op then
18         accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);
19     else
20         accum = SInt(Elem[operand3, e, 2*esize]) + SInt(product);
21     (Elem[result, e, 2*esize], sat2) = SignedSatQ(accum, 2*esize);
22     if sat1 || sat2 then FPSR.QC = '1';
23 
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
24 V[d] = result;
```

### 4.3.266 SQDMLSL, SQDMLSL2 (by element)

Signed saturating Doubling Multiply-Subtract Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, and subtracts the final results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are signed integer values.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQDMLSL* instruction extracts vector elements from the lower half of the first source register, while the *SQDMLSL2* instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*SQDMLSL* <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = esize;
15 integer elements = 1;
16 integer part = 0;
17
18 boolean sub_op = (o2 == '1');
```

#### Vector



*SQDMLSL*{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
```

```

15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17
18 boolean sub_op = (o2 == '1');
```

### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Va> Is the destination width specifier, encoded in "size":

size	<Va>
00	RESERVED
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in "size":

size	<Vb>
00	RESERVED
01	H
10	S
11	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0 : Rm
10	M : Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = Vpart[n, part];
3  bits(idxsizes) operand2 = V[m];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9  integer accum;
10 boolean sat1;
11 boolean sat2;
12
13 element2 = SInt(Elem[operand2, index, esize]);
14 for e = 0 to elements-1
15   element1 = SInt(Elem[operand1, e, esize]);
16   (product, sat1) = SignedSatQ(2 * element1 * element2, 2*esize);
17   if sub_op then
18     accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);
19   else
20     accum = SInt(Elem[operand3, e, 2*esize]) + SInt(product);
21   (Elem[result, e, 2*esize], sat2) = SignedSatQ(accum, 2*esize);
22   if sat1 || sat2 then FPSR.QC = '1';
23
24 V[d] = result;
  
```

### 4.3.267 SQDMLSL, SQDMLSL2 (vector)

Signed saturating Doubling Multiply-Subtract Long. This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, doubles the results, and subtracts the final results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQDMLSL* instruction extracts each source vector from the lower half of each source register, while the *SQDMLSL2* instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*SQDMLSL* <Va><d>, <Vb><n>, <Vb><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '00' || size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 boolean sub_op = (o1 == '1');
```

#### Vector



*SQDMLSL*{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '00' || size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

<b>Q</b>	<b>2</b>
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Va> Is the destination width specifier, encoded in "size":

size	<Va>
00	RESERVED
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in "size":

size	<Vb>
00	RESERVED
01	H
10	S
11	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) operand3 = V[d];
5 bits(2*datasize) result;
6 integer element1;
7 integer element2;
8 bits(2*esize) product;
9 integer accum;
10 boolean sat1;
11 boolean sat2;
12
13 for e = 0 to elements-1
14     element1 = SInt(Elem[operand1, e, esize]);
15     element2 = SInt(Elem[operand2, e, esize]);
16     (product, sat1) = SignedSatQ(2 * element1 * element2, 2*esize);
17     if sub_op then
18         accum = SInt(Elem[operand3, e, 2*esize]) - SInt(product);
19     else
20         accum = SInt(Elem[operand3, e, 2*esize]) + SInt(product);
21     (Elem[result, e, 2*esize], sat2) = SignedSatQ(accum, 2*esize);
22     if sat1 || sat2 then FPSR.QC = '1';
23 
```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
24 V[d] = result;
```

### 4.3.268 SQDMULH (by element)


Signed saturating Doubling Multiply returning High half (by element). This instruction multiplies each vector element in the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see *SQRDMULH*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQDMULH <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = esize;
15 integer elements = 1;
16
17 boolean round = (op == '1');
```

#### Vector



SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = if Q == '1' then 128 else 64;
15 integer elements = datasize DIV esize;
16
17 boolean round = (op == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsizesize) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if round then 1 << (esize - 1) else 0;
6  integer element1;
7  integer element2;
8  integer product;
9  boolean sat;
10
11 element2 = SInt(Elem[operand2, index, esize]);
12 for e = 0 to elements-1
13     element1 = SInt(Elem[operand1, e, esize]);
14     product = (2 * element1 * element2) + round_const;
15     // The following only saturates if element1 and element2 equal -(2^(esize-1))
16     (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
17     if sat then FPSR.QC = '1';
18
19 V[d] = result;

```

### 4.3.269 SQDMULH (vector)

Signed saturating Doubling Multiply returning High half. This instruction multiplies the values of corresponding elements of the two source SIMD&FP registers, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.


The results are truncated. For rounded results, see *SQRDMULH*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQDMULH <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' || size == '00' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean rounding = (U == '1');
```

#### Vector



SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' || size == '00' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean rounding = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if rounding then 1 << (esize - 1) else 0;
6  integer element1;
7  integer element2;
8  integer product;
9  boolean sat;
10
11 for e = 0 to elements-1
12   element1 = SInt(Elem[operand1, e, esize]);
13   element2 = SInt(Elem[operand2, e, esize]);
14   product = (2 * element1 * element2) + round_const;
15   (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
16   if sat then FPSR.QC = '1';
17
18 V[d] = result;
  
```

### 4.3.270 SQDMULL, SQDMULL2 (by element)

Signed saturating Doubling Multiply Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the final results in a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQDMULL* instruction extracts the first source vector from the lower half of the first source register, while the *SQDMULL2* instruction extracts the first source vector from the upper half of the first source register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*SQDMULL* <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = esize;
15 integer elements = 1;
16 integer part = 0;
    
```

#### Vector



*SQDMULL*{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Va> Is the destination width specifier, encoded in "size":

size	<Va>
00	RESERVED
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in "size":

size	<Vb>
00	RESERVED
01	H
10	S
11	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0 : Rm
10	M : Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(datasize)  operand1 = Vpart[n, part];
4  bits(idxsized)  operand2 = V[m];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9  boolean sat;
10
11 element2 = SInt(Elem[operand2, index, esize]);
12 for e = 0 to elements-1
13     element1 = SInt(Elem[operand1, e, esize]);
14     (product, sat) = SignedSatQ(2 * element1 * element2, 2*esize);
15     Elem[result, e, 2*esize] = product;
16     if sat then FPSR.QC = '1';
17
18 V[d] = result;

```



### 4.3.271 SQDMULL, SQDMULL2 (vector)

Signed saturating Doubling Multiply Long. This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, doubles the results, places the final results in a vector, and writes the vector to the destination SIMD&FP register.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQDMULL* instruction extracts each source vector from the lower half of each source register, while the *SQDMULL2* instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*SQDMULL* <Va><d>, <Vb><n>, <Vb><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '00' || size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
    
```

#### Vector



*SQDMULL*{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '00' || size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

<b>Q</b>	<b>2</b>
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Va> Is the destination width specifier, encoded in "size":

size	<Va>
00	RESERVED
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb> Is the source width specifier, encoded in "size":

size	<Vb>
00	RESERVED
01	H
10	S
11	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = Vpart[n, part];
3  bits(datasize) operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  bits(2*esize) product;
8  boolean sat;
9
10 for e = 0 to elements-1
11     element1 = SInt(Elem[operand1, e, esize]);
12     element2 = SInt(Elem[operand2, e, esize]);
13     (product, sat) = SignedSatQ(2 * element1 * element2, 2*esize);
14     Elem[result, e, 2*esize] = product;
15     if sat then FPSR.QC = '1';
16
17 V[d] = result;

```

### 4.3.272 SQNEG


Signed saturating Negate. This instruction reads each vector element from the source SIMD&FP register, negates each value, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQNEG <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean neg = (U == '1');
```

#### Vector



SQNEG <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean neg = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

- <d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.
- <n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean sat;
6
7  for e = 0 to elements-1
8    element = SInt(Elem[operand, e, esize]);
9    if neg then
10     element = -element;
11   else
12     element = Abs(element);
13   (Elem[result, e, esize], sat) = SignedSatQ(element, esize);
14   if sat then FPSR.QC = '1';
15
16 V[d] = result;

```

### 4.3.273 SQRDMLAH (by element)


Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element). This instruction multiplies the vector elements of the first source SIMD&FP register with the value of a vector element of the second source SIMD&FP register without saturating the multiply results, doubles the results, and accumulates the most significant half of the final results with the vector elements of the destination SIMD&FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, *FPSR.QC*, is set if saturation occurs.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar (Armv8.1)




SQRDMLAH <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 if !HaveQRDMLAHExt() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer index;
5 bit Rmhi;
6 case size of
7     when '01' index = UInt(H:L:M); Rmhi = '0';
8     when '10' index = UInt(H:L); Rmhi = M;
9     otherwise UNDEFINED;
10
11 integer d = UInt(Rd);
12 integer n = UInt(Rn);
13 integer m = UInt(Rmhi:Rm);
14
15 integer esize = 8 << UInt(size);
16 integer datasize = esize;
17 integer elements = 1;
18
19 boolean rounding = TRUE;
20 boolean sub_op = (S == '1');
```

#### Vector (Armv8.1)



SQRDMLAH <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 if !HaveQRDMLAHExt() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer index;
5 bit Rmhi;
6 case size of
7     when '01' index = UInt(H:L:M); Rmhi = '0';
8     when '10' index = UInt(H:L); Rmhi = M;
9     otherwise UNDEFINED;
10
11 integer d = UInt(Rd);
12 integer n = UInt(Rn);
13 integer m = UInt(Rmhi:Rm);
```

```

14
15 integer esize = 8 << UInt(size);
16 integer datasize = if Q == '1' then 128 else 64;
17 integer elements = datasize DIV esize;
18
19 boolean rounding = TRUE;
20 boolean sub_op = (S == '1');
```

### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0 : Rm
10	M : Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H : L : M
10	H : L
11	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(idxsize) operand2 = V[m];
4 bits(datasize) operand3 = V[d];
5 bits(datasize) result;
6 integer rounding_const = if rounding then 1 << (esize - 1) else 0;
```

```
7  integer element1;
8  integer element2;
9  integer element3;
10 integer product;
11 boolean sat;
12
13 element2 = SInt(Elem[operand2, index, esize]);
14 for e = 0 to elements-1
15     element1 = SInt(Elem[operand1, e, esize]);
16     element3 = SInt(Elem[operand3, e, esize]);
17     if sub_op then
18         accum = ((element3 << esize) - 2 * (element1 * element2) + rounding_const);
19     else
20         accum = ((element3 << esize) + 2 * (element1 * element2) + rounding_const);
21     (Elem[result, e, esize], sat) = SignedSatQ(accum >> esize, esize);
22     if sat then FPSR.QC = '1';
23
24 V[d] = result;
```

### 4.3.274 SQRDMLAH (vector)


Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (vector). This instruction multiplies the vector elements of the first source SIMD&FP register with the corresponding vector elements of the second source SIMD&FP register without saturating the multiply results, doubles the results, and accumulates the most significant half of the final results with the vector elements of the destination SIMD&FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, *FPSR.QC*, is set if saturation occurs.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar (Armv8.1)




SQRDMLAH <V><d>, <V><n>, <V><m>

```

1 if !HaveQRDMLAHExt() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 if size == '11' || size == '00' then UNDEFINED;
7 integer esize = 8 << UInt(size);
8 integer datasize = esize;
9 integer elements = 1;
10 boolean rounding = TRUE;
11 boolean sub_op = (S == '1');
```

#### Vector (Armv8.1)



SQRDMLAH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveQRDMLAHExt() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 if size == '11' || size == '00' then UNDEFINED;
7 integer esize = 8 << UInt(size);
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10 boolean rounding = TRUE;
11 boolean sub_op = (S == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED



- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  integer rounding_const = if rounding then 1 << (esize - 1) else 0;
7  integer element1;
8  integer element2;
9  integer element3;
10 integer product;
11 boolean sat;
12
13 for e = 0 to elements-1
14     element1 = SInt(Elem[operand1, e, esize]);
15     element2 = SInt(Elem[operand2, e, esize]);
16     element3 = SInt(Elem[operand3, e, esize]);
17     if sub_op then
18         accum = ((element3 << esize) - 2 * (element1 * element2) + rounding_const);
19     else
20         accum = ((element3 << esize) + 2 * (element1 * element2) + rounding_const);
21     (Elem[result, e, esize], sat) = SignedSatQ(accum >> esize, esize);
22     if sat then FPSR.QC = '1';
23
24 V[d] = result;
    
```

### 4.3.275 SQRDMLSH (by element)


Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by element). This instruction multiplies the vector elements of the first source SIMD&FP register with the value of a vector element of the second source SIMD&FP register without saturating the multiply results, doubles the results, and subtracts the most significant half of the final results from the vector elements of the destination SIMD&FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, *FPSR.QC*, is set if saturation occurs.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar (Armv8.1)




SQRDMLSH <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 if !HaveQRDMLAExt() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer index;
5 bit Rmhi;
6 case size of
7     when '01' index = UInt(H:L:M); Rmhi = '0';
8     when '10' index = UInt(H:L);   Rmhi = M;
9     otherwise UNDEFINED;
10
11 integer d = UInt(Rd);
12 integer n = UInt(Rn);
13 integer m = UInt(Rmhi:Rm);
14
15 integer esize = 8 << UInt(size);
16 integer datasize = esize;
17 integer elements = 1;
18
19 boolean rounding = TRUE;
20 boolean sub_op = (S == '1');
```

#### Vector (Armv8.1)



SQRDMLSH <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 if !HaveQRDMLAExt() then UNDEFINED;
2
3 integer idxdsize = if H == '1' then 128 else 64;
4 integer index;
5 bit Rmhi;
6 case size of
7     when '01' index = UInt(H:L:M); Rmhi = '0';
8     when '10' index = UInt(H:L);   Rmhi = M;
9     otherwise UNDEFINED;
10
11 integer d = UInt(Rd);
12 integer n = UInt(Rn);
13 integer m = UInt(Rmhi:Rm);
```

```

14
15 integer esize = 8 << UInt(size);
16 integer datasize = if Q == '1' then 128 else 64;
17 integer elements = datasize DIV esize;
18
19 boolean rounding = TRUE;
20 boolean sub_op = (S == '1');
```

### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0 : Rm
10	M : Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H : L : M
10	H : L
11	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(idxsize) operand2 = V[m];
4 bits(datasize) operand3 = V[d];
5 bits(datasize) result;
6 integer rounding_const = if rounding then 1 << (esize - 1) else 0;
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
7  integer element1;
8  integer element2;
9  integer element3;
10 integer product;
11 boolean sat;
12
13 element2 = SInt(Elem[operand2, index, esize]);
14 for e = 0 to elements-1
15     element1 = SInt(Elem[operand1, e, esize]);
16     element3 = SInt(Elem[operand3, e, esize]);
17     if sub_op then
18         accum = ((element3 << esize) - 2 * (element1 * element2) + rounding_const);
19     else
20         accum = ((element3 << esize) + 2 * (element1 * element2) + rounding_const);
21     (Elem[result, e, esize], sat) = SignedSatQ(accum >> esize, esize);
22     if sat then FPSR.QC = '1';
23
24 V[d] = result;
```

### 4.3.276 SQRDMLSH (vector)


Signed Saturating Rounding Doubling Multiply Subtract returning High Half (vector). This instruction multiplies the vector elements of the first source SIMD&FP register with the corresponding vector elements of the second source SIMD&FP register without saturating the multiply results, doubles the results, and subtracts the most significant half of the final results from the vector elements of the destination SIMD&FP register. The results are rounded.

If any of the results overflow, they are saturated. The cumulative saturation bit, *FPSR.QC*, is set if saturation occurs.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar (Armv8.1)




SQRDMLSH <V><d>, <V><n>, <V><m>

```

1 if !HaveQRDMLAExt() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 if size == '11' || size == '00' then UNDEFINED;
7 integer esize = 8 << UInt(size);
8 integer datasize = esize;
9 integer elements = 1;
10 boolean rounding = TRUE;
11 boolean sub_op = (S == '1');
```

#### Vector (Armv8.1)



SQRDMLSH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 if !HaveQRDMLAExt() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5 integer m = UInt(Rm);
6 if size == '11' || size == '00' then UNDEFINED;
7 integer esize = 8 << UInt(size);
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10 boolean rounding = TRUE;
11 boolean sub_op = (S == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) operand3 = V[d];
5  bits(datasize) result;
6  integer rounding_const = if rounding then 1 << (esize - 1) else 0;
7  integer element1;
8  integer element2;
9  integer element3;
10 integer product;
11 boolean sat;
12
13 for e = 0 to elements-1
14     element1 = SInt(Elem[operand1, e, esize]);
15     element2 = SInt(Elem[operand2, e, esize]);
16     element3 = SInt(Elem[operand3, e, esize]);
17     if sub_op then
18         accum = ((element3 << esize) - 2 * (element1 * element2) + rounding_const);
19     else
20         accum = ((element3 << esize) + 2 * (element1 * element2) + rounding_const);
21     (Elem[result, e, esize], sat) = SignedSatQ(accum >> esize, esize);
22     if sat then FPSR.QC = '1';
23
24 V[d] = result;
    
```

### 4.3.277 SQRDMULH (by element)

Signed saturating Rounding Doubling Multiply returning High half (by element). This instruction multiplies each vector element in the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.


The results are rounded. For truncated results, see *SQDMULH*.

If any of the results overflows, they are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQRDMULH <V><d>, <V><n>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = esize;
15 integer elements = 1;
16
17 boolean round = (op == '1');
```

#### Vector



SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = if Q == '1' then 128 else 64;
15 integer elements = datasize DIV esize;
16
17 boolean round = (op == '1');
```

### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0 : Rm
10	M : Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H : L : M
10	H : L
11	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(idxsizes) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if round then 1 << (esize - 1) else 0;
6  integer element1;
7  integer element2;
8  integer product;
9  boolean sat;
10
11 element2 = SInt(Elem[operand2, index, esize]);
12 for e = 0 to elements-1
13     element1 = SInt(Elem[operand1, e, esize]);
14     product = (2 * element1 * element2) + round_const;
15     // The following only saturates if element1 and element2 equal -(2^(esize-1))

```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
16     (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
17     if sat then FPSR.QC = '1';
18
19 V[d] = result;
```

### 4.3.278 SQRDMULH (vector)

Signed saturating Rounding Doubling Multiply returning High half. This instruction multiplies the values of corresponding elements of the two source SIMD&FP registers, doubles the results, places the most significant half of the final results into a vector, and writes the vector to the destination SIMD&FP register.


The results are rounded. For truncated results, see *SQDMULH*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQRDMULH <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' || size == '00' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean rounding = (U == '1');
```

#### Vector



SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' || size == '00' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean rounding = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	RESERVED
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if rounding then 1 << (esize - 1) else 0;
6  integer element1;
7  integer element2;
8  integer product;
9  boolean sat;
10
11 for e = 0 to elements-1
12   element1 = SInt(Elem[operand1, e, esize]);
13   element2 = SInt(Elem[operand2, e, esize]);
14   product = (2 * element1 * element2) + round_const;
15   (Elem[result, e, esize], sat) = SignedSatQ(product >> esize, esize);
16   if sat then FPSR.QC = '1';
17
18 V[d] = result;

```

### 4.3.279 SQRSHL

Signed saturating Rounding Shift Left (register). This instruction takes each vector element in the first source SIMD&FP register, shifts it by a value from the least significant byte of the corresponding vector element of the second source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.


If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are rounded. For truncated results, see *SQSHL*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQRSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;
    
```

#### Vector



SQRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12     shift = SInt(Elem[operand2, e, esize]<7:0>);
13     if rounding then
14         round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15     element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16     if saturating then
17         (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18         if sat then FPSR.QC = '1';
19     else
20         Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;

```

### 4.3.280 SQRSHRN, SQRSHRN2

Signed saturating Rounded Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are signed integer values. The destination vector elements are half as long as the source vector elements. The results are rounded. For truncated results, see *SQSHRN*.


The *SQRSHRN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SQRSHRN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQRSHRN <Vb><d>, <Va><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Vector



SQRSHRN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(0);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on

the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vb> Is the destination width specifier, encoded in "immh":

immh	<Vb>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in "immh":

immh	<Va>
0000	RESERVED
0001	H
001x	S
01xx	D
1xxx	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	RESERVED

For the vector variant: is the right shift amount, in the range 1 to the destination element

width in bits, encoded in "immh:immh":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immh))
001x	(32-UInt(immh:immh))
01xx	(64-UInt(immh:immh))
1xxx	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize*2) operand = V[n];
3 bits(datasize) result;
4 integer round_const = if round then (1 << (shift - 1)) else 0;
5 integer element;
6 boolean sat;
7
8 for e = 0 to elements-1
9   element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
10  (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
11  if sat then FPSR.QC = '1';
12
13 Vpart[d, part] = result;
  
```



### 4.3.281 SQRSHRUN, SQRSHRUN2

Signed saturating Rounded Shift Right Unsigned Narrow (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, right shifts each value by an immediate value, saturates the result to an unsigned integer value that is half the original width, places the final result into a vector, and writes the vector to the destination SIMD&FP register. The results are rounded. For truncated results, see *SQSHRUN*.


The *SQRSHRUN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SQRSHRUN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




`SQRSHRUN <Vb><d>, <Va><n>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
```

#### Vector



`SQRSHRUN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdim);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vb> Is the destination width specifier, encoded in "immh":

immh	<Vb>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in "immh":

immh	<Va>
0000	RESERVED
0001	H
001x	S
01xx	D
1xxx	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	RESERVED

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immb))
001x	(32-UInt(immh:immb))
01xx	(64-UInt(immh:immb))
1xxx	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize*2) operand = V[n];
3 bits(datasize) result;
4 integer round_const = if round then (1 << (shift - 1)) else 0;
5 integer element;
6 boolean sat;
7
8 for e = 0 to elements-1
9   element = (Sint(Elem[operand, e, 2*esize]) + round_const) >> shift;
10  (Elem[result, e, esize], sat) = UnsignedSatQ(element, esize);
11  if sat then FPSR.QC = '1';
12
13 Vpart[d, part] = result;
  
```

### 4.3.282 SQSHL (immediate)


Signed saturating Shift Left (immediate). This instruction reads each vector element in the source SIMD&FP register, shifts each result by an immediate value, places the final result in a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see *UQRSHL*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQSHL <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 integer esize = 8 << HighestSetBit(immh);
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = UInt(immh:immb) - esize;
10
11 boolean src_unsigned;
12 boolean dst_unsigned;
13 case op:U of
14     when '00' UNDEFINED;
15     when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
16     when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
17     when '11' src_unsigned = TRUE; dst_unsigned = TRUE;
    
```

#### Vector



SQSHL <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = UInt(immh:immb) - esize;
11
12 boolean src_unsigned;
13 boolean dst_unsigned;
14 case op:U of
15     when '00' UNDEFINED;
16     when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
17     when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
18     when '11' src_unsigned = TRUE; dst_unsigned = TRUE;
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the left shift amount, in the range 0 to the operand width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean sat;
6
7  for e = 0 to elements-1
8      element = Int(Elem[operand, e, esize], src_unsigned) << shift;
9      (Elem[result, e, esize], sat) = SatQ(element, esize, dst_unsigned);
10     if sat then FPSR.QC = '1';
11
12  V[d] = result;

```

### 4.3.283 SQSHL (register)

Signed saturating Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts each element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.


If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are truncated. For rounded results, see *SQRSHL*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;
    
```

#### Vector



SQSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12   shift = SInt(Elem[operand2, e, esize]<7:0>);
13   if rounding then
14     round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15   element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16   if saturating then
17     (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18     if sat then FPSR.QC = '1';
19   else
20     Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;

```

### 4.3.284 SQSHLU


Signed saturating Shift Left Unsigned (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, shifts each value by an immediate value, saturates the shifted result to an unsigned integer value, places the result in a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see *UQRSHL*.

If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQSHLU <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 integer esize = 8 << HighestSetBit(immh);
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = UInt(immh:immb) - esize;
10
11 boolean src_unsigned;
12 boolean dst_unsigned;
13 case op:U of
14     when '00' UNDEFINED;
15     when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
16     when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
17     when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

```

#### Vector



SQSHLU <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = UInt(immh:immb) - esize;
11
12 boolean src_unsigned;
13 boolean dst_unsigned;
14 case op:U of
15     when '00' UNDEFINED;
16     when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
17     when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
18     when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

```

#### Assembler Symbols



<V> Is a width specifier, encoded in "immh":

immh	<V>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the left shift amount, in the range 0 to the operand width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean sat;
6
7  for e = 0 to elements-1
8      element = Int(Elem[operand, e, esize], src_unsigned) << shift;
9      (Elem[result, e, esize], sat) = SatQ(element, esize, dst_unsigned);
10     if sat then FPSR.QC = '1';
11
12  V[d] = result;

```

### 4.3.285 SQSHRN, SQSHRN2

Signed saturating Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts and truncates each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are signed integer values. The destination vector elements are half as long as the source vector elements. For rounded results, see *SQSRSHRN*.


The *SQSHRN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SQSHRN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQSHRN <Vb><d>, <Va><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Vector



SQSHRN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimn);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE <a href="#">Advanced SIMD modified immediate</a>
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE <a href="#">Advanced SIMD modified immediate</a>
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vb> Is the destination width specifier, encoded in "immh":

immh	<Vb>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in "immh":

immh	<Va>
0000	RESERVED
0001	H
001x	S
01xx	D
1xxx	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	RESERVED

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immb))
001x	(32-UInt(immh:immb))
01xx	(64-UInt(immh:immb))
1xxx	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize*2) operand = V[n];
3  bits(datasize) result;
4  integer round_const = if round then (1 << (shift - 1)) else 0;
5  integer element;
6  boolean sat;
7
8  for e = 0 to elements-1
9    element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
10   (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
11   if sat then FPSR.QC = '1';
12
13  Vpart[d, part] = result;

```

### 4.3.286 SQSHRUN, SQSHRUN2

Signed saturating Shift Right Unsigned Narrow (immediate). This instruction reads each signed integer value in the vector of the source SIMD&FP register, right shifts each value by an immediate value, saturates the result to an unsigned integer value that is half the original width, places the final result into a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see *SQRSHRUN*.


The *SQSHRUN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SQSHRUN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




`SQSHRUN <Vb><d>, <Va><n>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
```

#### Vector



`SQSHRUN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vb> Is the destination width specifier, encoded in "immh":

immh	<Vb>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in "immh":

immh	<Va>
0000	RESERVED
0001	H
001x	S
01xx	D
1xxx	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	RESERVED

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immb))
001x	(32-UInt(immh:immb))
01xx	(64-UInt(immh:immb))
1xxx	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize*2) operand = V[n];
3 bits(datasize) result;
4 integer round_const = if round then (1 << (shift - 1)) else 0;
5 integer element;
6 boolean sat;
7
8 for e = 0 to elements-1
9   element = (Sint(Elem[operand, e, 2*esize]) + round_const) >> shift;
10  (Elem[result, e, esize], sat) = UnsignedSatQ(element, esize);
11  if sat then FPSR.QC = '1';
12
13 Vpart[d, part] = result;
  
```

### 4.3.287 SQSUB


Signed saturating Subtract. This instruction subtracts the element values of the second source SIMD&FP register from the corresponding element values of the first source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SQSUB <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
```

#### Vector



SQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":



size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  integer diff;
8  boolean sat;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     diff = element1 - element2;
14     (Elem[result, e, esize], sat) = SatQ(diff, esize, unsigned);
15     if sat then FPSR.QC = '1';
16
17 V[d] = result;
  
```

### 4.3.288 SQXTN, SQXTN2

Signed saturating extract Narrow. This instruction reads each vector element from the source SIMD&FP register, saturates the value to half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements. All the values in this instruction are signed integer values.


If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQXTN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SQXTN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)


#### Scalar



```
SQXTN <Vb><d>, <Va><n>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer part = 0;
8 integer elements = 1;
9
10 boolean unsigned = (U == '1');
```

#### Vector



```
SQXTN{2}<Vd>.<Tb>, <Vn>.<Ta>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = 64;
7 integer part = UInt(Q);
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

<b>Q</b>	<b>2</b>
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vb> Is the destination width specifier, encoded in "size":

size	<Vb>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Va> Is the source width specifier, encoded in "size":

size	<Va>
00	H
01	S
10	D
11	RESERVED

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand = V[n];
3  bits(datasize) result;
4  bits(2*esize) element;
5  boolean sat;
6
7  for e = 0 to elements-1
8      element = Elem[operand, e, 2*esize];
9      (Elem[result, e, esize], sat) = SatQ(Int(element, unsigned), esize, unsigned);
10     if sat then FPSR.QC = '1';
11
12  Vpart[d, part] = result;
```

### 4.3.289 SQXTUN, SQXTUN2

Signed saturating extract Unsigned Narrow. This instruction reads each signed integer value in the vector of the source SIMD&FP register, saturates the value to an unsigned integer value that is half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements.


If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The *SQXTUN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SQXTUN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*SQXTUN* <Vb><d>, <Va><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer part = 0;
8 integer elements = 1;
    
```

#### Vector



*SQXTUN*{2}<Vd>.<Tb>, <Vn>.<Ta>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = 64;
7 integer part = UInt(Q);
8 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

<b>Q</b>	<b>2</b>
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vb> Is the destination width specifier, encoded in "size":

size	<Vb>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Va> Is the source width specifier, encoded in "size":

size	<Va>
00	H
01	S
10	D
11	RESERVED

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand = V[n];
3  bits(datasize) result;
4  bits(2*esize) element;
5  boolean sat;
6
7  for e = 0 to elements-1
8    element = Elem[operand, e, 2*esize];
9    (Elem[result, e, esize], sat) = UnsignedSatQ(SInt(element), esize);
10   if sat then FPSR.QC = '1';
11
12  Vpart[d, part] = result;
  
```

### 4.3.290 SRHADD

Signed Rounding Halving Add. This instruction adds corresponding signed integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are rounded. For truncated results, see *SHADD*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SRHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7
8 for e = 0 to elements-1
9     element1 = Int(Elem[operand1, e, esize], unsigned);
10    element2 = Int(Elem[operand2, e, esize], unsigned);
11    Elem[result, e, esize] = (element1 + element2 + 1) <:esize:1>;
12
13 V[d] = result;
```

### 4.3.291 SRI

Shift Right and Insert (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each vector element by an immediate value, and inserts the result into the corresponding vector element in the destination SIMD&FP register such that the new zero bits created by the shift are not inserted but retain their existing value. Bits shifted out of the right of each vector element of the source register are lost.


The following figure shows an example of the operation of shift right by 3 for an 8-bit vector element.



Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SRI <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immb);
    
```

#### Vector



SRI <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdim);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immb);
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2 = V[d];
4  bits(datasize) result;
5  bits(esize) mask = LSR(Ones(esize), shift);
6  bits(esize) shifted;
7
8  for e = 0 to elements-1
9      shifted = LSR(Elem[operand, e, esize], shift);
10     Elem[result, e, esize] = (Elem[operand2, e, esize] AND NOT(mask)) OR shifted;
11 V[d] = result;

```



### 4.3.292 SRSHL


Signed Rounding Shift Left (register). This instruction takes each signed integer value in the vector of the first source SIMD&FP register, shifts it by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a rounding right shift. For a truncating shift, see *SSHL*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SRSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;
    
```

#### Vector



SRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12     shift = SInt(Elem[operand2, e, esize]<7:0>);
13     if rounding then
14         round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15     element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16     if saturating then
17         (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18         if sat then FPSR.QC = '1';
19     else
20         Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;
  
```


### 4.3.293 SRRSHR

Signed Rounding Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, places the final result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are rounded. For truncated results, see *SSHR*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SRRSHR <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



SRRSHR <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immb);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<b>&lt;V&gt;</b>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;
```


### 4.3.294 SRSRA

Signed Rounding Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are rounded. For truncated results, see *SSRA*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SRSRA <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



SRSRA <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immb);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) operand2;
4 bits(datasize) result;
5 integer round_const = if round then (1 << (shift - 1)) else 0;
6 integer element;
7
8 operand2 = if accumulate then V[d] else Zeros();
9 for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13 V[d] = result;
  
```

### 4.3.295 SSSL


Signed Shift Left (register). This instruction takes each signed integer value in the vector of the first source SIMD&FP register, shifts each value by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a truncating right shift. For a rounding shift, see *SRSHL*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;
    
```

#### Vector



SSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12     shift = SInt(Elem[operand2, e, esize]<7:0>);
13     if rounding then
14         round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15     element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16     if saturating then
17         (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18         if sat then FPSR.QC = '1';
19     else
20         Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;
  
```




### 4.3.296 SSHLL, SSHLL2

Signed Shift Left Long (immediate). This instruction reads each vector element from the source SIMD&FP register, left shifts each vector element by the specified shift amount, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The `SSHLL` instruction extracts vector elements from the lower half of the source register, while the `SSHLL2` instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias `SXTL`, `SXTL2`.



```
SSHLL{2}<Vd>.<Ta>, <Vn>.<Tb>, #<shift>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = UInt(immh:immb) - esize;
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<shift> Is the left shift amount, in the range 0 to the source element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(UInt (immh:immb) - 8)
001x	(UInt (immh:immb) - 16)
01xx	(UInt (immh:immb) - 32)
1xxx	RESERVED

#### Alias Conditions

Alias	Is preferred when
SXTL, SXTL2	immb == '000' && BitCount (immh) == 1

#### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = Vpart[n, part];
3  bits(datasize*2) result;
4  integer element;
5
6  for e = 0 to elements-1
7    element = Int (Elem[operand, e, esize], unsigned) << shift;
8    Elem[result, e, 2*esize] = element<2*esize-1:0>;
9
10 V[d] = result;
```


### 4.3.297 SSHR

Signed Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, places the final result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are truncated. For rounded results, see *SRSHR*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SSHR <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



SSHR <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immb);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;
    
```


### 4.3.298 SSRA

Signed Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are signed integer values. The results are truncated. For rounded results, see *SRSRA*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SSRA <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immh);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



SSRA <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immh);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;
```

### 4.3.299 SSUBL, SSUBL2

**Signed Subtract Long.** This instruction subtracts each vector element in the lower or upper half of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are signed integer values. The destination vector elements are twice as long as the source vector elements.

The `SSUBL` instruction extracts each source vector from the lower half of each source register, while the `SSUBL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SSUBL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) result;
5 integer element1;
6 integer element2;
7 integer sum;
8
9 for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18 V[d] = result;
```




### 4.3.300 SSUBW, SSUBW2

**Signed Subtract Wide.** This instruction subtracts each vector element in the lower or upper half of the second source SIMD&FP register from the corresponding vector element in the first source SIMD&FP register, places the result in a vector, and writes the vector to the SIMD&FP destination register. All the values in this instruction are signed integer values.

The `SSUBW` instruction extracts the second source vector from the lower half of the second source register, while the `SSUBW2` instruction extracts the second source vector from the upper half of the second source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`SSUBW{2}<Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

**Operation**

```
1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(datasize) operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, 2*esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18 V[d] = result;
```


### 4.3.301 ST1 (multiple structures)

Store multiple single-element structures from one, two, three, or four registers. This instruction stores elements to memory from one, two, three, or four SIMD&FP registers, without interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### One register (opcode == 0111)

```
ST1 { <Vt>.<T> }, [ <Xn|SP> ] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T> }, [ <Cn|CSP> ] // (PSTATE.C64 == '1')
```

#### Two registers (opcode == 1010)

```
ST1 { <Vt>.<T>, <Vt2>.<T> }, [ <Xn|SP> ] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T> }, [ <Cn|CSP> ] // (PSTATE.C64 == '1')
```

#### Three registers (opcode == 0110)

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [ <Xn|SP> ] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [ <Cn|CSP> ] // (PSTATE.C64 == '1')
```


#### Four registers (opcode == 0010)

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [ <Xn|SP> ] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [ <Cn|CSP> ] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### One register, immediate offset (Rm == 11111 && opcode == 0111)

```
ST1 { <Vt>.<T> }, [ <Xn|SP> ], <imm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T> }, [ <Cn|CSP> ], <imm> // (PSTATE.C64 == '1')
```

#### One register, register offset (Rm != 11111 && opcode == 0111)

```
ST1 { <Vt>.<T> }, [ <Xn|SP> ], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T> }, [ <Cn|CSP> ], <Xm> // (PSTATE.C64 == '1')
```

#### Two registers, immediate offset (Rm == 11111 && opcode == 1010)

```
ST1 { <Vt>.<T>, <Vt2>.<T> }, [ <Xn|SP> ], <imm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T> }, [ <Cn|CSP> ], <imm> // (PSTATE.C64 == '1')
```

**Two registers, register offset (Rm != 11111 && opcode == 1010)**

```
ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**Three registers, immediate offset (Rm == 11111 && opcode == 0110)**

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

**Three registers, register offset (Rm != 11111 && opcode == 0110)**

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**Four registers, immediate offset (Rm == 11111 && opcode == 0010)**

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

**Four registers, register offset (Rm != 11111 && opcode == 0010)**

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

<Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> For the one register, immediate offset variant: is the post-index immediate offset, encoded

in"Q":

Q	<imm>
0	#8
1	#16

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in"Q":

Q	<imm>
0	#16
1	#32

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in"Q":

Q	<imm>
0	#24
1	#48

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in"Q":

Q	<imm>
0	#32
1	#64

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10   when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11   when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12   when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13   when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14   when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15   when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16   when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17   otherwise UNDEFINED;
18
19 // .LD format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18   for e = 0 to elements-1
19     tt = (t + r) MOD 32;

```

```
20     for s = 0 to selem-1
21         rval = V[tt];
22         if memop == MemOp_LOAD then
23             Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24             V[tt] = rval;
25         else // memop == MemOp_STORE
26             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27             offs = offs + ebytes;
28             tt = (tt + 1) MOD 32;
29
30 if wback then
31     if m != 31 then
32         offs = X[m];
33     BaseReg[n] = VAAdd(base, offs);
```


### 4.3.302 ST1 (single structure)

Store a single-element structure from one lane of one register. This instruction stores the specified element of a SIMD&FP register to memory.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 000)

```
ST1 { <Vt>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 010 && size == x0)

```
ST1 { <Vt>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 100 && size == 00)

```
ST1 { <Vt>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
ST1 { <Vt>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
ST1 { <Vt>.B }[<index>], [<Xn|SP>], #1 // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.B }[<index>], [<Cn|CSP>], #1 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 000)

```
ST1 { <Vt>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
ST1 { <Vt>.H }[<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.H }[<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

**16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)**

```
ST1 { <Vt>.H } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.H } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)**

```
ST1 { <Vt>.S } [<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.S } [<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)**

```
ST1 { <Vt>.S } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.S } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)**

```
ST1 { <Vt>.D } [<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.D } [<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)**

```
ST1 { <Vt>.D } [<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST1 { <Vt>.D } [<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```
1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12   when 0
13    index = UInt(Q:S:size); // B[0-15]
14   when 1
```



```

15     if size<0> == '1' then UNDEFINED;
16     index = UInt(Q:S:size<1>); // H[0-7]
17     when 2
18     if size<1> == '1' then UNDEFINED;
19     if size<0> == '0' then
20         index = UInt(Q:S); // S[0-3]
21     else
22         if S == '1' then UNDEFINED;
23         index = UInt(Q); // D[0-1]
24         scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(64) address;
4  bits(64) offs;
5  bits(128) rval;
6  bits(esize) element;
7  constant integer ebytes = esize DIV 8;
8
9  VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12     VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14     VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18     // load and replicate to all elements
19     for s = 0 to selem-1
20         element = Mem[address + offs, ebytes, AccType_VEC];
21         // replicate to fill 128- or 64-bit register
22         V[t] = Replicate(element, datasize DIV esize);
23         offs = offs + ebytes;
24         t = (t + 1) MOD 32;
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             offs = offs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         offs = X[m];
42         BaseReg[n] = VAdd(base, offs);

```


### 4.3.303 ST2 (multiple structures)

Store multiple 2-element structures from two registers. This instruction stores multiple 2-element structures from two SIMD&FP registers to memory, with interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.

<imm> Is the post-index immediate offset, encoded in "Q":

Q	<imm>
0	#16
1	#32

<Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10   when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11   when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12   when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13   when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14   when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15   when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16   when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17   otherwise UNDEFINED;
18
19 // .LD format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12   VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VACheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18   for e = 0 to elements-1
19     tt = (t + r) MOD 32;
20     for s = 0 to selem-1
21       rval = V[tt];
22       if memop == MemOp_LOAD then
23         Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24         V[tt] = rval;
25       else // memop == MemOp_STORE
26         Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27       offs = offs + ebytes;
28       tt = (tt + 1) MOD 32;
29
30 if wback then
31   if m != 31 then
32     offs = X[m];
33   BaseReg[n] = VAAdd(base, offs);

```


### 4.3.304 ST2 (single structure)

Store single 2-element structure from one lane of two registers. This instruction stores a 2-element structure to memory from corresponding elements of two SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 000)

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 010 && size == x0)

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 100 && size == 00)

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 100 && S == 0 && size == 01)

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 000)

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], #2 // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>], #2 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 000)

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 010 && size == x0)

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

**16-bit, register offset (Rm != 11111 && opcode == 010 && size == x0)**

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 100 && size == 00)**

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 100 && size == 00)**

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 100 && S == 0 && size == 01)**

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>], #16 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 100 && S == 0 && size == 01)**

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```
1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7     when 3
8         // load and replicate
9         if L == '0' || S == '1' then UNDEFINED;
10        scale = UInt(size);
```

```

11     replicate = TRUE;
12     when 0
13         index = UInt(Q:S:size);           // B[0-15]
14     when 1
15         if size<0> == '1' then UNDEFINED;
16         index = UInt(Q:S:size<1>);       // H[0-7]
17     when 2
18         if size<1> == '1' then UNDEFINED;
19         if size<0> == '0' then
20             index = UInt(Q:S);           // S[0-3]
21         else
22             if S == '1' then UNDEFINED;
23             index = UInt(Q);             // D[0-1]
24             scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(64) address;
4  bits(64) offs;
5  bits(128) rval;
6  bits(esize) element;
7  constant integer ebytes = esize DIV 8;
8
9  VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12     VCheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14     VCheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18     // load and replicate to all elements
19     for s = 0 to selem-1
20         element = Mem[address + offs, ebytes, AccType_VEC];
21         // replicate to fill 128- or 64-bit register
22         V[t] = Replicate(element, datasize DIV esize);
23         offs = offs + ebytes;
24         t = (t + 1) MOD 32;
25 else
26     // load/store one element per register
27     for s = 0 to selem-1
28         rval = V[t];
29         if memop == MemOp_LOAD then
30             // insert into one lane of 128-bit register
31             Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32             V[t] = rval;
33         else // memop == MemOp_STORE
34             // extract from one lane of 128-bit register
35             Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36             offs = offs + ebytes;
37             t = (t + 1) MOD 32;
38
39 if wback then
40     if m != 31 then
41         offs = X[m];
42         BaseReg[n] = VAdd(base, offs);

```


### 4.3.305 ST3 (multiple structures)

Store multiple 3-element structures from three registers. This instruction stores multiple 3-element structures to memory from three SIMD&FP registers, with interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> Is the post-index immediate offset, encoded in "Q":

Q	<imm>
0	#24
1	#48

- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10 when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11 when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12 when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13 when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14 when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15 when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16 when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17 otherwise UNDEFINED;
18
19 // .1D format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12     VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14     VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18     for e = 0 to elements-1
19         tt = (t + r) MOD 32;
20         for s = 0 to selem-1
21             rval = V[tt];
22             if memop == MemOp_LOAD then
23                 Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24                 V[tt] = rval;
25             else // memop == MemOp_STORE
26                 Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
27             offs = offs + ebytes;
28             tt = (tt + 1) MOD 32;
29
30 if wback then
31     if m != 31 then
32         offs = X[m];

```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
33 BaseReg[n] = VAdd(base, offs);
```


### 4.3.306 ST3 (single structure)

Store single 3-element structure from one lane of three registers. This instruction stores a 3-element structure to memory from corresponding elements of three SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 001)

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 011 && size == x0)

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 101 && size == 00)

```
ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3 // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], #3 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 001)

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], #6 // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], #6 // (PSTATE.C64 == '1')
```

**16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)**

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)**

```
ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], #12 // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>], #12 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)**

```
ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)**

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], #24 // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>], #24 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)**

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

```
1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>:R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7     when 3
```

```

8      // load and replicate
9      if L == '0' || S == '1' then UNDEFINED;
10     scale = UInt(size);
11     replicate = TRUE;
12     when 0
13         index = UInt(Q:S:size);          // B[0-15]
14     when 1
15         if size<0> == '1' then UNDEFINED;
16         index = UInt(Q:S:size<1>);     // H[0-7]
17     when 2
18         if size<1> == '1' then UNDEFINED;
19         if size<0> == '0' then
20             index = UInt(Q:S);         // S[0-3]
21         else
22             if S == '1' then UNDEFINED;
23             index = UInt(Q);           // D[0-1]
24             scale = 3;
25
26     MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27     integer datasize = if Q == '1' then 128 else 64;
28     integer esize = 8 << scale;

```

### Operation

```

1     CheckFPAdvSIMDEnabled64();
2
3     bits(64) address;
4     bits(64) offs;
5     bits(128) rval;
6     bits(esize) element;
7     constant integer ebytes = esize DIV 8;
8
9     VirtualAddress base = BaseReg[n];
10    address = VAddress(base);
11    if replicate || memop == MemOp_LOAD then
12        VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13    else
14        VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16    offs = Zeros();
17    if replicate then
18        // load and replicate to all elements
19        for s = 0 to selem-1
20            element = Mem[address + offs, ebytes, AccType_VEC];
21            // replicate to fill 128- or 64-bit register
22            V[t] = Replicate(element, datasize DIV esize);
23            offs = offs + ebytes;
24            t = (t + 1) MOD 32;
25    else
26        // load/store one element per register
27        for s = 0 to selem-1
28            rval = V[t];
29            if memop == MemOp_LOAD then
30                // insert into one lane of 128-bit register
31                Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32                V[t] = rval;
33            else // memop == MemOp_STORE
34                // extract from one lane of 128-bit register
35                Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36            offs = offs + ebytes;
37            t = (t + 1) MOD 32;
38
39    if wback then
40        if m != 31 then
41            offs = X[m];
42            BaseReg[n] = VAAdd(base, offs);

```


### 4.3.307 ST4 (multiple structures)

Store multiple 4-element structures from four registers. This instruction stores multiple 4-element structures to memory from four SIMD&FP registers, with interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset




```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### Immediate offset (Rm == 11111)

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <imm> // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <imm> // (PSTATE.C64 == '1')
```

#### Register offset (Rm != 11111)

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

#### Assembler Symbols

<Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1

modulo 32.

- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> Is the post-index immediate offset, encoded in "Q":

Q	<imm>
0	#32
1	#64

- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### Shared Decode

```

1 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
2 integer datasize = if Q == '1' then 128 else 64;
3 integer esize = 8 << UInt(size);
4 integer elements = datasize DIV esize;
5
6 integer rpt; // number of iterations
7 integer selem; // structure elements
8
9 case opcode of
10   when '0000' rpt = 1; selem = 4; // LD/ST4 (4 registers)
11   when '0010' rpt = 4; selem = 1; // LD/ST1 (4 registers)
12   when '0100' rpt = 1; selem = 3; // LD/ST3 (3 registers)
13   when '0110' rpt = 3; selem = 1; // LD/ST1 (3 registers)
14   when '0111' rpt = 1; selem = 1; // LD/ST1 (1 register)
15   when '1000' rpt = 1; selem = 2; // LD/ST2 (2 registers)
16   when '1010' rpt = 2; selem = 1; // LD/ST1 (2 registers)
17   otherwise UNDEFINED;
18
19 // .LD format only permitted with LD1 & ST1
20 if size:Q == '110' && selem != 1 then UNDEFINED;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(datasize) rval;
6 integer tt;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if memop == MemOp_LOAD then
12   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VCheckAddress(base, address, rpt * elements * selem * ebytes, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 for r = 0 to rpt-1
18   for e = 0 to elements-1
19     tt = (t + r) MOD 32;
20     for s = 0 to selem-1
21       rval = V[tt];
22       if memop == MemOp_LOAD then
23         Elem[rval, e, esize] = Mem[address + offs, ebytes, AccType_VEC];
24       else // memop == MemOp_STORE
25         Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, e, esize];
26       offs = offs + ebytes;
27       tt = (tt + 1) MOD 32;
28

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
29
30 if wback then
31     if m != 31 then
32         ofs = X[m];
33     BaseReg[n] = VAdd(base, ofs);
```


### 4.3.308 ST4 (single structure)

Store single 4-element structure from one lane of four registers. This instruction stores a 4-element structure to memory from corresponding elements of four SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [No offset](#) and [Post-index](#)

#### No offset



#### 8-bit (opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 16-bit (opcode == 011 && size == x0)

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

#### 32-bit (opcode == 101 && size == 00)

```
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```


#### 64-bit (opcode == 101 && S == 0 && size == 01)

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = integer UNKNOWN;
4 boolean wback = FALSE;
```

#### Post-index



#### 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], #4 // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>], #4 // (PSTATE.C64 == '1')
```

#### 8-bit, register offset (Rm != 11111 && opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

#### 16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], #8 // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], #8 // (PSTATE.C64 == '1')
```



**16-bit, register offset (Rm != 11111 && opcode == 011 && size == x0)**

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)**

```
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], #16 // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Cn|CSP>], #16 // (PSTATE.C64 == '1')
```

**32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)**

```
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

**64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size == 01)**

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], #32 // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>], #32 // (PSTATE.C64 == '1')
```

**64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size == 01)**

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], <Xm> // (PSTATE.C64 == '0')
```

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Cn|CSP>], <Xm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 boolean wback = TRUE;
```

**Assembler Symbols**

- <Vt> Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Vt2> Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.
- <Vt3> Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.
- <Vt4> Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.
- <index> For the 8-bit variant: is the element index, encoded in "Q:S:size".  
For the 16-bit variant: is the element index, encoded in "Q:S:size<1>".  
For the 32-bit variant: is the element index, encoded in "Q:S".  
For the 64-bit variant: is the element index, encoded in "Q".
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

**Shared Decode**

Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions

```

1 integer scale = UInt(opcode<2:1>);
2 integer selem = UInt(opcode<0>;R) + 1;
3 boolean replicate = FALSE;
4 integer index;
5
6 case scale of
7   when 3
8     // load and replicate
9     if L == '0' || S == '1' then UNDEFINED;
10    scale = UInt(size);
11    replicate = TRUE;
12   when 0
13    index = UInt(Q:S:size); // B[0-15]
14   when 1
15    if size<0> == '1' then UNDEFINED;
16    index = UInt(Q:S:size<1>); // H[0-7]
17   when 2
18    if size<1> == '1' then UNDEFINED;
19    if size<0> == '0' then
20      index = UInt(Q:S); // S[0-3]
21    else
22      if S == '1' then UNDEFINED;
23      index = UInt(Q); // D[0-1]
24      scale = 3;
25
26 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
27 integer datasize = if Q == '1' then 128 else 64;
28 integer esize = 8 << scale;

```

### Operation

```


1 CheckFPAdvSIMDEnabled64();
2
3 bits(64) address;
4 bits(64) offs;
5 bits(128) rval;
6 bits(esize) element;
7 constant integer ebytes = esize DIV 8;
8
9 VirtualAddress base = BaseReg[n];
10 address = VAddress(base);
11 if replicate || memop == MemOp_LOAD then
12   VACheckAddress(base, address, ebytes * selem, CAP_PERM_LOAD, AccType_VEC);
13 else
14   VACheckAddress(base, address, ebytes * selem, CAP_PERM_STORE, AccType_VEC);
15
16 offs = Zeros();
17 if replicate then
18   // load and replicate to all elements
19   for s = 0 to selem-1
20     element = Mem[address + offs, ebytes, AccType_VEC];
21     // replicate to fill 128- or 64-bit register
22     V[t] = Replicate(element, datasize DIV esize);
23     offs = offs + ebytes;
24     t = (t + 1) MOD 32;
25 else
26   // load/store one element per register
27   for s = 0 to selem-1
28     rval = V[t];
29     if memop == MemOp_LOAD then
30       // insert into one lane of 128-bit register
31       Elem[rval, index, esize] = Mem[address + offs, ebytes, AccType_VEC];
32       V[t] = rval;
33     else // memop == MemOp_STORE
34       // extract from one lane of 128-bit register
35       Mem[address + offs, ebytes, AccType_VEC] = Elem[rval, index, esize];
36       offs = offs + ebytes;
37       t = (t + 1) MOD 32;
38
39 if wback then
40   if m != 31 then
41     offs = X[m];
42     BaseReg[n] = VAAdd(base, offs);

```

### 4.3.309 STNP (SIMD&FP)

Store Pair of SIMD&FP registers, with Non-temporal hint. This instruction stores a pair of SIMD&FP registers to memory, issuing a hint to the memory system that the access is non-temporal. The address used for the store is calculated from an address from a base register value and an immediate offset. For information about non-temporal pair instructions, see *Load/Store SIMD and Floating-point Non-temporal pair*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 32-bit (opc == 00)

```
STNP <St1>, <St2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STNP <St1>, <St2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 01)

```
STNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STNP <Dt1>, <Dt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

#### 128-bit (opc == 10)

```
STNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STNP <Qt1>, <Qt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

#### Assembler Symbols

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.  
For the 128-bit variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

#### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
4 AccType acctype = AccType_VECSTREAM;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if opc == '11' then UNDEFINED;
7 integer scale = 2 + UInt(opc);
8 integer datasize = 8 << scale;
9 bits(64) offset = LSL(SignExtend(imm7, 64), scale);

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) data1;
4 bits(datasize) data2;
5 constant integer dbytes = datasize DIV 8;
6 boolean rt_unknown = FALSE;
7
8 if memop == MemOp_LOAD && t == t2 then
9   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
10  assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11  case c of
12    when Constraint_UNKNOWN   rt_unknown = TRUE;    // result is UNKNOWN
13    when Constraint_UNDEF     UNDEFINED;
14    when Constraint_NOP       EndOfInstruction();
15
16  VirtualAddress base = BaseReg[n];
17  bits(64) address = VAddress(base);
18  if ! postindex then
19    address = address + offset;
20
21  case memop of
22    when MemOp_STORE
23      VCheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
24      data1 = V[t];
25      data2 = V[t2];
26      Mem[address + 0      , dbytes, acctype] = data1;
27      Mem[address + dbytes, dbytes, acctype] = data2;
28
29    when MemOp_LOAD
30      VCheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
31      data1 = Mem[address + 0      , dbytes, acctype];
32      data2 = Mem[address + dbytes, dbytes, acctype];
33      if rt_unknown then
34        data1 = bits(datasize) UNKNOWN;
35        data2 = bits(datasize) UNKNOWN;
36        V[t] = data1;
37        V[t2] = data2;
38
39  if wback then
40    base = VAdd(base, offset);
41
42    BaseReg[n] = base;

```


### 4.3.310 STP (SIMD&FP)

Store Pair of SIMD&FP registers. This instruction stores a pair of SIMD&FP registers to memory. The address used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Signed offset](#)

#### Post-index



#### 32-bit (opc == 00)

```
STP <St1>, <St2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STP <St1>, <St2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 01)

```
STP <Dt1>, <Dt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STP <Dt1>, <Dt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```


#### 128-bit (opc == 10)

```
STP <Qt1>, <Qt2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STP <Qt1>, <Qt2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
```

#### Pre-index



#### 32-bit (opc == 00)

```
STP <St1>, <St2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STP <St1>, <St2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

#### 64-bit (opc == 01)

```
STP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STP <Dt1>, <Dt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```


#### 128-bit (opc == 10)

```
STP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STP <Qt1>, <Qt2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
```

#### Signed offset



### 32-bit (opc == 00)

```
STP <St1>, <St2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STP <St1>, <St2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 64-bit (opc == 01)

```
STP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STP <Dt1>, <Dt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

### 128-bit (opc == 10)

```
STP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STP <Qt1>, <Qt2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
```

### Assembler Symbols

- <Dt1> Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt2> Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Qt1> Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt2> Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <St1> Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St2> Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <imm> For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.  
For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.  
For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.  
For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.  
For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.  
For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

### Shared Decode

```
1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer t2 = UInt(Rt2);
```

Chapter 4. Instruction definitions  
4.3. SIMD&FP instructions

```
4 AccType acctype = AccType_VEC;
5 MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
6 if opc == '11' then UNDEFINED;
7 integer scale = 2 + UInt(opc);
8 integer datasize = 8 << scale;
9 bits(64) offset = LSL(SignExtend(imm7, 64), scale);
```

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2
3 bits(datasize) data1;
4 bits(datasize) data2;
5 constant integer dbytes = datasize DIV 8;
6 boolean rt_unknown = FALSE;
7
8 if memop == MemOp_LOAD && t == t2 then
9     Constraint c = ConstraintUnpredictable(Unpredictable_LDPOVERLAP);
10    assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
13        when Constraint_UNDEF       UNDEFINED;
14        when Constraint_NOP         EndOfInstruction();
15
16    VirtualAddress base = BaseReg[n];
17    bits(64) address = VAddress(base);
18    if ! postindex then
19        address = address + offset;
20
21    case memop of
22        when MemOp_STORE
23            VACheckAddress(base, address, dbytes * 2, CAP_PERM_STORE, acctype);
24            data1 = V[t];
25            data2 = V[t2];
26            Mem[address + 0, dbytes, acctype] = data1;
27            Mem[address + dbytes, dbytes, acctype] = data2;
28
29        when MemOp_LOAD
30            VACheckAddress(base, address, dbytes * 2, CAP_PERM_LOAD, acctype);
31            data1 = Mem[address + 0, dbytes, acctype];
32            data2 = Mem[address + dbytes, dbytes, acctype];
33            if rt_unknown then
34                data1 = bits(datasize) UNKNOWN;
35                data2 = bits(datasize) UNKNOWN;
36            V[t] = data1;
37            V[t2] = data2;
38
39    if wback then
40        base = VAAdd(base, offset);
41
42        BaseReg[n] = base;
```


### 4.3.311 STR (immediate, SIMD&FP)

Store SIMD&FP register (immediate offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: [Post-index](#), [Pre-index](#) and [Unsigned offset](#)

#### Post-index



#### 8-bit (size == 00 && opc == 00)

```
STR <Bt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <Bt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 00)

```
STR <Ht>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <Ht>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

#### 32-bit (size == 10 && opc == 00)

```
STR <St>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <St>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11 && opc == 00)

```
STR <Dt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <Dt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```


#### 128-bit (size == 00 && opc == 10)

```
STR <Qt>, [<Xn|SP>], #<sim> // (PSTATE.C64 == '0')
```

```
STR <Qt>, [<Cn|CSP>], #<sim> // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = TRUE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

#### Pre-index



#### 8-bit (size == 00 && opc == 00)

```
STR <Bt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <Bt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 00)

```
STR <Ht>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <Ht>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```



### 32-bit (size == 10 && opc == 00)

```
STR <St>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <St>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

### 64-bit (size == 11 && opc == 00)

```
STR <Dt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <Dt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```


### 128-bit (size == 00 && opc == 10)

```
STR <Qt>, [<Xn|SP>, #<sim>]! // (PSTATE.C64 == '0')
```

```
STR <Qt>, [<Cn|CSP>, #<sim>]! // (PSTATE.C64 == '1')
```

```
1 boolean wback = TRUE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

### Unsigned offset



### 8-bit (size == 00 && opc == 00)

```
STR <Bt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <Bt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 16-bit (size == 01 && opc == 00)

```
STR <Ht>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <Ht>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 32-bit (size == 10 && opc == 00)

```
STR <St>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <St>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 64-bit (size == 11 && opc == 00)

```
STR <Dt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <Dt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

### 128-bit (size == 00 && opc == 10)

```
STR <Qt>, [<Xn|SP>{, #<pimm>}] // (PSTATE.C64 == '0')
```

```
STR <Qt>, [<Cn|CSP>{, #<pimm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <sim> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
- <pimm> For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.  
For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pimm>/2.  
For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pimm>/4.  
For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pimm>/8.  
For the 128-bit variant: is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0 and encoded in the "imm12" field as <pimm>/16.

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_VEC;
4 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
5 integer datasize = 8 << scale;

```

### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(64) address;
3 bits(datasize) data;
4
5 VirtualAddress base;
6
7 base = BaseReg[n];
8 address = VAddress(base);
9
10 if ! postindex then
11     address = address + offset;
12
13 case memop of
14     when MemOp_STORE
15         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16         data = V[t];
17         Mem[address, datasize DIV 8, acctype] = data;
18
19     when MemOp_LOAD
20         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
21         data = Mem[address, datasize DIV 8, acctype];
22         V[t] = data;
23
24 if wback then
25     base = VAdd(base, offset);
26
27 BaseReg[n] = base;

```

### 4.3.312 STR (register, SIMD&FP)

Store SIMD&FP register (register offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an offset register value. The offset can be optionally shifted and extended.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 8-fsreg,STR-8-fsreg (size == 00 && opc == 00 && option != 011)

```
STR <Bt>, [<Xn|SP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '0')
```

```
STR <Bt>, [<Cn|CSP>, (<Wm>|<Xm>), <extend>{<amount>}] // (PSTATE.C64 == '1')
```

#### 8-fsreg,STR-8-fsreg (size == 00 && opc == 00 && option == 011)

```
STR <Bt>, [<Xn|SP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '0')
```

```
STR <Bt>, [<Cn|CSP>, <Xm>{, LSL <amount>}] // (PSTATE.C64 == '1')
```

#### 16-fsreg,STR-16-fsreg (size == 01 && opc == 00)

```
STR <Ht>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STR <Ht>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 32-fsreg,STR-32-fsreg (size == 10 && opc == 00)

```
STR <St>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STR <St>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 64-fsreg,STR-64-fsreg (size == 11 && opc == 00)

```
STR <Dt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STR <Dt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

#### 128-fsreg,STR-128-fsreg (size == 00 && opc == 10)

```
STR <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '0')
```

```
STR <Qt>, [<Cn|CSP>, (<Wm>|<Xm>){, <extend>{<amount>}}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 if option<1> == '0' then UNDEFINED; // sub-word index
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
- <Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
- <extend> For the 8-bit variant: is the index extend specifier, encoded in "option":

option	<extend>
010	UXTW
110	SXTW
111	SXTX

For the 128-bit, 16-bit, 32-bit and 64-bit variant: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend>
010	UXTW
011	LSL
110	SXTW
111	SXTX

- <amount> For the 8-bit variant: is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

For the 16-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#1

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#2

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#3

For the 128-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount>
0	#0
1	#4

### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 integer m = UInt(Rm);
4 AccType acctype = AccType_VEC;
5 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
```

```
6 integer datasize = 8 << scale;
```


### Operation

```
1 bits(64) offset = ExtendReg(m, extend_type, shift);
2
3 CheckFPAdvSIMDEnabled64();
4 bits(64) address;
5 bits(datasize) data;
6
7 VirtualAddress base;
8
9 base = BaseReg[n];
10 address = VAddress(base);
11
12 if ! postindex then
13     address = address + offset;
14
15 case memop of
16     when MemOp_STORE
17         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
18         data = V[t];
19         Mem[address, datasize DIV 8, acctype] = data;
20
21     when MemOp_LOAD
22         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
23         data = Mem[address, datasize DIV 8, acctype];
24         V[t] = data;
25
26 if wback then
27     base = VAAdd(base, offset);
28
29     BaseReg[n] = base;
```

### 4.3.313 STUR (SIMD&FP)

Store SIMD&FP register (unscaled offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### 8-bit (size == 00 && opc == 00)

```
STUR <Bt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')
```

```
STUR <Bt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

#### 16-bit (size == 01 && opc == 00)

```
STUR <Ht>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')
```

```
STUR <Ht>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

#### 32-bit (size == 10 && opc == 00)

```
STUR <St>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')
```

```
STUR <St>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

#### 64-bit (size == 11 && opc == 00)

```
STUR <Dt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')
```

```
STUR <Dt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

#### 128-bit (size == 00 && opc == 10)

```
STUR <Qt>, [<Xn|SP>{, #<simm>}] // (PSTATE.C64 == '0')
```

```
STUR <Qt>, [<Cn|CSP>{, #<simm>}] // (PSTATE.C64 == '1')
```

```
1 boolean wback = FALSE;
2 boolean postindex = FALSE;
3 integer scale = UInt(opc<1>:size);
4 if scale > 4 then UNDEFINED;
5 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the name of the capability register or capability stack pointer holding the base address, encoded in the "Rn" field.
- <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### Shared Decode

```

1 integer n = UInt(Rn);
2 integer t = UInt(Rt);
3 AccType acctype = AccType_VEC;
4 MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
5 integer datasize = 8 << scale;

```

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(64) address;
3 bits(datasize) data;
4
5 VirtualAddress base;
6
7 base = BaseReg[n];
8 address = VAddress(base);
9
10 if ! postindex then
11     address = address + offset;
12
13 case memop of
14     when MemOp_STORE
15         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_STORE, acctype);
16         data = V[t];
17         Mem[address, datasize DIV 8, acctype] = data;
18
19     when MemOp_LOAD
20         VCheckAddress(base, address, datasize DIV 8, CAP_PERM_LOAD, acctype);
21         data = Mem[address, datasize DIV 8, acctype];
22         V[t] = data;
23
24 if wback then
25     base = VAAdd(base, offset);
26
27 BaseReg[n] = base;

```


### 4.3.314 SUB (vector)

Subtract (vector). This instruction subtracts each vector element in the second source SIMD&FP register from the corresponding vector element in the first source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SUB <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size != '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer elements = 1;
8 boolean sub_op = (U == '1');
```

#### Vector



SUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean sub_op = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":



size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  bits(esize) element1;
6  bits(esize) element2;
7
8  for e = 0 to elements-1
9    element1 = Elem[operand1, e, esize];
10   element2 = Elem[operand2, e, esize];
11   if sub_op then
12     Elem[result, e, esize] = element1 - element2;
13   else
14     Elem[result, e, esize] = element1 + element2;
15
16  V[d] = result;
```


### 4.3.315 SUBHN, SUBHN2

Subtract returning High Narrow. This instruction subtracts each vector element in the second source SIMD&FP register from the corresponding vector element in the first source SIMD&FP register, places the most significant half of the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are signed integer values.

The results are truncated. For rounded results, see *RSUBHN*.

The *SUBHN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *SUBHN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



SUBHN{2}<Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean round = (U == '1');

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(2*datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer round_const = if round then 1 << (esize - 1) else 0;
6  bits(2*esize) element1;
7  bits(2*esize) element2;
8  bits(2*esize) sum;
9
10 for e = 0 to elements-1
11     element1 = Elem[operand1, e, 2*esize];
12     element2 = Elem[operand2, e, 2*esize];
13     if sub_op then
14         sum = element1 - element2;
15     else
16         sum = element1 + element2;
17     sum = sum + round_const;
18     Elem[result, e, esize] = sum<2*esize-1:esize>;
19
20 Vpart[d, part] = result;
```

### 4.3.316 SUQADD


Signed saturating Accumulate of Unsigned value. This instruction adds the unsigned integer values of the vector elements in the source SIMD&FP register to corresponding signed integer values of the vector elements in the destination SIMD&FP register, and writes the resulting signed integer values to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




SUQADD <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7
8 boolean unsigned = (U == '1');
```

#### Vector



SUQADD <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4
5  bits(datasize) operand2 = V[d];
6  integer op1;
7  integer op2;
8  boolean sat;
9
10 for e = 0 to elements-1
11     op1 = Int(Elem[operand, e, esize], !unsigned);
12     op2 = Int(Elem[operand2, e, esize], unsigned);
13     (Elem[result, e, esize], sat) = SatQ(op1 + op2, esize, unsigned);
14     if sat then FPSR.QC = '1';
15 V[d] = result;
  
```

### 4.3.317 SXTL, SXTL2


Signed extend Long. This instruction duplicates each vector element in the lower or upper half of the source SIMD&FP register into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are signed integer values.

The `SXTL` instruction extracts the source vector from the lower half of the source register, while the `SXTL2` instruction extracts the source vector from the upper half of the source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of `SSHLL`, `SSHLL2`. This means:

- The encodings in this description are named to match the encodings of `SSHLL`, `SSHLL2`.
- The description of `SSHLL`, `SSHLL2` gives the operational pseudocode for this instruction.



`SXTL{2}<Vd>.<Ta>, <Vn>.<Tb>`

is equivalent to

`SSHLL{2}<Vd>.<Ta>, <Vn>.<Tb>, #0`

and is the preferred disassembly when `BitCount(immh) == 1`.

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED


### **Operation**

The description of [SSHLL](#), [SSHLL2](#) gives the operational pseudocode for this instruction.

### 4.3.318 TBL

Table vector Lookup. This instruction reads each value from the vector elements in the index source SIMD&FP register, uses each result as an index to perform a lookup in a table of bytes that is described by one to four source table SIMD&FP registers, places the lookup result in a vector, and writes the vector to the destination SIMD&FP register. If an index is out of range for the table, the result for that lookup is 0. If more than one source register is used to describe the table, the first source register describes the lowest bytes of the table.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Two register table (len == 01)

```
TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B }, <Vm>.<Ta>
```

#### Three register table (len == 10)

```
TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B }, <Vm>.<Ta>
```

#### Four register table (len == 11)

```
TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B, <Vn+3>.16B }, <Vm>.<Ta>
```

#### Single register table (len == 00)

```
TBL <Vd>.<Ta>, { <Vn>.16B }, <Vm>.<Ta>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV 8;
7 integer regs = UInt(len) + 1;
8 boolean is_tbl = (op == '0');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	8B
1	16B

<Vn> For the four register table, three register table and two register table variant: is the name of the first SIMD&FP table register, encoded in the "Rn" field.

For the single register table variant: is the name of the SIMD&FP table register, encoded in the "Rn" field.

<Vn+1> Is the name of the second SIMD&FP table register, encoded as "Rn" plus 1 modulo 32.

<Vn+2> Is the name of the third SIMD&FP table register, encoded as "Rn" plus 2 modulo 32.

<Vn+3> Is the name of the fourth SIMD&FP table register, encoded as "Rn" plus 3 modulo 32.

<Vm> Is the name of the SIMD&FP index register, encoded in the "Rm" field.

#### Operation



## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) indices = V[m];
3  bits(128*regs) table = Zeros();
4  bits(datasize) result;
5  integer index;
6
7  // Create table from registers
8  for i = 0 to regs - 1
9      table<128*i+127:128*i> = V[n];
10     n = (n + 1) MOD 32;
11
12 result = if is_tbl then Zeros() else V[d];
13 for i = 0 to elements - 1
14     index = UInt(Elem[indices, i, 8]);
15     if index < 16 * regs then
16         Elem[result, i, 8] = Elem[table, index, 8];
17
18 V[d] = result;
```

### 4.3.319 TBX

Table vector lookup extension. This instruction reads each value from the vector elements in the index source SIMD&FP register, uses each result as an index to perform a lookup in a table of bytes that is described by one to four source table SIMD&FP registers, places the lookup result in a vector, and writes the vector to the destination SIMD&FP register. If an index is out of range for the table, the existing value in the vector element of the destination register is left unchanged. If more than one source register is used to describe the table, the first source register describes the lowest bytes of the table.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



#### Two register table (len == 01)

```
TBX <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B }, <Vm>.<Ta>
```

#### Three register table (len == 10)

```
TBX <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B }, <Vm>.<Ta>
```

#### Four register table (len == 11)

```
TBX <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B, <Vn+3>.16B }, <Vm>.<Ta>
```

#### Single register table (len == 00)

```
TBX <Vd>.<Ta>, { <Vn>.16B }, <Vm>.<Ta>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 integer datasize = if Q == '1' then 128 else 64;
6 integer elements = datasize DIV 8;
7 integer regs = UInt(len) + 1;
8 boolean is_tbl = (op == '0');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	8B
1	16B

<Vn> For the four register table, three register table and two register table variant: is the name of the first SIMD&FP table register, encoded in the "Rn" field.

For the single register table variant: is the name of the SIMD&FP table register, encoded in the "Rn" field.

<Vn+1> Is the name of the second SIMD&FP table register, encoded as "Rn" plus 1 modulo 32.

<Vn+2> Is the name of the third SIMD&FP table register, encoded as "Rn" plus 2 modulo 32.

<Vn+3> Is the name of the fourth SIMD&FP table register, encoded as "Rn" plus 3 modulo 32.

<Vm> Is the name of the SIMD&FP index register, encoded in the "Rm" field.

#### Operation


```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) indices = V[m];
3  bits(128*regs) table = Zeros();
4  bits(datasize) result;
5  integer index;
6
7  // Create table from registers
8  for i = 0 to regs - 1
9      table<128*i+127:128*i> = V[n];
10     n = (n + 1) MOD 32;
11
12 result = if is_tbl then Zeros() else V[d];
13 for i = 0 to elements - 1
14     index = UInt(Elem[indices, i, 8]);
15     if index < 16 * regs then
16         Elem[result, i, 8] = Elem[table, index, 8];
17
18 V[d] = result;
```

### 4.3.320 TRN1


Transpose vectors (primary). This instruction reads corresponding even-numbered vector elements from the two source SIMD&FP registers, starting at zero, places each result into consecutive elements of a vector, and writes the vector to the destination SIMD&FP register. Vector elements from the first source register are placed into even-numbered elements of the destination vector, starting at zero, while vector elements from the second source register are placed into odd-numbered elements of the destination vector.

By using this instruction with `TRN2`, a 2 x 2 matrix can be transposed.

The following figure shows an example of the operation of TRN1 and TRN2 halfword operations where `Q = 0`.



Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



TRN1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size:Q == '110' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 integer part = UInt(op);
10 integer pairs = elements DIV 2;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 for p = 0 to pairs-1
7     Elem[result, 2*p+0, esize] = Elem[operand1, 2*p+part, esize];
8     Elem[result, 2*p+1, esize] = Elem[operand2, 2*p+part, esize];
9
10 V[d] = result;
```

### 4.3.321 TRN2


Transpose vectors (secondary). This instruction reads corresponding odd-numbered vector elements from the two source SIMD&FP registers, places each result into consecutive elements of a vector, and writes the vector to the destination SIMD&FP register. Vector elements from the first source register are placed into even-numbered elements of the destination vector, starting at zero, while vector elements from the second source register are placed into odd-numbered elements of the destination vector.

By using this instruction with `TRN1`, a 2 x 2 matrix can be transposed.

The following figure shows an example of the operation of `TRN1` and `TRN2` halfword operations where `Q = 0`.



Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



TRN2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size:Q == '110' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 integer part = UInt(op);
10 integer pairs = elements DIV 2;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  for p = 0 to pairs-1
7      Elem[result, 2*p+0, esize] = Elem[operand1, 2*p+part, esize];
8      Elem[result, 2*p+1, esize] = Elem[operand2, 2*p+part, esize];
9
10 V[d] = result;
```

### 4.3.322 UABA

Unsigned Absolute difference and Accumulate. This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the elements of the vector of the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean accumulate = (ac == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 bits(esize) absdiff;
8
9 result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<esize-1:0>;
14     Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
15 V[d] = result;
```




### 4.3.323 UABAL, UABAL2

Unsigned Absolute difference and Accumulate Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, and accumulates the absolute values of the results into the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

The `UABAL` instruction extracts each source vector from the lower half of each source register, while the `UABAL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UABAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean accumulate = (op == '0');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.


### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) result;
5 integer element1;
6 integer element2;
7 bits(2*esize) absdiff;
8
9 result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<2*esize-1:0>;
14     Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
15 V[d] = result;
```

### 4.3.324 UABD

Unsigned Absolute Difference (vector). This instruction subtracts the elements of the vector of the second source SIMD&FP register from the corresponding elements of the first source SIMD&FP register, places the the absolute values of the results into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean accumulate = (ac == '1');

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 bits(esize) absdiff;
8
9 result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<esize-1:0>;
14     Elem[result, e, esize] = Elem[result, e, esize] + absdiff;
15 V[d] = result;


```

### 4.3.325 UABDL, UABDL2

Unsigned Absolute Difference Long. This instruction subtracts the vector elements in the lower or upper half of the second source SIMD&FP register from the corresponding vector elements of the first source SIMD&FP register, places the absolute value of the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

The UABDL instruction extracts each source vector from the lower half of each source register, while the UABDL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UABDL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean accumulate = (op == '0');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  bits(2*esize) absdiff;
8
9  result = if accumulate then V[d] else Zeros();
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     absdiff = Abs(element1 - element2)<2*esize-1:0>;
14     Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + absdiff;
15 V[d] = result;

```

### 4.3.326 UADALP

Unsigned Add and Accumulate Long Pairwise. This instruction adds pairs of adjacent unsigned integer values from the vector in the source SIMD&FP register and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UADALP <Vd>.<Ta>, <Vn>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV (2*esize);
8 boolean acc = (op == '1');
9 boolean unsigned = (U == '1');

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Ta>
00	0	4H
00	1	8H
01	0	2S
01	1	4S
10	0	1D
10	1	2D
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 bits(2*esize) sum;
6 integer op1;
7 integer op2;
8
9 result = if acc then V[d] else Zeros();
10 for e = 0 to elements-1
11     op1 = Int(Elem[operand, 2*e+0, esize], unsigned);

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
12     op2 = Int (Elem[operand, 2*e+1, esize], unsigned);
13     sum = (op1 + op2) <2*esize-1:0>;
14     Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;
15
16 V[d] = result;
```

### 4.3.327 UADDL, UADDL2

Unsigned Add Long (vector). This instruction adds each vector element in the lower or upper half of the first source SIMD&FP register to the corresponding vector element of the second source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

The UADDL instruction extracts each source vector from the lower half of each source register, while the UADDL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UADDL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.




**Operation**

```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18  V[d] = result;
```

### 4.3.328 UADDLP

Unsigned Add Long Pairwise. This instruction adds pairs of adjacent unsigned integer values from the vector in the source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UADDLP <Vd>.<Ta>, <Vn>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV (2*esize);
8 boolean acc = (op == '1');
9 boolean unsigned = (U == '1');

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Ta>
00	0	4H
00	1	8H
01	0	2S
01	1	4S
10	0	1D
10	1	2D
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4
5 bits(2*esize) sum;
6 integer op1;
7 integer op2;
8
9 result = if acc then V[d] else Zeros();
10 for e = 0 to elements-1
11     op1 = Int(Elem[operand, 2*e+0, esize], unsigned);

```

## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```
12   op2 = Int (Elem[operand, 2*e+1, esize], unsigned);
13   sum = (op1 + op2) <2*esize-1:0>;
14   Elem[result, e, 2*esize] = Elem[result, e, 2*esize] + sum;
15
16   V[d] = result;
```

### 4.3.329 UADDLV

Unsigned sum Long across Vector. This instruction adds every vector element in the source SIMD&FP register together, and writes the scalar result to the destination SIMD&FP register. The destination scalar is twice as long as the source vector elements. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UADDLV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	H
01	S
10	D
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 integer sum;
4
5 sum = Int(Elem[operand, 0, esize], unsigned);
6 for e = 1 to elements-1
7     sum = sum + Int(Elem[operand, e, esize], unsigned);
8
9 V[d] = sum<2*esize-1:0>;
```

### 4.3.330 UADDW, UADDW2

Unsigned Add Wide. This instruction adds the vector elements of the first source SIMD&FP register to the corresponding vector elements in the lower or upper half of the second source SIMD&FP register, places the result in a vector, and writes the vector to the SIMD&FP destination register. The vector elements of the destination register and the first source register are twice as long as the vector elements of the second source register. All the values in this instruction are unsigned integer values.

The UADDW instruction extracts vector elements from the lower half of the second source register, while the UADDW2 instruction extracts vector elements from the upper half of the second source register.

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UADDW{2}<Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

**Operation**


```
1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(datasize) operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, 2*esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18 V[d] = result;
```

### 4.3.331 UCVTF (scalar, fixed-point)

Unsigned fixed-point Convert to Floating-point (scalar). This instruction converts the unsigned value in the 32-bit or 64-bit general-purpose source register to a floating-point value using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.



#### 32-bit to half-precision (sf == 0 && ftype == 11) (ArmV8.2)

```
UCVTF <Hd>, <Wn>, #<fbits>
```

#### 32-bit to single-precision (sf == 0 && ftype == 00)

```
UCVTF <Sd>, <Wn>, #<fbits>
```

#### 32-bit to double-precision (sf == 0 && ftype == 01)

```
UCVTF <Dd>, <Wn>, #<fbits>
```

#### 64-bit to half-precision (sf == 1 && ftype == 11) (ArmV8.2)

```
UCVTF <Hd>, <Xn>, #<fbits>
```

#### 64-bit to single-precision (sf == 1 && ftype == 00)

```
UCVTF <Sd>, <Xn>, #<fbits>
```

#### 64-bit to double-precision (sf == 1 && ftype == 01)

```
UCVTF <Dd>, <Xn>, #<fbits>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9
10 case ftype of
11     when '00' fltsize = 32;
12     when '01' fltsize = 64;
13     when '10' UNDEFINED;
14     when '11'
15         if HaveFP16Ext() then
16             fltsize = 16;
17         else
18             UNDEFINED;
19
20 if sf == '0' && scale<5> == '0' then UNDEFINED;
21 integer fracbits = 64 - UInt(scale);
22
23 case opcode<2:1>:rmode of
24     when '00 11' // FCVTZ
25         rounding = FPRounding_ZERO;
26         unsigned = (opcode<0> == '1');
27         op = FPConvOp_CVT_FtoI;
28     when '01 00' // [US]CVTF
29         rounding = FPRoundingMode(FPCR);

```

```

30     unsigned = (opcode<0> == '1');
31     op = FPConvOp_CVT_ItoF;
32     otherwise
33         UNDEFINED;

```

### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
- <fbits> For the 32-bit to double-precision, 32-bit to half-precision and 32-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 32, encoded as 64 minus "scale".

For the 64-bit to double-precision, 64-bit to half-precision and 64-bit to single-precision variant: is the number of bits after the binary point in the fixed-point source, in the range 1 to 64, encoded as 64 minus "scale".

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, fracbits, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, fracbits, unsigned, FPCR, rounding);
14         V[d] = fltval;

```




### 4.3.332 UCVTF (scalar, integer)

Unsigned integer Convert to Floating-point (scalar). This instruction converts the unsigned integer value in the general-purpose source register to a floating-point value using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



**32-bit to half-precision (sf == 0 && ftype == 11)**  
 (Armv8.2)

UCVTF <Hd>, <Wn>

**32-bit to single-precision (sf == 0 && ftype == 00)**

UCVTF <Sd>, <Wn>

**32-bit to double-precision (sf == 0 && ftype == 01)**

UCVTF <Dd>, <Wn>

**64-bit to half-precision (sf == 1 && ftype == 11)**  
 (Armv8.2)

UCVTF <Hd>, <Xn>

**64-bit to single-precision (sf == 1 && ftype == 00)**

UCVTF <Sd>, <Xn>

**64-bit to double-precision (sf == 1 && ftype == 01)**

UCVTF <Dd>, <Xn>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer intsize = if sf == '1' then 64 else 32;
5 integer fltsize;
6 FPConvOp op;
7 FPRounding rounding;
8 boolean unsigned;
9 integer part;
10
11 case ftype of
12   when '00'
13     fltsize = 32;
14   when '01'
15     fltsize = 64;
16   when '10'
17     if opcode<2:1>:rmode != '11 01' then UNDEFINED;
18     fltsize = 128;
19   when '11'
20     if HaveFP16Ext() then
21       fltsize = 16;
22     else
23       UNDEFINED;
24
25 case opcode<2:1>:rmode of
26   when '00 xx' // FCVT[NPMZ][US]
27     rounding = FPDecodeRounding(rmode);
28     unsigned = (opcode<0> == '1');
29     op = FPConvOp_CVT_FtoI;

```

```

30     when '01 00' // [US]CVTF
31         rounding = FPRoundingMode(FPCR);
32         unsigned = (opcode<0> == '1');
33         op = FPConvOp_CVT_ItoF;
34     when '10 00' // FCVTA[US]
35         rounding = FPRounding_TIEAWAY;
36         unsigned = (opcode<0> == '1');
37         op = FPConvOp_CVT_FtoI;
38     when '11 00' // FMOV
39         if fltsize != 16 && fltsize != intsize then UNDEFINED;
40         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
41         part = 0;
42     when '11 01' // FMOV D[1]
43         if intsize != 64 || fltsize != 128 then UNDEFINED;
44         op = if opcode<0> == '1' then FPConvOp_MOV_ItoF else FPConvOp_MOV_FtoI;
45         part = 1;
46         fltsize = 64; // size of D[1] is 64
47     otherwise
48         UNDEFINED;

```

### Assembler Symbols

- <Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Sd> Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
- <Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2
3  bits(fltsize) fltval;
4  bits(intsize) intval;
5
6  case op of
7      when FPConvOp_CVT_FtoI
8          fltval = V[n];
9          intval = FPToFixed(fltval, 0, unsigned, FPCR, rounding);
10         X[d] = intval;
11     when FPConvOp_CVT_ItoF
12         intval = X[n];
13         fltval = FixedToFP(intval, 0, unsigned, FPCR, rounding);
14         V[d] = fltval;
15     when FPConvOp_MOV_FtoI
16         fltval = Vpart[n,part];
17         intval = ZeroExtend(fltval, intsize);
18         X[d] = intval;
19     when FPConvOp_MOV_ItoF
20         intval = X[n];
21         fltval = intval<fltsize-1:0>;
22         Vpart[d,part] = fltval;

```

### 4.3.333 UCVTF (vector, fixed-point)


Unsigned fixed-point Convert to Floating-point (vector). This instruction converts each element in a vector from fixed-point to floating-point using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




UCVTF <V><d>, <V><n>, #<fbits>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
5 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer fracbits = (esize * 2) - UInt(immh:immb);
10 boolean unsigned = (U == '1');
11 FPRounding rounding = FPRoundingMode(FPCR);

```

#### Vector



UCVTF <Vd>.<T>, <Vn>.<T>, #<fbits>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh == '000x' || (immh == '001x' && !HaveFP16Ext()) then UNDEFINED;
6 if immh<3>:Q == '10' then UNDEFINED;
7 integer esize = if immh == '1xxx' then 64 else if immh == '01xx' then 32 else 16;
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;
10
11 integer fracbits = (esize * 2) - UInt(immh:immb);
12 boolean unsigned = (U == '1');
13 FPRounding rounding = FPRoundingMode(FPCR);

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immb":

immb	<V>
000x	RESERVED
001x	H
01xx	S
1xxx	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	x	RESERVED
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <fbits> For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in "immh:immb":

immh	<fbits>
000x	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in "immh:immb":

immh	<fbits>
0000	SEE Advanced SIMD modified immediate
0001	RESERVED
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  bits(esize) element;
5
6  for e = 0 to elements-1
7      element = Elem[operand, e, esize];
8      Elem[result, e, esize] = FixedToFP(element, fracbits, unsigned, FPCR, rounding);
9
10 V[d] = result;
```

### 4.3.334 UCVTF (vector, integer)


Unsigned integer Convert to Floating-point (vector). This instruction converts each element in a vector from an unsigned integer value to a floating-point value using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: [Scalar half precision](#) , [Scalar single-precision and double-precision](#) , [Vector half precision](#) and [Vector single-precision and double-precision](#)

#### Scalar half precision (Armv8.2)




UCVTF <Hd>, <Hn>

```

1 if !HaveFP16Ext() then UNDEFINED;
2
3 integer d = UInt(Rd);
4 integer n = UInt(Rn);
5
6 integer esize = 16;
7 integer datasize = esize;
8 integer elements = 1;
9 boolean unsigned = (U == '1');
```

#### Scalar single-precision and double-precision




UCVTF <V><d>, <V><n>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 32 << UInt(sz);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
```

#### Vector half precision (Armv8.2)




UCVTF <Vd>.<T>, <Vn>.<T>

```

1  if !HaveFP16Ext() then UNDEFINED;
2
3  integer d = UInt(Rd);
4  integer n = UInt(Rn);
5
6  integer esize = 16;
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9  boolean unsigned = (U == '1');

```

### Vector single-precision and double-precision



UCVTF <Vd>.<T>, <Vn>.<T>

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if sz:Q == '10' then UNDEFINED;
5  integer esize = 32 << UInt(sz);
6  integer datasize = if Q == '1' then 128 else 64;
7  integer elements = datasize DIV esize;
8  boolean unsigned = (U == '1');

```

### Assembler Symbols

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

sz	<V>
0	S
1	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<T>
0	4H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  FPRounding rounding = FPRoundingMode(FPCR);
5  bits(esize) element;
6  for e = 0 to elements-1

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
7     element = Elem[operand, e, esize];  
8     Elem[result, e, esize] = FixedToFP(element, 0, unsigned, FPCR, rounding);  
9  
10    V[d] = result;
```

### 4.3.335 UDOT (by element)


Dot Product unsigned arithmetic (vector, by element). This instruction performs the dot product of the four 8-bit elements in each 32-bit element of the first source register with the four 8-bit elements of an indexed 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1*.DP indicates whether this instruction is supported.

#### Vector (Armv8.2)



UDOT <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<index>]

```

1 if !HaveDOTPExt() then UNDEFINED;
2 if size != '10' then UNDEFINED;
3 boolean signed = (U=='0');
4
5 integer d = UInt(Rd);
6 integer n = UInt(Rn);
7 integer m = UInt(M:Rm);
8 integer index = UInt(H:L);
9
10 integer esize = 8 << UInt(size);
11 integer datasize = if Q == '1' then 128 else 64;
12 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP third source and destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	8B
1	16B

<Vm> Is the name of the second SIMD&FP source register, encoded in the "M:Rm" fields.

<index> Is the element index, encoded in the "H:L" fields.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(128) operand2 = V[m];
4 bits(datasize) result = V[d];
5 for e = 0 to elements-1
6     integer res = 0;
7     integer element1, element2;
8     for i = 0 to 3
9         if signed then
    
```



## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions

```
10     element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
11     element2 = SInt(Elem[operand2, 4 * index + i, esize DIV 4]);
12     else
13         element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
14         element2 = UInt(Elem[operand2, 4 * index + i, esize DIV 4]);
15     res = res + element1 * element2;
16     Elem[result, e, esize] = Elem[result, e, esize] + res;
17 V[d] = result;
```

### 4.3.336 UDOT (vector)


Dot Product unsigned arithmetic (vector). This instruction performs the dot product of the four unsigned 8-bit elements in each 32-bit element of the first source register with the four unsigned 8-bit elements of the corresponding 32-bit element in the second source register, accumulating the result into the corresponding 32-bit element of the destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

From Armv8.2, this is an OPTIONAL instruction.

*ID\_AA64ISAR0\_EL1*.DP indicates whether this instruction is supported.

#### Vector (Armv8.2)



UDOT <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>

```

1 if !HaveDOTPExt() then UNDEFINED;
2 if size!= '10' then UNDEFINED;
3 boolean signed = (U=='0');
4 integer d = UInt(Rd);
5 integer n = UInt(Rn);
6 integer m = UInt(Rm);
7 integer esize = 8 << UInt(size);
8 integer datasize = if Q == '1' then 128 else 64;
9 integer elements = datasize DIV esize;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP third source and destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "Q":

Q	<Ta>
0	2S
1	4S

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "Q":

Q	<Tb>
0	8B
1	16B

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 result = V[d];
7 for e = 0 to elements-1
8     integer res = 0;
9     integer element1, element2;
10    for i = 0 to 3
11        if signed then
12            element1 = SInt(Elem[operand1, 4 * e + i, esize DIV 4]);
13            element2 = SInt(Elem[operand2, 4 * e + i, esize DIV 4]);
14        else

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
15     element1 = UInt(Elem[operand1, 4 * e + i, esize DIV 4]);
16     element2 = UInt(Elem[operand2, 4 * e + i, esize DIV 4]);
17     res = res + element1 * element2;
18     Elem[result, e, esize] = Elem[result, e, esize] + res;
19 V[d] = result;
```

### 4.3.337 UHADD

Unsigned Halving Add. This instruction adds corresponding unsigned integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are truncated. For rounded results, see *URHADD*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer sum;
8
9 for e = 0 to elements-1
10 element1 = Int(Elem[operand1, e, esize], unsigned);
11 element2 = Int(Elem[operand2, e, esize], unsigned);
12 sum = element1 + element2;
13 Elem[result, e, esize] = sum<esize:1>;
14
15 V[d] = result;
```

### 4.3.338 UHSUB

Unsigned Halving Subtract. This instruction subtracts the vector elements in the second source SIMD&FP register from the corresponding vector elements in the first source SIMD&FP register, shifts each result right one bit, places each result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer diff;
8
9 for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     diff = element1 - element2;
13     Elem[result, e, esize] = diff<esize:1>;
14
15 V[d] = result;
```

### 4.3.339 UMAX

Unsigned Maximum (vector). This instruction compares corresponding elements in the vectors in the two source SIMD&FP registers, places the larger of each pair of unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer maxmin;
8
9 for e = 0 to elements-1
10 element1 = Int(Elem[operand1, e, esize], unsigned);
11 element2 = Int(Elem[operand2, e, esize], unsigned);
12 maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
13 Elem[result, e, esize] = maxmin<esize-1:0>;
14
15 V[d] = result;
```

### 4.3.340 UMAXP

Unsigned Maximum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the largest of each pair of unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(2*datasize) concat = operand2:operand1;
6 integer element1;
7 integer element2;
8 integer maxmin;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[concat, 2*e, esize], unsigned);
12     element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
13     maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
14     Elem[result, e, esize] = maxmin<esize-1:0>;
15
16 V[d] = result;
```

### 4.3.341 UMAXV

Unsigned Maximum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the largest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UMAXV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
11 boolean min = (op == '1');
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 integer maxmin;
4 integer element;
5
6 maxmin = Int(Elem[operand, 0, esize], unsigned);
7 for e = 1 to elements-1
8     element = Int(Elem[operand, e, esize], unsigned);
9     maxmin = if min then Min(maxmin, element) else Max(maxmin, element);
10
11 V[d] = maxmin<size-1:0>;
```



### 4.3.342 UMIN

Unsigned Minimum (vector). This instruction compares corresponding vector elements in the two source SIMD&FP registers, places the smaller of each of the two unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7 integer maxmin;
8
9 for e = 0 to elements-1
10 element1 = Int(Elem[operand1, e, esize], unsigned);
11 element2 = Int(Elem[operand2, e, esize], unsigned);
12 maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
13 Elem[result, e, esize] = maxmin<esize-1:0>;
14
15 V[d] = result;
```

### 4.3.343 UMINP

Unsigned Minimum Pairwise. This instruction creates a vector by concatenating the vector elements of the first source SIMD&FP register after the vector elements of the second source SIMD&FP register, reads each pair of adjacent vector elements in the two source SIMD&FP registers, writes the smallest of each pair of unsigned integer values into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
10 boolean minimum = (o1 == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation


```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 bits(2*datasize) concat = operand2:operand1;
6 integer element1;
7 integer element2;
8 integer maxmin;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[concat, 2*e, esize], unsigned);
12     element2 = Int(Elem[concat, (2*e)+1, esize], unsigned);
13     maxmin = if minimum then Min(element1, element2) else Max(element1, element2);
14     Elem[result, e, esize] = maxmin<esize-1:0>;
15
16 V[d] = result;
```

### 4.3.344 UMINV

Unsigned Minimum across Vector. This instruction compares all the vector elements in the source SIMD&FP register, and writes the smallest of the values as a scalar to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UMINV <V><d>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '100' then UNDEFINED;
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
11 boolean min = (op == '1');
```

#### Assembler Symbols

<V> Is the destination width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	RESERVED
10	1	4S
11	x	RESERVED

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 integer maxmin;
4 integer element;
5
6 maxmin = Int(Elem[operand, 0, esize], unsigned);
7 for e = 1 to elements-1
8     element = Int(Elem[operand, e, esize], unsigned);
9     maxmin = if min then Min(maxmin, element) else Max(maxmin, element);
10
11 V[d] = maxmin<size-1:0>;
```

### 4.3.345 UMLAL, UMLAL2 (by element)

Unsigned Multiply-Add Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `UMLAL` instruction extracts vector elements from the lower half of the first source register, while the `UMLAL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UMLAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts> [<index>]`

```

1 integer idxsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17
18 boolean unsigned = (U == '1');
19 boolean sub_op = (o2 == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(idxsized)  operand2 = V[m];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9
10 element2 = Int(Elem[operand2, index, esize], unsigned);
11 for e = 0 to elements-1
12   element1 = Int(Elem[operand1, e, esize], unsigned);
13   product = (element1 * element2)<2*esize-1:0>;
14   if sub_op then
15     Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
16   else
17     Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] + product;
18
19 V[d] = result;
  
```

### 4.3.346 UMLAL, UMLAL2 (vector)

Unsigned Multiply-Add Long (vector). This instruction multiplies the vector elements in the lower or upper half of the first source SIMD&FP register by the corresponding vector elements of the second source SIMD&FP register, and accumulates the results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `UMLAL` instruction extracts vector elements from the lower half of the first source register, while the `UMLAL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UMLAL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10 boolean sub_op = (ol == '1');
11 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation


```
1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(datasize)  operand2 = Vpart[m, part];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9  bits(2*esize) accum;
10
11 for e = 0 to elements-1
12     element1 = Int(Elem[operand1, e, esize], unsigned);
13     element2 = Int(Elem[operand2, e, esize], unsigned);
14     product = (element1 * element2) < 2*esize-1:0>;
15     if sub_op then
16         accum = Elem[operand3, e, 2*esize] - product;
17     else
18         accum = Elem[operand3, e, 2*esize] + product;
19     Elem[result, e, 2*esize] = accum;
20
21 V[d] = result;
```

### 4.3.347 UMLSL, UMLSL2 (by element)

Unsigned Multiply-Subtract Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `UMLSL` instruction extracts vector elements from the lower half of the first source register, while the `UMLSL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UMLSL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts> [<index>]`

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17
18 boolean unsigned = (U == '1');
19 boolean sub_op = (o2 == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":



size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(idxsized)  operand2 = V[m];
4  bits(2*datasize) operand3 = V[d];
5  bits(2*datasize) result;
6  integer element1;
7  integer element2;
8  bits(2*esize) product;
9
10 element2 = Int(Elem[operand2, index, esize], unsigned);
11 for e = 0 to elements-1
12   element1 = Int(Elem[operand1, e, esize], unsigned);
13   product = (element1 * element2)<2*esize-1:0>;
14   if sub_op then
15     Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] - product;
16   else
17     Elem[result, e, 2*esize] = Elem[operand3, e, 2*esize] + product;
18
19 V[d] = result;
  
```

### 4.3.348 UMLSL, UMLSL2 (vector)

Unsigned Multiply-Subtract Long (vector). This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, and subtracts the results from the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are unsigned integer values.

The `UMLSL` instruction extracts each source vector from the lower half of each source register, while the `UMLSL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UMLSL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10 boolean sub_op = (o1 == '1');
11 boolean unsigned = (U == '1');

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

**Operation**


```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) operand3 = V[d];
5 bits(2*datasize) result;
6 integer element1;
7 integer element2;
8 bits(2*esize) product;
9 bits(2*esize) accum;
10
11 for e = 0 to elements-1
12     element1 = Int(Elem[operand1, e, esize], unsigned);
13     element2 = Int(Elem[operand2, e, esize], unsigned);
14     product = (element1 * element2) < 2*esize-1:0>;
15     if sub_op then
16         accum = Elem[operand3, e, 2*esize] - product;
17     else
18         accum = Elem[operand3, e, 2*esize] + product;
19     Elem[result, e, 2*esize] = accum;
20
21 V[d] = result;
```

### 4.3.349 UMOV

Unsigned Move vector element to general-purpose register. This instruction reads the unsigned integer from the source SIMD&FP register, zero-extends it to form a 32-bit or 64-bit value, and writes the result to the destination general-purpose register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias [MOV \(to general\)](#).



#### 32-bit (Q == 0)

UMOV <Wd>, <Vn>.<Ts>[<index>]

#### 64-reg,UMOV-64-reg (Q == 1 && imm5 == x1000)

UMOV <Xd>, <Vn>.<Ts>[<index>]

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer size;
5 case Q:imm5 of
6   when '0xxx1' size = 0; // UMOV Wd, Vn.B
7   when '0xxx10' size = 1; // UMOV Wd, Vn.H
8   when '0xx100' size = 2; // UMOV Wd, Vn.S
9   when '1x1000' size = 3; // UMOV Xd, Vn.D
10  otherwise UNDEFINED;
11
12 integer idxdsize = if imm5<4> == '1' then 128 else 64;
13 integer index = UInt(imm5<4:size+1>);
14 integer esize = 8 << size;
15 integer datasize = if Q == '1' then 64 else 32;

```

#### Assembler Symbols

- <Wd> Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Xd> Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
- <Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.
- <Ts> For the 32-bit variant: is an element size specifier, encoded in "imm5":

imm5	<Ts>
xx000	RESERVED
xxxx1	B
xxx10	H
xx100	S

For the 64-reg,UMOV-64-reg variant: is an element size specifier, encoded in "imm5":

imm5	<Ts>
x0000	RESERVED
xxxx1	RESERVED
xxx10	RESERVED
xx100	RESERVED
x1000	D

<index> For the 32-bit variant: is the element index encoded in "imm5":

imm5	<index>
xx000	RESERVED
xxxx1	imm5<4:1>
xxx10	imm5<4:2>
xx100	imm5<4:3>

For the 64-reg,UMOV-64-reg variant: is the element index encoded in "imm5<4>".

### Alias Conditions

Alias	Is preferred when
<a href="#">MOV (to general)</a>	imm5 == 'x1000'
<a href="#">MOV (to general)</a>	imm5 == 'xx100'

### Operation


```
1 CheckFPAdvSIMDEnabled64();
2 bits(idxsized) operand = V[n];
3
4 X[d] = ZeroExtend(Elem[operand, index, esize], datasize);
```

### 4.3.350 UMULL, UMULL2 (by element)

Unsigned Multiply Long (vector, by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

The `UMULL` instruction extracts vector elements from the lower half of the first source register, while the `UMULL2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UMULL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]`

```

1 integer idxdsize = if H == '1' then 128 else 64;
2 integer index;
3 bit Rmhi;
4 case size of
5     when '01' index = UInt(H:L:M); Rmhi = '0';
6     when '10' index = UInt(H:L);   Rmhi = M;
7     otherwise UNDEFINED;
8
9 integer d = UInt(Rd);
10 integer n = UInt(Rn);
11 integer m = UInt(Rmhi:Rm);
12
13 integer esize = 8 << UInt(size);
14 integer datasize = 64;
15 integer part = UInt(Q);
16 integer elements = datasize DIV esize;
17 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	RESERVED
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	x	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<Vm>
00	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

<Ts> Is an element size specifier, encoded in "size":

size	<Ts>
00	RESERVED
01	H
10	S
11	RESERVED

<index> Is the element index, encoded in "size:L:H:M":

size	<index>
00	RESERVED
01	H:L:M
10	H:L
11	RESERVED

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize)  operand1 = Vpart[n, part];
3  bits(idxsized) operand2 = V[m];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  bits(2*esize) product;
8
9  element2 = Int(Elem[operand2, index, esize], unsigned);
10 for e = 0 to elements-1
11   element1 = Int(Elem[operand1, e, esize], unsigned);
12   product = (element1 * element2)<2*esize-1:0>;
13   Elem[result, e, 2*esize] = product;
14
15 V[d] = result;
```

### 4.3.351 UMULL, UMULL2 (vector)

Unsigned Multiply long (vector). This instruction multiplies corresponding vector elements in the lower or upper half of the two source SIMD&FP registers, places the result in a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied. All the values in this instruction are unsigned integer values.

The `UMULL` instruction extracts each source vector from the lower half of each source register, while the `UMULL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`UMULL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.



**Operation**

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) result;
5 integer element1;
6 integer element2;
7
8 for e = 0 to elements-1
9     element1 = Int(Elem[operand1, e, esize], unsigned);
10    element2 = Int(Elem[operand2, e, esize], unsigned);
11    Elem[result, e, 2*esize] = (element1 * element2)<2*esize-1:0>;
12
13 V[d] = result;
```

### 4.3.352 UQADD


Unsigned saturating Add. This instruction adds the values of corresponding elements of the two source SIMD&FP registers, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




UQADD <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
```

#### Vector



UQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8  boolean sat;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     sum = element1 + element2;
14     (Elem[result, e, esize], sat) = SatQ(sum, esize, unsigned);
15     if sat then FPSR.QC = '1';
16
17 V[d] = result;
  
```

### 4.3.353 UQRSHL

Unsigned saturating Rounding Shift Left (register). This instruction takes each vector element of the first source SIMD&FP register, shifts the vector element by a value from the least significant byte of the corresponding vector element of the second source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.


If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are rounded. For truncated results, see *UQSHL*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




UQRSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;

```

#### Vector



UQRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12   shift = SInt(Elem[operand2, e, esize]<7:0>);
13   if rounding then
14     round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15   element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16   if saturating then
17     (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18     if sat then FPSR.QC = '1';
19   else
20     Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;
  
```

### 4.3.354 UQRSHRN, UQRSHRN2

Unsigned saturating Rounded Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see *UQSHRN*.


The *UQRSHRN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *UQRSHRN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




*UQRSHRN* <Vb><d>, <Va><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Vector



*UQRSHRN*{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimn);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vb> Is the destination width specifier, encoded in "immh":

immh	<Vb>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in "immh":

immh	<Va>
0000	RESERVED
0001	H
001x	S
01xx	D
1xxx	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	RESERVED

For the vector variant: is the right shift amount, in the range 1 to the destination element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immb))
001x	(32-UInt(immh:immb))
01xx	(64-UInt(immh:immb))
1xxx	RESERVED

### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize*2) operand = V[n];
3 bits(datasize) result;
4 integer round_const = if round then (1 << (shift - 1)) else 0;
5 integer element;
6 boolean sat;
7
8 for e = 0 to elements-1
9   element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
10  (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
11  if sat then FPSR.QC = '1';
12
13 Vpart[d, part] = result;
  
```



### 4.3.355 UQSHL (immediate)


Unsigned saturating Shift Left (immediate). This instruction takes each vector element in the source SIMD&FP register, shifts it by an immediate value, places the results in a vector, and writes the vector to the destination SIMD&FP register. The results are truncated. For rounded results, see *UQRSHL*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




UQSHL <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 integer esize = 8 << HighestSetBit(immh);
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = UInt(immh:immb) - esize;
10
11 boolean src_unsigned;
12 boolean dst_unsigned;
13 case op:U of
14     when '00' UNDEFINED;
15     when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
16     when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
17     when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

```

#### Vector



UQSHL <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = UInt(immh:immb) - esize;
11
12 boolean src_unsigned;
13 boolean dst_unsigned;
14 case op:U of
15     when '00' UNDEFINED;
16     when '01' src_unsigned = FALSE; dst_unsigned = TRUE;
17     when '10' src_unsigned = FALSE; dst_unsigned = FALSE;
18     when '11' src_unsigned = TRUE; dst_unsigned = TRUE;

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the left shift amount, in the range 0 to the operand width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4  integer element;
5  boolean sat;
6
7  for e = 0 to elements-1
8      element = Int(Elem[operand, e, esize], src_unsigned) << shift;
9      (Elem[result, e, esize], sat) = SatQ(element, esize, dst_unsigned);
10     if sat then FPSR.QC = '1';
11
12  V[d] = result;

```

### 4.3.356 UQSHL (register)

Unsigned saturating Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts the element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.


If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results are truncated. For rounded results, see *UQRSHL*.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




UQSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;
    
```

#### Vector



UQSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');
    
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

- <d> Is the number of the SIMD&FP destination register, in the "Rd" field.
- <n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.
- <m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.
- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12   shift = SInt(Elem[operand2, e, esize]<7:0>);
13   if rounding then
14     round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15   element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16   if saturating then
17     (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18     if sat then FPSR.QC = '1';
19   else
20     Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;
  
```

### 4.3.357 UQSHRN, UQSHRN2

Unsigned saturating Shift Right Narrow (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, saturates each shifted result to a value that is half the original width, puts the final result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see *UQRSHRN*.


The *UQSHRN* instruction writes the vector to the lower half of the destination register and clears the upper half, while the *UQSHRN2* instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




`UQSHRN <Vb><d>, <Va><n>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then UNDEFINED;
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = esize;
8 integer elements = 1;
9 integer part = 0;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Vector



`UQSHRN{2}<Vd>.<Tb>, <Vn>.<Ta>, #<shift>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(0);
9 integer elements = datasize DIV esize;
10
11 integer shift = (2 * esize) - UInt(immh:immb);
12 boolean round = (op == '1');
13 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on

the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vb> Is the destination width specifier, encoded in "immh":

immh	<Vb>
0000	RESERVED
0001	B
001x	H
01xx	S
1xxx	RESERVED

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<Va> Is the source width specifier, encoded in "immh":

immh	<Va>
0000	RESERVED
0001	H
001x	S
01xx	D
1xxx	RESERVED

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to the destination operand width in bits, encoded in "immh:immb":

immh	<shift>
0000	RESERVED
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	RESERVED

For the vector variant: is the right shift amount, in the range 1 to the destination element

width in bits, encoded in "immh:immh":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt(immh:immh))
001x	(32-UInt(immh:immh))
01xx	(64-UInt(immh:immh))
1xxx	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize*2) operand = V[n];
3  bits(datasize) result;
4  integer round_const = if round then (1 << (shift - 1)) else 0;
5  integer element;
6  boolean sat;
7
8  for e = 0 to elements-1
9    element = (Int(Elem[operand, e, 2*esize], unsigned) + round_const) >> shift;
10   (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
11   if sat then FPSR.QC = '1';
12
13  Vpart[d, part] = result;
  
```

### 4.3.358 UQSUB


Unsigned saturating Subtract. This instruction subtracts the element values of the second source SIMD&FP register from the corresponding element values of the first source SIMD&FP register, places the results into a vector, and writes the vector to the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




UQSUB [<V><d>](#), [<V><n>](#), [<V><m>](#)

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
```

#### Vector



UQSUB [<Vd>.<T>](#), [<Vn>.<T>](#), [<Vm>.<T>](#)

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
```

#### Assembler Symbols

[<V>](#) Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

[<d>](#) Is the number of the SIMD&FP destination register, in the "Rd" field.

[<n>](#) Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

[<m>](#) Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

[<Vd>](#) Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

[<T>](#) Is an arrangement specifier, encoded in "size:Q":



size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5  integer element1;
6  integer element2;
7  integer diff;
8  boolean sat;
9
10 for e = 0 to elements-1
11     element1 = Int(Elem[operand1, e, esize], unsigned);
12     element2 = Int(Elem[operand2, e, esize], unsigned);
13     diff = element1 - element2;
14     (Elem[result, e, esize], sat) = SatQ(diff, esize, unsigned);
15     if sat then FPSR.QC = '1';
16
17 V[d] = result;
  
```

### 4.3.359 UQXTN, UQXTN2

Unsigned saturating extract Narrow. This instruction reads each vector element from the source SIMD&FP register, saturates each value to half the original width, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.


If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

The `UQXTN` instruction writes the vector to the lower half of the destination register and clears the upper half, while the `UQXTN2` instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




`UQXTN <Vb><d>, <Va><n>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = esize;
7 integer part = 0;
8 integer elements = 1;
9
10 boolean unsigned = (U == '1');
```

#### Vector



`UQXTN{2}<Vd>.<Tb>, <Vn>.<Ta>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = 64;
7 integer part = UInt(Q);
8 integer elements = datasize DIV esize;
9
10 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

<b>Q</b>	<b>2</b>
0	[absent]
1	[present]

`<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

`<Tb>` Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vb> Is the destination width specifier, encoded in "size":

size	<Vb>
00	B
01	H
10	S
11	RESERVED

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Va> Is the source width specifier, encoded in "size":

size	<Va>
00	H
01	S
10	D
11	RESERVED

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

### Operation


```

1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand = V[n];
3  bits(datasize) result;
4  bits(2*esize) element;
5  boolean sat;
6
7  for e = 0 to elements-1
8    element = Elem[operand, e, 2*esize];
9    (Elem[result, e, esize], sat) = SatQ(Int(element, unsigned), esize, unsigned);
10   if sat then FPSR.QC = '1';
11
12  Vpart[d, part] = result;
```

### 4.3.360 URECPE

Unsigned Reciprocal Estimate. This instruction reads each vector element from the source SIMD&FP register, calculates an approximate inverse for the unsigned integer value, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



URECPE <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz == '1' then UNDEFINED;
5 integer esize = 32;
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```


1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(32) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, 32];
8     Elem[result, e, 32] = UnsignedRecipEstimate(element);
9
10 V[d] = result;
    
```

### 4.3.361 URHADD

Unsigned Rounding Halving Add. This instruction adds corresponding unsigned integer values from the two source SIMD&FP registers, shifts each result right one bit, places the results into a vector, and writes the vector to the destination SIMD&FP register.

The results are rounded. For truncated results, see *UHADD*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



URHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5 integer element1;
6 integer element2;
7
8 for e = 0 to elements-1
9     element1 = Int(Elem[operand1, e, esize], unsigned);
10    element2 = Int(Elem[operand2, e, esize], unsigned);
11    Elem[result, e, esize] = (element1 + element2 + 1) <:esize:1>;
12
13 V[d] = result;
```

### 4.3.362 URSHL


Unsigned Rounding Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts the vector element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a rounding right shift.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




URSHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;

```

#### Vector



URSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12     shift = SInt(Elem[operand2, e, esize]<7:0>);
13     if rounding then
14         round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15     element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16     if saturating then
17         (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18         if sat then FPSR.QC = '1';
19     else
20         Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;
  
```


### 4.3.363 URSHR

Unsigned Rounding Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see *USHR*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




URSHR <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immh);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



URSHR <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immh);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.



<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;

```

### 4.3.364 URSQRTE

Unsigned Reciprocal Square Root Estimate. This instruction reads each vector element from the source SIMD&FP register, calculates an approximate inverse square root for each value, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



URSQRTE <Vd>.<T>, <Vn>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if sz == '1' then UNDEFINED;
5 integer esize = 32;
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "sz:Q":

sz	Q	<T>
0	0	2S
0	1	4S
1	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand = V[n];
3 bits(datasize) result;
4 bits(32) element;
5
6 for e = 0 to elements-1
7     element = Elem[operand, e, 32];
8     Elem[result, e, 32] = UnsignedRSqrtEstimate(element);
9
10 V[d] = result;
    
```


### 4.3.365 URSRA

Unsigned Rounding Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are rounded. For truncated results, see *USRA*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




```
URSRA <V><d>, <V><n>, #<shift>
```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if immh<3> != '1' then UNDEFINED;
5  integer esize = 8 << 3;
6  integer datasize = esize;
7  integer elements = 1;
8
9  integer shift = (esize * 2) - UInt(immh:immh);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



```
URSRA <Vd>.<T>, <Vn>.<T>, #<shift>
```

```

1  integer d = UInt(Rd);
2  integer n = UInt(Rn);
3
4  if immh == '0000' then SEE(asimdimm);
5  if immh<3>:Q == '10' then UNDEFINED;
6  integer esize = 8 << HighestSetBit(immh);
7  integer datasize = if Q == '1' then 128 else 64;
8  integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immh);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

<b>immh</b>	<b>&lt;V&gt;</b>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;
    
```

### 4.3.366 USHL


Unsigned Shift Left (register). This instruction takes each element in the vector of the first source SIMD&FP register, shifts each element by a value from the least significant byte of the corresponding element of the second source SIMD&FP register, places the results in a vector, and writes the vector to the destination SIMD&FP register.

If the shift value is positive, the operation is a left shift. If the shift value is negative, it is a truncating right shift. For a rounding shift, see *URSHL*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




USHL <V><d>, <V><n>, <V><m>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7 boolean unsigned = (U == '1');
8 boolean rounding = (R == '1');
9 boolean saturating = (S == '1');
10 if S == '0' && size != '11' then UNDEFINED;

```

#### Vector



USHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8 boolean unsigned = (U == '1');
9 boolean rounding = (R == '1');
10 boolean saturating = (S == '1');

```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
0x	RESERVED
10	RESERVED
11	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand1 = V[n];
3  bits(datasize) operand2 = V[m];
4  bits(datasize) result;
5
6  integer round_const = 0;
7  integer shift;
8  integer element;
9  boolean sat;
10
11 for e = 0 to elements-1
12     shift = SInt(Elem[operand2, e, esize]<7:0>);
13     if rounding then
14         round_const = 1 << (-shift - 1); // 0 for left shift, 2^(n-1) for right shift
15     element = (Int(Elem[operand1, e, esize], unsigned) + round_const) << shift;
16     if saturating then
17         (Elem[result, e, esize], sat) = SatQ(element, esize, unsigned);
18         if sat then FPSR.QC = '1';
19     else
20         Elem[result, e, esize] = element<esize-1:0>;
21
22 V[d] = result;
  
```


### 4.3.367 USHLL, USHLL2

Unsigned Shift Left Long (immediate). This instruction reads each vector element in the lower or upper half of the source SIMD&FP register, shifts the unsigned integer value left by the specified number of bits, places the result into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The USHLL instruction extracts vector elements from the lower half of the source register, while the USHLL2 instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This instruction is used by the alias UXTL, UXTL2.



USHLL{2}<Vd>.<Ta>, <Vn>.<Tb>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3> == '1' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 integer shift = UInt(immh:immb) - esize;
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

<shift> Is the left shift amount, in the range 0 to the source element width in bits minus 1, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(UInt (immh:immb) - 8)
001x	(UInt (immh:immb) - 16)
01xx	(UInt (immh:immb) - 32)
1xxx	RESERVED

#### Alias Conditions

Alias	Is preferred when
UXTL, UXTL2	immb == '000' && BitCount (immh) == 1

#### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = Vpart[n, part];
3  bits(datasize*2) result;
4  integer element;
5
6  for e = 0 to elements-1
7      element = Int (Elem[operand, e, esize], unsigned) << shift;
8      Elem[result, e, 2*esize] = element<2*esize-1:0>;
9
10 V[d] = result;
    
```




### 4.3.368 USHR

Unsigned Shift Right (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, writes the final result to a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see *URSHR*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




USHR <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immh);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



USHR <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immh);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;
    
```

### 4.3.369 USQADD


Unsigned saturating Accumulate of Signed value. This instruction adds the signed integer values of the vector elements in the source SIMD&FP register to corresponding unsigned integer values of the vector elements in the destination SIMD&FP register, and accumulates the resulting unsigned integer values with the vector elements of the destination SIMD&FP register.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR.QC* is set.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)


#### Scalar



```
USQADD <V><d>, <V><n>

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 integer esize = 8 << UInt(size);
5 integer datasize = esize;
6 integer elements = 1;
7
8 boolean unsigned = (U == '1');
```

#### Vector



```
USQADD <Vd>.<T>, <Vn>.<T>

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size:Q == '110' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = if Q == '1' then 128 else 64;
7 integer elements = datasize DIV esize;
8
9 boolean unsigned = (U == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "size":

size	<V>
00	B
01	H
10	S
11	D

<d> Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) result;
4
5  bits(datasize) operand2 = V[d];
6  integer op1;
7  integer op2;
8  boolean sat;
9
10 for e = 0 to elements-1
11     op1 = Int(Elem[operand, e, esize], !unsigned);
12     op2 = Int(Elem[operand2, e, esize], unsigned);
13     (Elem[result, e, esize], sat) = SatQ(op1 + op2, esize, unsigned);
14     if sat then FPSR.QC = '1';
15 V[d] = result;

```


### 4.3.370 USRA

Unsigned Shift Right and Accumulate (immediate). This instruction reads each vector element in the source SIMD&FP register, right shifts each result by an immediate value, and accumulates the final results with the vector elements of the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The results are truncated. For rounded results, see *URSRA*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: [Scalar](#) and [Vector](#)

#### Scalar




USRA <V><d>, <V><n>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh<3> != '1' then UNDEFINED;
5 integer esize = 8 << 3;
6 integer datasize = esize;
7 integer elements = 1;
8
9 integer shift = (esize * 2) - UInt(immh:immh);
10 boolean unsigned = (U == '1');
11 boolean round = (o1 == '1');
12 boolean accumulate = (o0 == '1');
```

#### Vector



USRA <Vd>.<T>, <Vn>.<T>, #<shift>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if immh == '0000' then SEE(asimdimm);
5 if immh<3>:Q == '10' then UNDEFINED;
6 integer esize = 8 << HighestSetBit(immh);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9
10 integer shift = (esize * 2) - UInt(immh:immh);
11 boolean unsigned = (U == '1');
12 boolean round = (o1 == '1');
13 boolean accumulate = (o0 == '1');
```

#### Assembler Symbols

<V> Is a width specifier, encoded in "immh":

immh	<V>
0xxx	RESERVED
1xxx	D

<d> Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<T>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<shift> For the scalar variant: is the right shift amount, in the range 1 to 64, encoded in "immh:immb":

immh	<shift>
0xxx	RESERVED
1xxx	(128-UInt (immh:immb))

For the vector variant: is the right shift amount, in the range 1 to the element width in bits, encoded in "immh:immb":

immh	<shift>
0000	SEE Advanced SIMD modified immediate
0001	(16-UInt (immh:immb))
001x	(32-UInt (immh:immb))
01xx	(64-UInt (immh:immb))
1xxx	(128-UInt (immh:immb))

### Operation

```


1  CheckFPAdvSIMDEnabled64();
2  bits(datasize) operand = V[n];
3  bits(datasize) operand2;
4  bits(datasize) result;
5  integer round_const = if round then (1 << (shift - 1)) else 0;
6  integer element;
7
8  operand2 = if accumulate then V[d] else Zeros();
9  for e = 0 to elements-1
10     element = (Int(Elem[operand, e, esize], unsigned) + round_const) >> shift;
11     Elem[result, e, esize] = Elem[operand2, e, esize] + element<esize-1:0>;
12
13  V[d] = result;
```

### 4.3.371 USUBL, USUBL2

Unsigned Subtract Long. This instruction subtracts each vector element in the lower or upper half of the second source SIMD&FP register from the corresponding vector element of the first source SIMD&FP register, places the result into a vector, and writes the vector to the destination SIMD&FP register. All the values in this instruction are unsigned integer values. The destination vector elements are twice as long as the source vector elements.

The `USUBL` instruction extracts each source vector from the lower half of each source register, while the `USUBL2` instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`USUBL{2}<Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');

```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### Operation

```
1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = Vpart[n, part];
3 bits(datasize) operand2 = Vpart[m, part];
4 bits(2*datasize) result;
5 integer element1;
6 integer element2;
7 integer sum;
8
9 for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18 V[d] = result;
```




### 4.3.372 USUBW, USUBW2

Unsigned Subtract Wide. This instruction subtracts each vector element of the second source SIMD&FP register from the corresponding vector element in the lower or upper half of the first source SIMD&FP register, places the result in a vector, and writes the vector to the SIMD&FP destination register. All the values in this instruction are signed integer values.

The vector elements of the destination register and the first source register are twice as long as the vector elements of the second source register.

The `USUBW` instruction extracts vector elements from the lower half of the first source register, while the `USUBW2` instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`USUBW{2}<Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size == '11' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = 64;
8 integer part = UInt(Q);
9 integer elements = datasize DIV esize;
10
11 boolean sub_op = (o1 == '1');
12 boolean unsigned = (U == '1');
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

### Operation

```

1  CheckFPAdvSIMDEnabled64();
2  bits(2*datasize) operand1 = V[n];
3  bits(datasize) operand2 = Vpart[m, part];
4  bits(2*datasize) result;
5  integer element1;
6  integer element2;
7  integer sum;
8
9  for e = 0 to elements-1
10     element1 = Int(Elem[operand1, e, 2*esize], unsigned);
11     element2 = Int(Elem[operand2, e, esize], unsigned);
12     if sub_op then
13         sum = element1 - element2;
14     else
15         sum = element1 + element2;
16     Elem[result, e, 2*esize] = sum<2*esize-1:0>;
17
18  V[d] = result;

```

### 4.3.373 UXTL, UXTL2


Unsigned extend Long. This instruction copies each vector element from the lower or upper half of the source SIMD&FP register into a vector, and writes the vector to the destination SIMD&FP register. The destination vector elements are twice as long as the source vector elements.

The `UXTL` instruction extracts vector elements from the lower half of the source register, while the `UXTL2` instruction extracts vector elements from the upper half of the source register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of `USHLL`, `USHLL2`. This means:

- The encodings in this description are named to match the encodings of `USHLL`, `USHLL2`.
- The description of `USHLL`, `USHLL2` gives the operational pseudocode for this instruction.



`UXTL{2}<Vd>.<Ta>, <Vn>.<Tb>`

is equivalent to

`USHLL{2}<Vd>.<Ta>, <Vn>.<Tb>, #0`

and is the preferred disassembly when `BitCount(immh) == 1`.

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

`<Vd>` Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

`<Ta>` Is an arrangement specifier, encoded in "immh":

immh	<Ta>
0000	SEE Advanced SIMD modified immediate
0001	8H
001x	4S
01xx	2D
1xxx	RESERVED

`<Vn>` Is the name of the SIMD&FP source register, encoded in the "Rn" field.

`<Tb>` Is an arrangement specifier, encoded in "immh:Q":

immh	Q	<Tb>
0000	x	SEE Advanced SIMD modified immediate
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	x	RESERVED

### **Operation**


The description of [USHLL](#), [USHLL2](#) gives the operational pseudocode for this instruction.

### 4.3.374 UZP1


Unzip vectors (primary). This instruction reads corresponding even-numbered vector elements from the two source SIMD&FP registers, starting at zero, places the result from the first source register into consecutive elements in the lower half of a vector, and the result from the second source register into consecutive elements in the upper half of a vector, and writes the vector to the destination SIMD&FP register.

This instruction can be used with UZP2 to de-interleave two vectors.

The following figure shows an example of the operation of UZP1 and UZP2 with the arrangement specifier 8B.



Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



```
UZP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size:Q == '110' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 integer part = UInt(op);

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operandl = V[n];
3 bits(datasize) operandh = V[m];
4 bits(datasize) result;
5
6 bits(datasize*2) zipped = operandh:operandl;
7 for e = 0 to elements-1
8     Elem[result, e, esize] = Elem[zipped, 2*e+part, esize];

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
9  
10 V[d] = result;
```

### 4.3.375 UZP2


Unzip vectors (secondary). This instruction reads corresponding odd-numbered vector elements from the two source SIMD&FP registers, places the result from the first source register into consecutive elements in the lower half of a vector, and the result from the second source register into consecutive elements in the upper half of a vector, and writes the vector to the destination SIMD&FP register.

This instruction can be used with UZP1 to de-interleave two vectors.

The following figure shows an example of the operation of UZP1 and UZP2 with the arrangement specifier 8B.



Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



UZP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size:Q == '110' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 integer part = UInt(op);

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operandl = V[n];
3 bits(datasize) operandh = V[m];
4 bits(datasize) result;
5
6 bits(datasize*2) zipped = operandh:operandl;
7 for e = 0 to elements-1
8     Elem[result, e, esize] = Elem[zipped, 2*e+part, esize];

```

Chapter 4. Instruction definitions

4.3. SIMD&FP instructions

```
9  
10 V[d] = result;
```




### 4.3.376 XAR

Exclusive OR and Rotate performs a bitwise exclusive OR of the 128-bit vectors in the two source SIMD&FP registers, rotates each 64-bit element of the resulting 128-bit vector right by the value specified by a 6-bit immediate value, and writes the result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT\_SHA3* is implemented.

#### Advanced SIMD (Armv8.2)



XAR <Vd>.2D, <Vn>.2D, <Vm>.2D, #<imm6>

```

1 if !HaveSHA3Ext() then UNDEFINED;
2 integer d = UInt(Rd);
3 integer n = UInt(Rn);
4 integer m = UInt(Rm);
  
```

#### Assembler Symbols

- <Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
- <Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.
- <Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.
- <imm6> Is a rotation right, encoded in "imm6".

#### Operation

```


1 AArch64.CheckFPAdvSIMDEnabled();
2
3 bits(128) Vm = V[m];
4 bits(128) Vn = V[n];
5 bits(128) tmp;
6 tmp = Vn EOR Vm;
7 V[d] = ROR(tmp<127:64>, UInt(imm6)):ROR(tmp<63:0>, UInt(imm6));
  
```

### 4.3.377 XTN, XTN2

Extract Narrow. This instruction reads each vector element from the source SIMD&FP register, narrows each value to half the original width, places the result into a vector, and writes the vector to the lower or upper half of the destination SIMD&FP register. The destination vector elements are half as long as the source vector elements.

The `XTN` instruction writes the vector to the lower half of the destination register and clears the upper half, while the `XTN2` instruction writes the vector to the upper half of the destination register without affecting the other bits of the register.

Depending on the settings in the `CPACR_EL1`, `CPTR_EL2`, and `CPTR_EL3` registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



`XTN{2}<Vd>.<Tb>, <Vn>.<Ta>`

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3
4 if size == '11' then UNDEFINED;
5 integer esize = 8 << UInt(size);
6 integer datasize = 64;
7 integer part = UInt(Q);
8 integer elements = datasize DIV esize;
    
```

#### Assembler Symbols

- 2 Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Tb> Is an arrangement specifier, encoded in "size:Q":

size	Q	<Tb>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	x	RESERVED

<Vn> Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<Ta> Is an arrangement specifier, encoded in "size":

size	<Ta>
00	8H
01	4S
10	2D
11	RESERVED

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(2*datasize) operand = V[n];
3 bits(datasize) result;
4 bits(2*esize) element;
    
```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
5  
6 for e = 0 to elements-1  
7     element = Elem[operand, e, 2*esize];  
8     Elem[result, e, esize] = element<esize-1:0>;  
9 Vpart[d, part] = result;
```

### 4.3.378 ZIP1


Zip vectors (primary). This instruction reads adjacent vector elements from the upper half of two source SIMD&FP registers as pairs, interleaves the pairs and places them into a vector, and writes the vector to the destination SIMD&FP register. The first pair from the first source register is placed into the two lowest vector elements, with subsequent pairs taken alternately from each source register.

This instruction can be used with ZIP2 to interleave two vectors.

The following figure shows an example of the operation of ZIP1 and ZIP2 with the arrangement specifier 8B.



Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



ZIP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size:Q == '110' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 integer part = UInt(op);
10 integer pairs = elements DIV 2;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 integer base = part * pairs;
7

```

## Chapter 4. Instruction definitions

### 4.3. SIMD&FP instructions


```
8  for p = 0 to pairs-1
9      Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize];
10     Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize];
11
12  V[d] = result;
```

### 4.3.379 ZIP2


Zip vectors (secondary). This instruction reads adjacent vector elements from the lower half of two source SIMD&FP registers as pairs, interleaves the pairs and places them into a vector, and writes the vector to the destination SIMD&FP register. The first pair from the first source register is placed into the two lowest vector elements, with subsequent pairs taken alternately from each source register.

This instruction can be used with ZIP1 to interleave two vectors.

The following figure shows an example of the operation of ZIP1 and ZIP2 with the arrangement specifier 8B.



Depending on the settings in the CPACR\_EL1, CPTR\_EL2, and CPTR\_EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.



ZIP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4
5 if size:Q == '110' then UNDEFINED;
6 integer esize = 8 << UInt(size);
7 integer datasize = if Q == '1' then 128 else 64;
8 integer elements = datasize DIV esize;
9 integer part = UInt(op);
10 integer pairs = elements DIV 2;

```

#### Assembler Symbols

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T> Is an arrangement specifier, encoded in "size:Q":

size	Q	<T>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

#### Operation

```

1 CheckFPAdvSIMDEnabled64();
2 bits(datasize) operand1 = V[n];
3 bits(datasize) operand2 = V[m];
4 bits(datasize) result;
5
6 integer base = part * pairs;
7

```

## Chapter 4. Instruction definitions


### 4.3. SIMD&FP instructions

```
8  for p = 0 to pairs-1
9      Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize];
10     Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize];
11
12  V[d] = result;
```

## 4.4 Morello instructions

### 4.4.1 ADD (extended register)

Add (extended register) adds a Capability register value field and a sign or zero-extended register value, followed by an optional left shift amount, and writes the result to the destination Capability register value field. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ADD <Cd|CSP>, <Cn|CSP>, <Xm>{, <extend>#<amount>}
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
4 ExtendType extend_type = DecodeRegExtend(option);
5 integer shift = UInt(imm3);
6 if shift > 4 then UNDEFINED;
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
000	UXTB
001	UXTH
010	UXTW
011	UXTX
100	SXTB
101	SXTH
110	SXTW
111	SXTX

- <amount> Is the optional unsigned immediate operand, in the range 0 to 4, defaulting to 0, encoded in the "imm3" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) operand2 = ExtendReg(m, extend_type, shift);
5 Capability result = CapAdd(operand1, operand2);
6
7 if CapIsSealed(operand1) then
8     result = CapWithTagClear(result);
9
10 if d == 31 then
11     CSP[] = result;
12 else
13     C[d] = result;
```



### 4.4.2 ADD (immediate)

Add (immediate) copies a capability from the source Capability register to the destination Capability register with an optionally shifted immediate value added to the value field. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ADD <Cd|CSP>, <Cn|CSP>, #<imm>{, LSL <amount>}
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 bits(64) imm;
4
5 case sh of
6     when '0' imm = ZeroExtend(imm12, 64);
7     when '1' imm = ZeroExtend(imm12 : Zeros(12), 64);
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 4095, encoded in the "imm12" field.
- <amount> Is the index shift amount, encoded in "sh":


sh	<amount>
0	#0
1	#12

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 integer operand2 = UInt(imm);
5
6 Capability result = CapAdd(operand1, operand2);
7
8 if CapIsSealed(operand1) then
9     result = CapWithTagClear(result);
10
11 if d == 31 then
12     CSP[] = result;
13 else
14     C[d] = result;
```

### 4.4.3 ADRDP

Form DDC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits to the DDC value with the bottom 12 bits masked out to form a DCC-relative address and writes the result to the destination register. This description only applies in C64.



ADRD P <Cd>, <label>

```

1 integer d = UInt(Rd);
2 bits(64) imm;
3
4 if IsInC64() then
5     if P == '1' then
6         imm = SignExtend(immhi:immlo:Zeros(12), 64);
7     else
8         imm = ZeroExtend(immhi:immlo:Zeros(12), 64);
9 else
10    imm = SignExtend(P:immhi:immlo:Zeros(12), 64);
    
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Rd" field.
- <label> Is the program label whose 4KB page address is to be calculated, in the range +/-2GB, encoded in "immhi:immlo".


#### Operation

```

1 if IsInC64() then
2     Capability addr;
3     if P == '0' then
4         if CCTLR[].ADRD P == '1' then
5             addr = C[28];
6         else
7             addr = DDC[];
8     else
9         addr = PCC[];
10
11    bits(64) newvalue = CapGetValue(addr) AND NOT(ZeroExtend(Ones(12), 64));
12    bits(64) offset = newvalue - CapGetValue(addr) + imm;
13
14    Capability result = CapAdd(addr, offset);
15
16    if CapIsSealed(addr) then
17        result = CapWithTagClear(result);
18
19    C[d] = result;
20 else
21    bits(64) addr;
22    if CCTLR[].PCCBO == '1' then
23        addr = CapGetOffset(PCC[]);
24    else
25        addr = CapGetValue(PCC[]);
26
27    addr<11:0> = Zeros(12);
28
29    X[d] = addr + imm;
    
```

### 4.4.4 ADRP

Form PCC-relative address to 4KB page adds an immediate value that is shifted left by 12 bits to the PCC value with the bottom 12 bits masked out to form a PCC-relative address and writes the result to the destination register. This description only applies in C64.



```
ADRP <Cd>, <label>
```

```
1 integer d = UInt(Rd);
2 bits(64) imm;
3
4 if IsInC64() then
5     if P == '1' then
6         imm = SignExtend(immhi:immlo:Zeros(12), 64);
7     else
8         imm = ZeroExtend(immhi:immlo:Zeros(12), 64);
9 else
10    imm = SignExtend(P:immhi:immlo:Zeros(12), 64);
```

#### Assembler Symbols


- <Cd> Is the capability name of the destination register, encoded in the "Rd" field.
- <label> Is the program label whose 4KB page address is to be calculated, in the range +/-2GB, encoded in "immhi:immlo".

#### Operation

```
1 if IsInC64() then
2     Capability addr;
3     if P == '0' then
4         if CTLR[0].ADRPDPB == '1' then
5             addr = C[28];
6         else
7             addr = DDC[];
8     else
9         addr = PCC[];
10
11     bits(64) newvalue = CapGetValue(addr) AND NOT(ZeroExtend(Ones(12), 64));
12     bits(64) offset = newvalue - CapGetValue(addr) + imm;
13
14     Capability result = CapAdd(addr, offset);
15
16     if CapIsSealed(addr) then
17         result = CapWithTagClear(result);
18
19     C[d] = result;
20 else
21     bits(64) addr;
22     if CTLR[0].PCCBO == '1' then
23         addr = CapGetOffset(PCC[]);
24     else
25         addr = CapGetValue(PCC[]);
26
27     addr<11:0> = Zeros(12);
28
29     X[d] = addr + imm;
```

### 4.4.5 ALIGND

Align Down rounds the value field of the source Capability register down to a two to the power of the immediate value boundary and writes the result to the destination Capability register. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ALIGND <Cd|CSP>, <Cn|CSP>, #<imm>
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer align = UInt(imm6);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 63, encoded in the "imm6" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4
5 bits(64) newvalue = CapGetValue(operand) AND NOT(ZeroExtend(Ones(align), 64));
6 Capability result = CapSetValue(operand, newvalue);
7
8 if CapIsSealed(operand) then
9     result = CapWithTagClear(result);
10
11 if d == 31 then
12     CSP[] = result;
13 else
14     C[d] = result;
```

### 4.4.6 ALIGNU

Align Up rounds the value field of the source Capability register up to a two to the power of the immediate value boundary and writes the result to the destination Capability register. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ALIGNU <Cd|CSP>, <Cn|CSP>, #<imm>
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer align = UInt(imm6);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 63, encoded in the "imm6" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4
5 bits(65) m = ZeroExtend(Ones(align), 65);
6 bits(65) newvalue = (ZeroExtend(CapGetValue(operand), 65) + m) AND NOT(m);
7 Capability result = CapSetValue(operand, newvalue<63:0>);
8
9 if CapIsSealed(operand) then
10     result = CapWithTagClear(result);
11
12 if d == 31 then
13     CSP[] = result;
14 else
15     C[d] = result;
```

### 4.4.7 BICFLGS (immediate)

Bitwise Bit Clear (immediate) on flags field performs a bitwise AND of the flags field of a capability and the complement of an immediate value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
BICFLGS <Cd|CSP>, <Cn|CSP>, #<imm>
```

```
1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(8) mask = imm8;
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4
5 bits(64) oldvalue = CapGetValue(operand);
6 bits(8) newflags = oldvalue<63:56> AND NOT mask;
7 bits(64) newvalue = newflags : oldvalue<55:0>;
8
9 Capability result = CapSetFlags(operand, newvalue);
10
11 if CapIsSealed(operand) then
12     result = CapWithTagClear(result);
13
14 if d == 31 then
15     CSP[] = result;
16 else
17     C[d] = result;
```

### 4.4.8 BICFLGS (register)

Bitwise Bit Clear on flags field performs a bitwise AND of the flags field of a capability and the complement of bits 63 to 56 of a register value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



BICFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4 bits(64) mask = X[m];
5
6 bits(64) oldvalue = CapGetValue(operand);
7 bits(8) newflags = oldvalue<63:56> AND NOT mask<63:56>;
8 bits(64) newvalue = newflags : oldvalue<55:0>;
9
10 Capability result = CapSetFlags(operand, newvalue);
11
12 if CapIsSealed(operand) then
13     result = CapWithTagClear(result);
14
15 if d == 31 then
16     CSP[] = result;
17 else
18     C[d] = result;
```

### 4.4.9 BLR (indirect)

Branch with Link to capability Register calls a subroutine at an address in the source register, setting C30 to PCC+4.



BLR      <Cn>

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_INDCALL;
```

#### Assembler Symbols

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2 Capability target = C[n];
3
4 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
5   target = CapWithTagClear(target);
6
7 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
8   target = CapUnseal(target);
9
10 integer linkoffset = 4;
11 Capability link;
12
13 if IsInC64() then
14   linkoffset = linkoffset + 1;
15
16 link = CapAdd(PCC[], linkoffset);
17
18 if CCTLR[].SBL == '1' then
19   link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
20
21 C[30] = link;
22 BranchXToCapability(target, branch_type);
```



### 4.4.10 BLR (memory indirect)

Unseal load, branch and link loads a capability and an offset, derives, unseals, and branches to the destination Capability register, setting C30 to PCC+4.



BLR [**<Cn|CSP>**, #**<imm>**]

```

1 integer n = UInt(Cn);
2 bits(64) offset = SignExtend(imm7:'0000', 64);
3 BranchType branch_type = BranchType_INDCALL;

```

#### Assembler Symbols

**<Cn|CSP>** Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

**<imm>** Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation


```

1 CheckCapabilitiesEnabled();
2
3 Capability base = if n == 31 then CSP[] else C[n];
4 Capability target;
5
6 if CapIsTagSet(base) && CapIsSealed(base) && n == 29 && CapGetObjectype(base) == CAP_SEAL_TYPE_LB then
7   base = CapUnseal(base);
8
9 VirtualAddress vabase = VAFromCapability(base);
10 bits(64) addr = VAddress(vabase) + offset;
11
12 VACheckAddress(vabase, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
13 target = MemC[addr, AccType_NORMAL];
14 target = CapSquashPostLoadCap(target, vabase);
15
16 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
17   target = CapWithTagClear(target);
18
19 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectype(target) == CAP_SEAL_TYPE_RB then
20   target = CapUnseal(target);
21
22 C[n] = base;
23
24 integer linkoffset = 4;
25 Capability link;
26
27 if IsInC64() then
28   linkoffset = linkoffset + 1;
29
30 link = CapAdd(PCC[], linkoffset);
31
32 if CCTLR[].SBL == '1' then
33   link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
34
35 C[30] = link;
36 BranchXToCapability(target, branch_type);

```

### 4.4.11 BLRR

Branch with Link to capability Register with possible switch to Restricted calls a subroutine at an address in the source register, setting C30 to PCC+4. The PE may switch to Restricted based on the Executive permission in PCC.



BLRR     <Cn>

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_INDCALL;
```

#### Assembler Symbols


<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

#### Operation

```
1 if IsInRestricted() then
2     UndefinedFault();
3
4 CheckCapabilitiesEnabled();
5
6 Capability target = C[n];
7
8 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectTypes(target) == CAP_SEAL_TYPE_RB then
9     target = CapUnseal(target);
10 else
11     if CCTLR[].SBL == '1' then
12         target = CapWithTagClear(target);
13
14 integer linkoffset = 4;
15 Capability link;
16
17 if IsInC64() then
18     linkoffset = linkoffset + 1;
19
20 link = CapAdd(PCC[], linkoffset);
21
22 if CCTLR[].SBL == '1' then
23     link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
24
25 C[30] = link;
26 BranchXToCapability(target, branch_type);
```

### 4.4.12 BLRS (capability)

Branch with Link to sealed capability (direct) calls a subroutine at an address in the source register, sealing and setting C30 to PCC+4.



BLRS <Cn>

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_INDCALL;
```

#### Assembler Symbols


<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2 Capability target = C[n];
3
4 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
5     target = CapWithTagClear(target);
6
7 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectTypes(target) == CAP_SEAL_TYPE_RB then
8     target = CapUnseal(target);
9 else
10     if CCTLR[].SBL == '1' then
11         target = CapWithTagClear(target);
12
13 integer linkoffset = 4;
14 Capability link;
15
16 if IsInC64() then
17     linkoffset = linkoffset + 1;
18
19 link = CapAdd(PCC[], linkoffset);
20
21 if CCTLR[].SBL == '1' then
22     link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
23
24 C[30] = link;
25 BranchXToCapability(target, branch_type);
```

### 4.4.13 BLRS (pair of capabilities)

Branch with Link to sealed capability Register with possible switch to Restricted calls a subroutine at an address in the source register, sealing and setting C30 to PCC+4. The PE may switch to Restricted based on the Executive permission in PCC.



BLRS C29, <Cn>, <Cm>

```

1 integer n = UInt(Cn);
2 integer m = UInt(Cm);
3 BranchType branch_type = BranchType_INDCALL;

```

#### Assembler Symbols

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

<Cm> Is the capability name of the second source register, encoded in the "Cm" field.

#### Operation


```

1 CheckCapabilitiesEnabled();
2
3 Capability sealed_target = C[n];
4 Capability sealed_data = C[m];
5
6 if !IsInRestricted() && !CapCheckPermissions(sealed_target, CAP_PERM_EXECUTIVE) then
7     sealed_target = CapWithTagClear(sealed_target);
8
9 Capability target;
10 if CapIsTagSet(sealed_target) && CapIsTagSet(sealed_data)
11     && CapIsSealed(sealed_target) && CapIsSealed(sealed_data)
12     && UInt(CapGetObjectType(sealed_target)) > CAP_MAX_FIXED_SEAL_TYPE
13     && CapGetObjectType(sealed_target) == CapGetObjectType(sealed_data)
14     && CapCheckPermissions(sealed_target, CAP_PERM_BRANCH_SEALED_PAIR)
15     && CapCheckPermissions(sealed_data, CAP_PERM_BRANCH_SEALED_PAIR)
16     && CapCheckPermissions(sealed_target, CAP_PERM_EXECUTE)
17     && !CapCheckPermissions(sealed_data, CAP_PERM_EXECUTE) then
18
19     target = CapUnseal(sealed_target);
20     C[29] = CapUnseal(sealed_data);
21 else
22     target = CapWithTagClear(sealed_target);
23     C[29] = sealed_data;
24
25 integer linkoffset = 4;
26 Capability link;
27
28 if IsInC64() then
29     linkoffset = linkoffset + 1;
30
31 link = CapAdd(PCC[], linkoffset);
32
33 if CCTLR[].SBL == '1' then
34     link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
35
36 C[30] = link;
37 BranchXToCapability(target, branch_type);

```

#### 4.4.14 BR (indirect)

Branch to capability Register branches unconditionally to an address in a Capability register, with a hint that this is not a subroutine return.



BR      <Cn>

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_INDIR;
```

#### Assembler Symbols


<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2 Capability target = C[n];
3
4 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
5     target = CapWithTagClear(target);
6
7 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
8     target = CapUnseal(target);
9
10 BranchXToCapability(target, branch_type);
```

### 4.4.15 BR (memory indirect)

Unseal load and branch loads a capability and an offset, derives, unseals, and branches to the destination Capability register.



BR [**<Cn|CSP>**, #**<imm>**]

```
1 integer n = UInt(Cn);
2 bits(64) offset = SignExtend(imm7:'0000', 64);
3 BranchType branch_type = BranchType_INDIR;
```

#### Assembler Symbols

**<Cn|CSP>** Is the capability name of the base register or stack pointer, encoded in the "Cn" field.


**<imm>** Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability base = if n == 31 then CSP[] else C[n];
4 Capability target;
5
6 if CapIsTagSet(base) && CapIsSealed(base) && n == 29 && CapGetObjectype(base) == CAP_SEAL_TYPE_LB then
7   base = CapUnseal(base);
8
9 VirtualAddress vabase = VAFromCapability(base);
10 bits(64) addr = VAddress(vabase) + offset;
11
12 VACheckAddress(vabase, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
13 target = MemC[addr, AccType_NORMAL];
14 target = CapSquashPostLoadCap(target, vabase);
15
16 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
17   target = CapWithTagClear(target);
18
19 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectype(target) == CAP_SEAL_TYPE_RB then
20   target = CapUnseal(target);
21
22 C[n] = base;
23
24 BranchXToCapability(target, branch_type);
```

### 4.4.16 BRR

Branch to capability Register with possible switch to Restricted branches unconditionally to an address in the source register, with a hint that this is not a subroutine return. The PE may switch to Restricted based on the Executive permission in PCC.



BRR      <Cn>

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_INDIR;
```

#### Assembler Symbols


<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

#### Operation

```
1 if IsInRestricted() then
2     UndefinedFault();
3
4 CheckCapabilitiesEnabled();
5
6 Capability target = C[n];
7
8 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
9     target = CapUnseal(target);
10 else
11     if CCTLR[].SBL == '1' then
12         target = CapWithTagClear(target);
13
14 BranchXToCapability(target, branch_type);
```

### 4.4.17 BRS (capability)

Branch to sealed capability (direct) unseals and branches to an address in the source Capability register.



BRS      <Cn>

```

1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_INDIR;
    
```

#### Assembler Symbols

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

#### Operation


```

1 CheckCapabilitiesEnabled();
2 Capability target = C[n];
3
4 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
5     target = CapWithTagClear(target);
6
7 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectTypes(target) == CAP_SEAL_TYPE_RB then
8     target = CapUnseal(target);
9 else
10     if CCTLR[].SBL == '1' then
11         target = CapWithTagClear(target);
12
13 BranchXToCapability(target, branch_type);
    
```



### 4.4.18 BRS (pair of capabilities)

Branch to sealed capability pair checks the capabilities have the correct properties to be used as a sealed pair, unseals the source Capability registers, branches to an address in the first Capability register and writes the second Capability register to C29.



BRS C29, <Cn>, <Cm>

```

1 integer n = UInt(Cn);
2 integer m = UInt(Cm);
3 BranchType branch_type = BranchType_INDIR;
  
```

#### Assembler Symbols

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

<Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability sealed_target = C[n];
4 Capability sealed_data = C[m];
5
6 if !IsInRestricted() && !CapCheckPermissions(sealed_target, CAP_PERM_EXECUTIVE) then
7     sealed_target = CapWithTagClear(sealed_target);
8
9 Capability target;
10 if CapIsTagSet(sealed_target) && CapIsTagSet(sealed_data)
11     && CapIsSealed(sealed_target) && CapIsSealed(sealed_data)
12     && UInt(CapGetObjectType(sealed_target)) > CAP_MAX_FIXED_SEAL_TYPE
13     && CapGetObjectType(sealed_target) == CapGetObjectType(sealed_data)
14     && CapCheckPermissions(sealed_target, CAP_PERM_BRANCH_SEALED_PAIR)
15     && CapCheckPermissions(sealed_data, CAP_PERM_BRANCH_SEALED_PAIR)
16     && CapCheckPermissions(sealed_target, CAP_PERM_EXECUTE)
17     && !CapCheckPermissions(sealed_data, CAP_PERM_EXECUTE) then
18
19     target = CapUnseal(sealed_target);
20     C[29] = CapUnseal(sealed_data);
21 else
22     target = CapWithTagClear(sealed_target);
23     C[29] = sealed_data;
24
25 BranchXToCapability(target, branch_type);
  
```

### 4.4.19 BUILD

Build capability from untagged and possibly sealed bit pattern interprets and treats an untagged and possibly sealed bit pattern as a capability, checks this capability against a testing capability and based on the result, writes the built capability to the destination Capability register.



BUILD <Cd|CSP>, <Cn|CSP>, <Cm|CSP>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2 Capability data = if n == 31 then CSP[] else C[n];
3 Capability key = if m == 31 then CSP[] else C[m];
4 Capability result;
5
6 boolean dataWasSealed = CapIsSealed(data);
7
8 if dataWasSealed then
9     data = CapUnseal(data);
10
11 if !CapIsTagSet(key) || CapIsSealed(key) ||
12    !CapIsSubSetOf(data, key) || CapIsBaseAboveLimit(data) then
13     if dataWasSealed then
14         result = CapWithTagClear(data);
15     else
16         result = data;
17 else
18     result = CapWithTagSet(data);
19
20 if d == 31 then
21     CSP[] = result;
22 else
23     C[d] = result;
```

### 4.4.20 BX

Branch Exchange sets PCC to PCC+4 and switches to C64 or A64 depending on the value of PSTATE.C64.



BX #4


```
1 BranchType branch_type = BranchType_DIR;
```

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 integer offset = 4;
4 if !IsInC64() then
5     offset = offset + 1;
6 Capability target = CapAdd(PCC[], offset);
7
8 BranchXToCapability(target, branch_type);
```

### 4.4.21 CAS

Compare and Swap capabilities in memory determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory.



```
CAS    <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
CAS    <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1  AccType ldacctype = AccType_ATOMICRW;
2  AccType stacctype = AccType_ATOMICRW;
3
4  integer t = UInt(Ct);
5  integer s = UInt(Cs);
6  integer n = UInt(Rn);
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1  CheckCapabilitiesEnabled();
2
3  VirtualAddress base;
4  Capability comparecap;
5  Capability newcap;
6  Capability data;
7
8  comparecap = C[s];
9  newcap = C[t];
10 base = BaseReg[n];
11 bits(64) addr = VAddress(base);
12 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
13 bits(64) cap_required = CAP_PERM_STORE;
14 if CapIsTagSet(newcap) then
15     cap_required = cap_required OR CAP_PERM_STORE_CAP;
16     if CapIsLocal(newcap) then
17         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
18 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
20 // Both the original VirtualAddress and 64 bit address are passed in
21 // order to be able to squash permissions and tags correctly.
22 C[s] = MemAtomicCompareAndSwapC(base, addr, comparecap, newcap, ldacctype, stacctype);
```

### 4.4.22 CASA

Compare and Swap capabilities in memory with acquire determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
CASA <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
CASA <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 AccType ldacctype = AccType_ORDEREDATOMICRW;
2 AccType stacctype = AccType_ATOMICRW;
3
4 integer t = UInt(Ct);
5 integer s = UInt(Cs);
6 integer n = UInt(Rn);
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability comparecap;
5 Capability newcap;
6 Capability data;
7
8 comparecap = C[s];
9 newcap = C[t];
10 base = BaseReg[n];
11 bits(64) addr = VAddress(base);
12 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
13 bits(64) cap_required = CAP_PERM_STORE;
14 if CapIsTagSet(newcap) then
15     cap_required = cap_required OR CAP_PERM_STORE_CAP;
16     if CapIsLocal(newcap) then
17         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
18 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
20 // Both the original VirtualAddress and 64 bit address are passed in
21 // order to be able to squash permissions and tags correctly.
22 C[s] = MemAtomicCompareAndSwapC(base, addr, comparecap, newcap, ldacctype, stacctype);
```

### 4.4.23 CASAL

Compare and Swap capabilities in memory with acquire and release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. This instruction stores to memory with release semantics.



```
CASAL <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
CASAL <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 AccType ldacctype = AccType_ORDEREDATOMICRW;
2 AccType stacctype = AccType_ORDEREDATOMICRW;
3
4 integer t = UInt(Ct);
5 integer s = UInt(Cs);
6 integer n = UInt(Rn);
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability comparecap;
5 Capability newcap;
6 Capability data;
7
8 comparecap = C[s];
9 newcap = C[t];
10 base = BaseReg[n];
11 bits(64) addr = VAddress(base);
12 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
13 bits(64) cap_required = CAP_PERM_STORE;
14 if CapIsTagSet(newcap) then
15     cap_required = cap_required OR CAP_PERM_STORE_CAP;
16     if CapIsLocal(newcap) then
17         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
18 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
20 // Both the original VirtualAddress and 64 bit address are passed in
21 // order to be able to squash permissions and tags correctly.
22 C[s] = MemAtomicCompareAndSwapC(base, addr, comparecap, newcap, ldacctype, stacctype);
```

### 4.4.24 CASL

Compare and Swap capabilities in memory with release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and performs a comparison between this first Capability register with a second Capability register. If the result of the comparison is equal, the second Capability register is atomically stored to the calculated address in memory. This instruction stores to memory with release semantics.



```
CASL <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
CASL <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 AccType ldacctype = AccType_ATOMICRW;
2 AccType stacctype = AccType_ORDEREDATOMICRW;
3
4 integer t = UInt(Ct);
5 integer s = UInt(Cs);
6 integer n = UInt(Rn);
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be compared and loaded, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be conditionally stored, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability comparecap;
5 Capability newcap;
6 Capability data;
7
8 comparecap = C[s];
9 newcap = C[t];
10 base = BaseReg[n];
11 bits(64) addr = VAddress(base);
12 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
13 bits(64) cap_required = CAP_PERM_STORE;
14 if CapIsTagSet(newcap) then
15     cap_required = cap_required OR CAP_PERM_STORE_CAP;
16     if CapIsLocal(newcap) then
17         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
18 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
19
20 // Both the original VirtualAddress and 64 bit address are passed in
21 // order to be able to squash permissions and tags correctly.
22 C[s] = MemAtomicCompareAndSwapC(base, addr, comparecap, newcap, ldacctype, stacctype);
```

### 4.4.25 CFHI

Copy From High copies bits 127 to 64 of the source Capability register to the destination register.



CFHI <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);  
2 integer n = UInt(Cn);
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();  
2  
3 Capability operand1 = if n == 31 then CSP[] else C[n];  
4 bits(64) result;  
5  
6 result = operand1<127:64>;  
7  
8 X[d] = result;
```



### 4.4.26 CHKEQ

Check for bit equality of two capabilities, setting flags checks if two capabilities are equal. The instruction updates the condition flags based on the result.



CHKEQ <Cn|CSP>, <Cm>

```
1 integer n = UInt(Cn);
2 integer m = UInt(Cm);
```

#### Assembler Symbols

<Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.


<Cm> Is the capability name of the second source register, encoded in the "Cm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = C[m];
5
6 if operand1 == operand2 then
7     PSTATE.<N,Z,C,V> = '0100';
8 else
9     PSTATE.<N,Z,C,V> = '0000';
```

### 4.4.27 CHKSLD

Check if capability is sealed, setting flags checks if the source Capability register is sealed. The instruction updates the condition flags based on the result.



CHKSLD <Cn|CSP>

```
1 integer n = UInt(Cn);
```

#### Assembler Symbols


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4
5 if CapIsSealed(operand1) then
6     PSTATE.<N,Z,C,V> = '0001';
7 else
8     PSTATE.<N,Z,C,V> = '0000';
```

### 4.4.28 CHKSS

Check Subset, setting flags checks if a capability is a subset of a testing capability. The instruction updates the condition flags based on the result.



CHKSS <Cn|CSP>, <Cm|CSP>

```
1 integer n = UInt(Cn);
2 integer m = UInt(Cm);
```

#### Assembler Symbols


- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = if m == 31 then CSP[] else C[m];
5
6 if CapIsSubSetOf(operand1, operand2) &&
7   CapGetTag(operand1) == CapGetTag(operand2) then
8   PSTATE.<N,Z,C,V> = '1000';
9 else
10  PSTATE.<N,Z,C,V> = '0000';
```

### 4.4.29 CHKSSU

Check Subset, setting flags and conditionally unseal checks if a capability is a subset of a testing capability. If the capability is a valid sealed capability, and the testing capability is a valid unsealed capability, the operation unseals the capability and writes it to the destination Capability register. The instruction updates the condition flags based on the result.



```
CHKSSU <Cd>, <Cn|CSP>, <Cm|CSP>
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
```

#### Assembler Symbols


- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = if m == 31 then CSP[] else C[m];
5 Capability result = operand1;
6
7 if CapIsSubSetOf(operand1, operand2) &&
8   CapGetTag(operand1) == CapGetTag(operand2) then
9   if CapIsTagSet(operand2) && !CapIsSealed(operand2) &&
10    CapIsTagSet(operand1) && CapIsSealed(operand1) then
11     result = CapUnseal(operand1);
12
13   PSTATE.<N,Z,C,V> = '1000';
14 else
15   PSTATE.<N,Z,C,V> = '0000';
16
17 C[d] = result;
```

### 4.4.30 CHKTGD

Check if capability has its tag bit set, setting flags checks if the Capability Tag of the source Capability register is set. The instruction updates the condition flags based on the result.



CHKTGD <Cn|CSP>

1 **integer** n = UInt(Cn);

#### Assembler Symbols

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4
5 if CapIsTagSet(operand1) then
6     PSTATE.<N,Z,C,V> = '0010';
7 else
8     PSTATE.<N,Z,C,V> = '0000';
    
```

### 4.4.31 CLRPERM (immediate)

Clear capability permissions (immediate) clears the Capability Permissions of the source capability based on an immediate value and writes the result to the destination Capability register.



```
CLRPERM <Cd|CSP>, <Cn|CSP>, <perm>
```

```
1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(3) imm = perm;
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <perm> Is the perm specifier, encoded in "perm":


perm	<perm>
000	#0
001	X
010	W
011	WX
100	R
101	RX
110	RW
111	RWX

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability data = if n == 31 then CSP[] else C[n];
4 Capability result;
5
6 bits(64) clr_perms = Zeros(64);
7 if imm<0> == '1' then
8   clr_perms = clr_perms OR CAP_PERM_EXECUTE;
9 if imm<1> == '1' then
10  clr_perms = clr_perms OR CAP_PERM_STORE;
11 if imm<2> == '1' then
12  clr_perms = clr_perms OR CAP_PERM_LOAD;
13
14 result = CapClearPerms(data, clr_perms);
15
16 if CapIsSealed(data) then
17   result = CapWithTagClear(result);
18
19 if d == 31 then
20   CSP[] = result;
21 else
22   C[d] = result;
```

### 4.4.32 CLRPERM (register)

Clear capability Permissions (scalar) clears the Capability Permissions of the source capability using a mask and writes the result to the destination Capability register.



CLRPERM <Cd|CSP>, <Cn|CSP>, <Xm>

```

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
    
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability data = if n == 31 then CSP[] else C[n];
4 bits(64) mask = X[m];
5 Capability result;
6
7 result = CapClearPerms(data, mask);
8
9 if CapIsSealed(data) then
10     result = CapWithTagClear(result);
11
12 if d == 31 then
13     CSP[] = result;
14 else
15     C[d] = result;
    
```

### 4.4.33 CLRTAG

Clear capability Tag clears the Capability Tag of the source capability and writes the result to the destination Capability register



CLRTAG <Cd|CSP>, <Cn|CSP>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4 Capability result = CapWithTagClear(operand);
5
6 if d == 31 then
7   CSP[] = result;
8 else
9   C[d] = result;
```




### 4.4.34 CMP

Compare capabilities if the Capability Tag of the first source Capability register is not the same as the Capability Tag of the second source Capability register subtracts the Capability Tag of the first source Capability register from the Capability Tag of the second source Capability register and discards the result otherwise subtracts the Value field of the first source Capability register from the Value field of the second source Capability register and discards the result. The instruction updates the condition flags based on the result.

This is an alias of [SUBS](#). This means:

- The encodings in this description are named to match the encodings of [SUBS](#).
- The description of [SUBS](#) gives the operational pseudocode for this instruction.



CMP [<Cn>](#), [<Cm>](#)

is equivalent to

[SUBSXXZR](#), [<Cn>](#), [<Cm>](#)

and is always the preferred disassembly.

#### Assembler Symbols

- [<Cn>](#) Is the capability name of the first source register, encoded in the "Cn" field.  
[<Cm>](#) Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

The description of [SUBS](#) gives the operational pseudocode for this instruction.

### 4.4.35 CPY

Copy Capability register copies a capability from the source Capability register to the destination Capability register.

This instruction is used by the alias [MOV](#).



CPY <Cd|CSP>, <Cn|CSP>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability result = if n == 31 then CSP[] else C[n];
4 if d == 31 then
5     CSP[] = result;
6 else
7     C[d] = result;
```

### 4.4.36 CPYTYPE

Set capability value to the Capability ObjectType of another capability writes the ObjectType of a first capability to a second capability and writes the result to the destination Capability register. If the second capability is sealed, the destination Capability Tag is cleared.



CPYTYPE <Cd>, <Cn>, <Cm>

```

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
  
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability key = C[n];
4 Capability data = C[m];
5 Capability result;
6
7 if CapIsSealed(data) then
8     result = CapSetValue(key, CapGetObjectType(data));
9 else
10    result = CapSetValue(key, CAP_NO_SEALING);
11
12 if CapIsSealed(key) then
13     C[d] = CapWithTagClear(result);
14 else
15     C[d] = result;
  
```

### 4.4.37 CPYVALUE

Set capability value to Capability Value of another capability writes the Capability Value of a first capability to a second capability and writes the result to the destination Capability register. If the second capability is sealed, the destination Capability Tag is cleared.



CPYVALUE <Cd>, <Cn>, <Cm>

```

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
    
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = C[n];
4 Capability operand2 = C[m];
5 Capability result;
6
7 result = CapSetValue(operand1, CapGetValue(operand2));
8
9 if CapIsSealed(operand1) then
10     C[d] = CapWithTagClear(result);
11 else
12     C[d] = result;
    
```

### 4.4.38 CSEAL

Conditionally Seal capability seals a capability using a sealing capability if the ObjectType extracted from the Value field of the sealing capability allows this operation. This is intended to be used with BUILD.



CSEAL <Cd|CSP>, <Cn|CSP>, <Cm|CSP>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm|CSP> Is the capability name of the second source register or stack pointer, encoded in the "Cm" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = if m == 31 then CSP[] else C[m];
5
6 bits(64) otype = CapGetValue(operand2);
7 Capability result = operand1;
8
9 if otype == CAP_NO_SEALING then
10   PSTATE.<N,Z,C,V> = '0001';
11 elseif CapIsTagSet(operand1) && CapIsTagSet(operand2) &&
12   !CapIsSealed(operand1) && !CapIsSealed(operand2) &&
13   CapCheckPermissions(operand2, CAP_PERM_SEAL) &&
14   CapIsInBounds(operand2) &&
15   UInt(otype) <= CAP_MAX_OBJECT_TYPE then
16
17   result = CapSetObjectType(operand1, otype);
18   PSTATE.<N,Z,C,V> = '0001';
19 else
20   PSTATE.<N,Z,C,V> = '0000';
21
22 if d == 31 then
23   CSP[] = result;
24 else
25   C[d] = result;
```



### 4.4.40 CTHI

Copy To High copies the source register to bits 127 to 64 of the destination Capability register and clears the Capability Tag of the destination Capability register.



CTHI <Cd|CSP>, <Cn>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability result = C[n];
4
5 result<127:64> = X[m];
6
7 if d == 31 then
8     CSP[] = CapWithTagClear(result);
9 else
10    C[d] = CapWithTagClear(result);
```

### 4.4.41 CVT (flag setting)

Convert capability to pointer, setting flags derives an address from the source Capability registers and writes the result to the destination register. The instruction updates the condition flags based on the result.



CVT <Xd>, <Cn|CSP>, <Cm>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the first source register or stack pointer, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = C[m];
5 bits(64) result;
6
7 if CapIsTagSet(operand1) then
8     if CCTLR[].DDCBO == '1' then
9         result = CapGetValue(operand1) - CapGetBase(operand2);
10    else
11        result = CapGetValue(operand1);
12
13    if result == 0 then
14        PSTATE.<N,Z,C,V> = '0110';
15    else
16        PSTATE.<N,Z,C,V> = '0010';
17 else
18    result = Zeros(64);
19    PSTATE.<N,Z,C,V> = '0000';
20
21 X[d] = result;
```



### 4.4.42 CVT (not flag setting)

Convert pointer to capability offset from a capability derives the Capability Value from the source 64-bit register and Capability register, and writes the result to the destination Capability register.



CVT <Cd>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) operand2 = X[m];
5 Capability result;
6
7 if CCTLR[0].DDCBO == '1' then
8     result = CapSetOffset(operand1, operand2);
9 else
10    result = CapSetValue(operand1, operand2);
11
12 if CapIsSealed(operand1) then
13    C[d] = CapWithTagClear(result);
14 else
15    C[d] = result;
```

### 4.4.43 CVTD (flag setting)

Convert capability to pointer offset from DDC, setting flags derives an address from the source Capability register and DDC, and writes the result to the destination register. The instruction updates the condition flags based on the result.



CVTD <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = DDC[];
5 bits(64) result;
6
7 if CapIsTagSet(operand1) then
8     if CCTLR[].DDCBO == '1' then
9         result = CapGetValue(operand1) - CapGetBase(operand2);
10    else
11        result = CapGetValue(operand1);
12
13    if result == 0 then
14        PSTATE.<N,Z,C,V> = '0110';
15    else
16        PSTATE.<N,Z,C,V> = '0010';
17 else
18    result = Zeros(64);
19    PSTATE.<N,Z,C,V> = '0000';
20
21 X[d] = result;
```

#### 4.4.44 CVTD (not flag setting)

Convert pointer to capability offset from DDC derives a Capability Value from a 64-bit register and DDC, and writes the result to the destination Capability register.



CVTD <Cd>, <Xn>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Rn);
```

##### Assembler Symbols

<Cd> Is the capability name of the destination register, encoded in the "Cd" field.


<Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

##### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = DDC[];
4 bits(64) operand2 = X[n];
5 Capability result;
6
7 if CTLR[].DDCBO == '1' then
8     result = CapSetOffset(operand1, operand2);
9 else
10    result = CapSetValue(operand1, operand2);
11
12 if CapIsSealed(operand1) then
13    C[d] = CapWithTagClear(result);
14 else
15    C[d] = result;
```

### 4.4.45 CVTDZ

Convert pointer to capability offset from DDC, with null capability from zero semantics derives a Capability Value from a 64-bit register and DDC, and writes the result to the destination Capability register. This instruction sets the destination Capability register to zero based on the result.



CVTDZ <Cd>, <Xn>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Rn);
```

#### Assembler Symbols


- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = DDC[];
4 bits(64) operand2 = X[n];
5 Capability result;
6
7 if operand2 == 0 then
8   result = CapNull();
9 else
10   if CCTLR[].DDCBO == '1' then
11     result = CapSetOffset(operand1,operand2);
12   else
13     result = CapSetValue(operand1,operand2);
14
15 if CapIsSealed(operand1) then
16   C[d] = CapWithTagClear(result);
17 else
18   C[d] = result;
```

### 4.4.46 CVTP (flag setting)

Convert capability to pointer offset from PCC, setting flags derives an address from the source Capability register and PCC, and writes the result to the destination register. The instruction updates the condition flags based on the result.



CVTP <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 Capability operand2 = PCC[];
5 bits(64) result;
6
7 if CapIsTagSet(operand1) then
8     if CCTLR[].PCCBO == '1' then
9         result = CapGetValue(operand1) - CapGetBase(operand2);
10    else
11        result = CapGetValue(operand1);
12
13    if result == 0 then
14        PSTATE.<N,Z,C,V> = '0110';
15    else
16        PSTATE.<N,Z,C,V> = '0010';
17 else
18    result = Zeros(64);
19    PSTATE.<N,Z,C,V> = '0000';
20
21 X[d] = result;
```



### 4.4.48 CVTPZ

Convert pointer to capability offset from PCC, with null capability from zero semantics derives a Capability Value from a 64-bit register and PCC, and writes the result to the destination Capability register. This instruction sets the destination Capability register to zero based on the result.



```
CVTPZ <Cd>, <Xn>
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Rn);
```

#### Assembler Symbols

<Cd> Is the capability name of the destination register, encoded in the "Cd" field.


<Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = PCC[];
4 bits(64) operand2 = X[n];
5 Capability result;
6
7 if operand2 == 0 then
8     result = CapNull();
9 else
10     if CCTLR[].PCCBO == '1' then
11         result = CapSetOffset(operand1,operand2);
12     else
13         result = CapSetValue(operand1,operand2);
14
15 if CapIsSealed(operand1) then
16     C[d] = CapWithTagClear(result);
17 else
18     C[d] = result;
```

### 4.4.49 CVTZ

Convert pointer to capability offset from a capability, with null capability from zero semantics derives the Capability Value from the source 64-bit register and Capability register, and writes the result to the destination Capability register. This instruction sets the destination Capability register to zero based on the result.



CVTZ <Cd>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) operand2 = X[m];
5 Capability result;
6
7 if operand2 == 0 then
8     result = CapNull();
9 else
10     if CCTLR[].DDCBO == '1' then
11         result = CapSetOffset(operand1,operand2);
12     else
13         result = CapSetValue(operand1,operand2);
14
15 if CapIsSealed(operand1) then
16     C[d] = CapWithTagClear(result);
17 else
18     C[d] = result;
```



### 4.4.50 EORFLGS (immediate)

Bitwise Exclusive OR (immediate) on flags field performs a bitwise XOR of the flags field of a capability and an immediate value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
EORFLGS <Cd|CSP>, <Cn|CSP>, #<imm>
```

```
1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(8) mask = imm8;
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4
5 bits(64) oldvalue = CapGetValue(operand);
6 bits(8) newflags = oldvalue<63:56> EOR mask;
7 bits(64) newvalue = newflags : oldvalue<55:0>;
8
9 Capability result = CapSetFlags(operand, newvalue);
10
11 if CapIsSealed(operand) then
12     result = CapWithTagClear(result);
13
14 if d == 31 then
15     CSP[] = result;
16 else
17     C[d] = result;
```

### 4.4.51 EORFLGS (register)

Bitwise Exclusive OR (register) on flags field performs a bitwise XOR of the flags field of a capability and bits 63 to 56 of a register value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



EORFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4 bits(64) mask = X[m];
5
6 bits(64) oldvalue = CapGetValue(operand);
7 bits(8) newflags = oldvalue<63:56> EOR mask<63:56>;
8 bits(64) newvalue = newflags : oldvalue<55:0>;
9
10 Capability result = CapSetFlags(operand, newvalue);
11
12 if CapIsSealed(operand) then
13     result = CapWithTagClear(result);
14
15 if d == 31 then
16     CSP[] = result;
17 else
18     C[d] = result;
```

### 4.4.52 GCBASE

Get the Base field of a capability calculates the base field of a capability and writes it to the destination register.



GCBASE <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(CAP_BOUND_NUM_BITS) result;
5
6 (result, -, -) = CapGetBounds(operand1);
7
8 X[d] = result<63:0>;
```

### 4.4.53 GCFLGS

Get the Flags field of a capability gets the Flags field of a capability and writes the result to the destination register.



GCFLGS <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) value = CapGetValue(operand1);
5 bits(64) result = value<63:56>:Zeros(56);
6
7 X[d] = result;
```

### 4.4.54 GCLLEN

Get the Length of a capability calculates the length of a capability from the limit and the base of that capability and writes the result to the destination register.



GCLLEN <Xd>, <Cn|CSP>

```

1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
  
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 bits(65) length = CapGetLength(operand1);
7 if length<64> == '1' then
8     result = Ones(64);
9 else
10    result = length<63:0>;
11
12 X[d] = result;
  
```

### 4.4.55 GCLIM

Get the Limit of a capability calculates the limit of a capability and writes the result to the destination register.



```
GCLIM <Xd>, <Cn|CSP>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation


```

1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5 bits(CAP_BOUND_NUM_BITS) limit;
6
7 ( - , limit , - ) = CapGetBounds(operand1);
8 if limit<64> == '1' then
9     result = Ones(64);
10 else
11     result = limit<63:0>;
12
13 X[d] = result;

```

### 4.4.56 GCOFF

Get the offset of a capability calculates the Offset of a capability from the Value field and the base of that capability and writes the result to the destination register.



```
GCOFF <Xd>, <Cn|CSP>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 result = CapGetOffset(operand1);
7
8 X[d] = result;
```

### 4.4.57 GCPERM

Get the Permissions field of a capability gets the Permissions field of a capability and writes the result to the destination register.



GCPERM <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 result = ZeroExtend(CapGetPermissions(operand1), 64);
7
8 X[d] = result;
```



### 4.4.58 GCSEAL

Get the sealed status of a capability writes zero to the the destination register if the ObjectType field of the source Capability register is zero and writes one otherwise.



```
GCSEAL <Xd>, <Cn|CSP>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 if CapIsSealed(operand1) then
7   result = 1<63:0>;
8 else
9   result = 0<63:0>;
10
11 X[d] = result;
```

### 4.4.59 GCTAG

Get the Tag field of a capability gets the Tag field of the source Capability register and writes the result to the destination register.



GCTAG <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 if CapIsTagSet(operand1) then
7     result = 1<63:0>;
8 else
9     result = 0<63:0>;
10
11 X[d] = result;
```

### 4.4.60 GCTYPE

Get the ObjectType field of a capability gets the ObjectType field of a capability and writes the result to the destination register.



GCTYPE <Xd>, <Cn|CSP>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 result = CapGetObjectype(operand1);
7
8 X[d] = result;
```

### 4.4.61 GCVALUE

Get the Value field of a capability gets the range of the Value field of a capability and writes the result to the destination register.



```
GCVALUE <Xd>, <Cn|CSP>
```

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
```

#### Assembler Symbols

- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) result;
5
6 result = CapGetValue(operand1);
7
8 X[d] = result;
```

### 4.4.62 LDAPR

Load-Acquire RCpc capability determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes it to the destination Capability register. The instruction has memory ordering semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release, except that:

\* There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction. \* The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode. For information about memory accesses, see Load/Store addressing modes.



```
LDAPR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDAPR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4
5 base = BaseReg[n];
6 bits(64) addr = VAddress(base);
7 VCheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8 Capability data = MemC[addr, acctype];
9 data = CapSquashPostLoadCap(data, base);
10
11 C[t] = data;
```

### 4.4.63 LDAR (capability, alternate base)

Load-Acquire capability via alternate base determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes it to the destination Capability register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '0')
```

```
LDAR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4
5 base = AltBaseReg[n];
6 bits(64) addr = VAddress(base);
7 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8 Capability data = MemC[addr, acctype];
9 data = CapSquashPostLoadCap(data, base);
10
11 C[t] = data;
```

### 4.4.64 LDAR (capability, normal base)

Load-Acquire capability determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes it to the destination Capability register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAR    <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDAR    <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4
5 base = BaseReg[n];
6 bits(64) addr = VAddress(base);
7 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8 Capability data = MemC[addr, acctype];
9 data = CapSquashPostLoadCap(data, base);
10
11 C[t] = data;
```

### 4.4.65 LDAR (integer)

Load-Acquire Register via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a register from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAR <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')
```

```
LDAR <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=32;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress address;
4
5 base = AltBaseReg[n];
6 bits(64) addr = VAddress(base);
7 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, acctype);
8 bits(datasize) data = Mem[addr, datasize DIV 8, acctype];
9
10 X[t] = ZeroExtend(data, regsize);
```





### 4.4.67 LDAXP

Load-Acquire Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, loads two capabilities from memory, and writes the result to two Capability registers. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAXP <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDAXP <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_ORDEREDATOMIC;
```

#### Assembler Symbols


- <Ct>** Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2>** Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP>** Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP>** Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 boolean rt_unknown = FALSE;
5
6 if t == t2 then
7   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8   assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9   case c of
10    when Constraint_UNKNOWN    rt_unknown = TRUE; // result is UNKNOWN
11    when Constraint_UNDEF      UNDEFINED;
12    when Constraint_NOP        EndOfInstruction();
13
14 base = BaseReg[n];
15 bits(64) addr = VAddress(base);
16 VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
17
18 AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES*2);
19
20 if addr != Align(addr, CAPABILITY_DBYTES*2) then
21   boolean iswrite = FALSE;
22   boolean secondstage = FALSE;
23   AArch64.Abort(addr, AArch64.AlignmentFault(acctype, iswrite, secondstage));
24
25 Capability data1 = MemC[addr, acctype];
26 Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
27
28 if rt_unknown then
29   C[t] = Capability UNKNOWN;
30   C[t2] = Capability UNKNOWN;
31 else
32   C[t] = CapSquashPostLoadCap(data1, base);
33   C[t2] = CapSquashPostLoadCap(data2, base);
```

### 4.4.68 LDAXR

Load-Acquire Exclusive capability determines the base register to be used, derives an address from the base register, loads two capabilities from memory, and writes the result to two Capability registers. The memory access is atomic. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
LDAXR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDAXR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDEREDATOMIC;
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4
5 base = BaseReg[n];
6 bits(64) addr = VAddress(base);
7 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8
9 AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES);
10
11 Capability data = MemC[addr, acctype];
12 data = CapSquashPostLoadCap(data, base);
13
14 C[t] = data;
```

### 4.4.69 LDCT

Load capability tags loads 4 Capability Tags from memory and writes them to the destination register.



```
LDCT <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDCT <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
```

#### Assembler Symbols


- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = BaseReg[n];
4 integer count = 4;
5
6 bits(64) addr = VAddress(base);
7 VACheckAddress(base, addr, CAPABILITY_DBYTES*count, CAP_PERM_LOAD, AccType_NORMAL);
8 bits(64) data = Zeros(64);
9
10 if addr != Align(addr, CAPABILITY_DBYTES*count) then
11     boolean iswrite = FALSE;
12     boolean secondstage = FALSE;
13     AArch64.Abort(addr, AArch64.AlignmentFault(AccType_NORMAL, iswrite, secondstage));
14
15 if VACheckPerm(base, CAP_PERM_LOAD_CAP) then
16     for i = 0 to count-1
17         bits(1) tag = AArch64.CapabilityTag(addr, AccType_NORMAL);
18         data<i> = tag;
19         addr = addr + CAPABILITY_DBYTES;
20
21 X[t] = data;
```

### 4.4.70 LDNP

Load Pair of capabilities, with non-temporal hint determines the base register to be used, derives an address from the base register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about Non-temporal pair instructions, see Load/Store Non-temporal pair. For information about memory accesses, see Load/Store addressing modes.



```
LDNP <Ct>, <Ct2>, [<Xn|SP>, #<imm>] // (PSTATE.C64 == '0')
```

```
LDNP <Ct>, <Ct2>, [<Cn|CSP>, #<imm>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_STREAM;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 boolean rt_unknown = FALSE;
5
6 if t == t2 then
7   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8   assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9   case c of
10    when Constraint_UNKNOWN   rt_unknown = TRUE;    // result is UNKNOWN
11    when Constraint_UNDEF     UNDEFINED;
12    when Constraint_NOP       EndOfInstruction();
13
14 base = BaseReg[n];
15 bits(64) addr = VAddress(base) + offset;
16 VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
17 Capability data1 = MemC[addr, acctype];
18 Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
19
20 if rt_unknown then
21   C[t] = Capability UNKNOWN;
22   C[t2] = Capability UNKNOWN;
23 else
24   C[t] = CapSquashPostLoadCap(data1, base);
25   C[t2] = CapSquashPostLoadCap(data2, base);
```

### 4.4.71 LDP (post-indexed)

Load Pair of capabilities (immediate post-index) calculates an address from the source Capability register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. For information about memory accesses, see Load/Store addressing modes.



```
LDP <Ct>, <Ct2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDP <Ct>, <Ct2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_NORMAL;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 boolean rt_unknown = FALSE;
5
6 if t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10        when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11        when Constraint_UNDEF      UNDEFINED;
12        when Constraint_NOP        EndOfInstruction();
13
14    boolean wback = TRUE;
15    boolean wb_unknown = FALSE;
16    if (t == n || t2 == n) && n != 31 then
17        Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
18        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19        case c of
20            when Constraint_WBSUPPRESS wback = FALSE;    // writeback is suppressed
21            when Constraint_UNKNOWN    wb_unknown = TRUE; // writeback is UNKNOWN
22            when Constraint_UNDEF      UNDEFINED;
23            when Constraint_NOP        EndOfInstruction();
24
25    base = BaseReg[n];
26    bits(64) addr = VAddress(base);
27    VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
28    Capability data1 = MemC[addr, acctype];
29    Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
30
31    if rt_unknown then
32        C[t] = Capability UNKNOWN;
33        C[t2] = Capability UNKNOWN;
34    else
35        C[t] = CapSquashPostLoadCap(data1, base);
36        C[t2] = CapSquashPostLoadCap(data2, base);
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
37
38 if wback then
39     if wb_unknown then
40         base = VirtualAddress UNKNOWN;
41     else
42         base = VAAAdd(base,offset);
43     BaseReg[n] = base;
```

### 4.4.72 LDP (pre-indexed)

Load Pair of capabilities (immediate pre-index) calculates an address from the source Capability register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. For information about memory accesses, see Load/Store addressing modes.



```
LDP    <Ct>, <Ct2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDP    <Ct>, <Ct2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_NORMAL;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 boolean rt_unknown = FALSE;
5
6 if t == t2 then
7     Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8     assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9     case c of
10         when Constraint_UNKNOWN    rt_unknown = TRUE;    // result is UNKNOWN
11         when Constraint_UNDEF      UNDEFINED;
12         when Constraint_NOP        EndOfInstruction();
13
14 boolean wback = TRUE;
15 boolean wb_unknown = FALSE;
16 if (t == n || t2 == n) && n != 31 then
17     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPLD);
18     assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_WBSUPPRESS wback = FALSE;    // writeback is suppressed
21         when Constraint_UNKNOWN    wb_unknown = TRUE; // writeback is UNKNOWN
22         when Constraint_UNDEF      UNDEFINED;
23         when Constraint_NOP        EndOfInstruction();
24
25 base = BaseReg[n];
26 bits(64) addr = VAddress(base) + offset;
27 VCheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
28 Capability data1 = MemC[addr, acctype];
29 Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
30
31 if rt_unknown then
32     C[t] = Capability UNKNOWN;
33     C[t2] = Capability UNKNOWN;
34 else
35     C[t] = CapSquashPostLoadCap(data1, base);
36     C[t2] = CapSquashPostLoadCap(data2, base);
```




## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
37
38 if wback then
39     if wb_unknown then
40         base = VirtualAddress UNKNOWN;
41     else
42         base = VAAAdd(base,offset);
43     BaseReg[n] = base;
```

### 4.4.73 LDP (unsigned offset)

Load Pair of capabilities (signed offset) calculates an address from the source Capability register and an immediate offset, loads two capabilities from memory, and writes them to two Capability registers. For information about memory accesses, see Load/Store addressing modes.



```
LDP <Ct>, <Ct2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDP <Ct>, <Ct2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_NORMAL;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 boolean rt_unknown = FALSE;
5
6 if t == t2 then
7   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8   assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9   case c of
10    when Constraint_UNKNOWN   rt_unknown = TRUE; // result is UNKNOWN
11    when Constraint_UNDEF     UNDEFINED;
12    when Constraint_NOP       EndOfInstruction();
13
14 base = BaseReg[n];
15 bits(64) addr = VAddress(base) + offset;
16 VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
17 Capability data1 = MemC[addr, acctype];
18 Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
19
20 if rt_unknown then
21   C[t] = Capability UNKNOWN;
22   C[t2] = Capability UNKNOWN;
23 else
24   C[t] = CapSquashPostLoadCap(data1, base);
25   C[t2] = CapSquashPostLoadCap(data2, base);
```

### 4.4.74 LDPBLR

Load Pair of capabilities and Branch with Link calculates an address from the source Capability register, loads two capabilities from memory, branches to a first Capability register and writes a second Capability register to C29, setting C30 to PCC+4.



```
LDPBLR <Ct>, [<Cn|CSP>]
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Cn);
3 BranchType branch_type = BranchType_INDCALL;
```

#### Assembler Symbols

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.


<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability base = if n == 31 then CSP[] else C[n];
4
5 if CapIsTagSet(base) && CapIsSealed(base) && t == 29 && CapGetObjectTypeId(base) == CAP_SEAL_TYPE_LPB then
6     base = CapUnseal(base);
7
8 VirtualAddress vabase = VAFromCapability(base);
9 bits(64) addr = VAddress(vabase);
10 VACheckAddress(vabase, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, AccType_NORMAL);
11
12 Capability data = MemC[addr, AccType_NORMAL];
13 Capability target = MemC[addr + CAPABILITY_DBYTES, AccType_NORMAL];
14 data = CapSquashPostLoadCap(data, vabase);
15 target = CapSquashPostLoadCap(target, vabase);
16
17 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
18     target = CapWithTagClear(target);
19
20 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectTypeId(target) == CAP_SEAL_TYPE_RB then
21     target = CapUnseal(target);
22
23 integer linkoffset = 4;
24 Capability link;
25
26 if IsInC64() then
27     linkoffset = linkoffset + 1;
28
29 link = CapAdd(PCC[], linkoffset);
30
31 if CCTLR[].SBL == '1' then
32     link = CapSetObjectType(link, CAP_SEAL_TYPE_RB);
33
34 C[30] = link;
35
36 C[t] = data;
37 BranchXToCapability(target, branch_type);
```

### 4.4.75 LDPBR

Load Pair of capabilities and Branch calculates an address from the source Capability register, loads two capabilities from memory, branches to a first Capability register and writes a second Capability register to C29.



LDPBR <Ct>, [<Cn|CSP>]

```

1 integer t = UInt(Ct);
2 integer n = UInt(Cn);
3 BranchType branch_type = BranchType_INDIR;

```

#### Assembler Symbols

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Cn" field.

#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 Capability base = if n == 31 then CSP[] else C[n];
4
5 if CapIsTagSet(base) && CapIsSealed(base) && t == 29 && CapGetObjectType(base) == CAP_SEAL_TYPE_LPB then
6     base = CapUnseal(base);
7
8 VirtualAddress vabase = VAFFromCapability(base);
9 bits(64) addr = VAddress(vabase);
10 VACheckAddress(vabase, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, AccType_NORMAL);
11
12 Capability data = MemC[addr, AccType_NORMAL];
13 Capability target = MemC[addr + CAPABILITY_DBYTES, AccType_NORMAL];
14 data = CapSquashPostLoadCap(data, vabase);
15 target = CapSquashPostLoadCap(target, vabase);
16
17 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
18     target = CapWithTagClear(target);
19
20 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectType(target) == CAP_SEAL_TYPE_RB then
21     target = CapUnseal(target);
22
23 C[t] = data;
24 BranchXToCapability(target, branch_type);

```

### 4.4.76 LDR (literal)

Load capability (literal) calculates an address from the PCC value and an immediate offset, loads a capability from memory, and writes it to a Capability register. For information about memory accesses, see Load/Store addressing modes.



LDR <Ct>, <label>

```
1 integer t = UInt(Ct);
2 bits(64) offset = SignExtend(imm17:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <label> Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, encoded in the "imm17" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 offset = Align(PC[] + offset, CAPABILITY_DBYTES) - PC[];
4
5 VirtualAddress base = VAFromPCC(offset);
6
7 Capability data;
8
9 bits(64) address = VAddress(base);
10 VACheckAddress(base, address, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
11
12 data = MemC(address, AccType_NORMAL);
13 data = CapSquashPostLoadCap(data, base);
14 C[t] = data;
```

### 4.4.77 LDR (post-indexed)

Load capability (immediate post-indexed) loads a capability from memory and writes it to a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
LDR <Ct>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 boolean wback = TRUE;
8 boolean wb_unknown = FALSE;
9 if n == t && n != 31 then
10   c = ConstraintUnpredictable(Unpredictable_WBOVERLAPLD);
11   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12   case c of
13     when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14     when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15     when Constraint_UNDEF UNDEFINED;
16     when Constraint_NOP EndOfInstruction();
17
18 base = BaseReg[n];
19 bits(64) addr = VAddress(base);
20
21 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
22 data = MemC[addr, acctype];
23 data = CapSquashPostLoadCap(data, base);
24 C[t] = data;
25
26 if wback then
27   if wb_unknown then
28     base = VirtualAddress UNKNOWN;
29   else
30     base = VAdd(base, offset);
31   BaseReg[n] = base;
```

### 4.4.78 LDR (pre-indexed)

Load capability (immediate pre-indexed) loads a capability from memory and writes it to a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
LDR <Ct>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 boolean wback = TRUE;
8 boolean wb_unknown = FALSE;
9 if n == t && n != 31 then
10   c = ConstraintUnpredictable(Unpredictable_WBOVERLAPLD);
11   assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
12   case c of
13     when Constraint_WBSUPPRESS wback = FALSE; // writeback is suppressed
14     when Constraint_UNKNOWN wb_unknown = TRUE; // writeback is UNKNOWN
15     when Constraint_UNDEF UNDEFINED;
16     when Constraint_NOP EndOfInstruction();
17
18 base = BaseReg[n];
19 bits(64) addr = VAddress(base) + offset;
20
21 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
22 data = MemC[addr, acctype];
23 data = CapSquashPostLoadCap(data, base);
24 C[t] = data;
25
26 if wback then
27   if wb_unknown then
28     base = VirtualAddress UNKNOWN;
29   else
30     base = VAdd(base, offset);
31   BaseReg[n] = base;
```

### 4.4.79 LDR (register offset, capability, alternate base)

Load capability (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a capability from memory, and writes it to the destination Capability register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = LOG2_CAPABILITY_DBYTES;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX
- <amount> Is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#4

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 Capability data;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
```




## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
9 data = MemC[addr, AccType_NORMAL];
10 data = CapSquashPostLoadCap(data, base);
11 C[t] = data;
```

### 4.4.80 LDR (register offset, capability, normal base)

Load capability (register) determines the base register to be used, derives an address from the base register and an offset register, loads a capability from memory, and writes it to the destination Capability register. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = LOG2_CAPABILITY_DBYTES;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":
 

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":
 

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX
- <amount> Is the index shift amount, encoded in "S":
 

S	<amount>
0	[absent]
1	#4

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = BaseReg[n];
5 Capability data;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
9 data = MemC[addr, AccType_NORMAL];
10 data = CapSquashPostLoadCap(data, base);
11 C[t] = data;
```

### 4.4.81 LDR (register offset, integer)

Load Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a word from memory, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDR <Xt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 3;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 64;
```

#### Word



```
LDR <Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Wt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 2;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

<amount> For the doubleword variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#3

For the word variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#2

### Operation

```

1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = ZeroExtend(data, regsize);


```

### 4.4.82 LDR (register offset, SIMD&FP)

Load SIMD&FP Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a SIMD&FP register from memory, and writes the result to the destination SIMD&FP register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Aldr\\_v\\_rrb\\_d](#) and [Aldr\\_v\\_rrb\\_s](#)

#### Aldr\_v\_rrb\_d




```
LDR <Dt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDR <Dt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 3;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Aldr\_v\_rrb\_s



```
LDR <St>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDR <St>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 2;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in

the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

<amount> For the aldr\_v\_rrb\_d variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#3

For the aldr\_v\_rrb\_s variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#2


### Operation

```

1  CheckCapabilitiesEnabled();
2  CheckFPAdvSIMDEnabled64();
3
4  bits(64) offset = ExtendReg(m, extend_type, shift);
5  VirtualAddress base = AltBaseReg[n];
6  integer datasize = 8 << scale;
7
8  bits(64) addr = VAddress(base) + offset;
9  VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
10 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
11
12 V[t] = data;
```

### 4.4.83 LDR (unsigned offset, capability, alternate base)

Load capability (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register.



```
LDR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 8176, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
7 Capability data = MemC[addr, AccType_NORMAL];
8 data = CapSquashPostLoadCap(data, base);
9
10 C[t] = data;
```

### 4.4.84 LDR (unsigned offset, capability, normal base)

Load capability (unsigned offset) determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes.



```
LDR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm12:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0, encoded in the "imm12" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 base = BaseReg[n];
8 bits(64) addr = VAddress(base) + offset;
9
10 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
11 data = MemC[addr, acctype];
12 data = CapSquashPostLoadCap(data, base);
13 C[t] = data;
```




### 4.4.85 LDR (unsigned offset, integer)

Load Register (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDR <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDR <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9:'000', 64);
4 datasize = 64;
5 regsize = 64;
```

#### Word



```
LDR <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDR <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9:'00', 64);
4 datasize = 32;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> For the doubleword variant: is the optional unsigned immediate byte offset, a multiple of 8 in the range 0 to 4088, defaulting to 0, encoded in the "imm9" field.  
For the word variant: is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 2044, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
5  
6 VCheckAddress(base, addr, datasize DIV 8 , CAP_PERM_LOAD, AccType_NORMAL);  
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];  
8  
9 X[t] = ZeroExtend(data, regsize);
```

### 4.4.86 LDRB (register offset)

Load Register Byte (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a byte from memory, zero-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDRB <Wt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":


option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = ZeroExtend(data, regsize);
```

### 4.4.87 LDRB (unsigned offset)

Load Register Byte (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a byte from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDRB <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDRB <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9, 64);
4 datasize = 8;
5 regsize = 32;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional unsigned immediate byte offset, in the range 0 to 511, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
8
9 X[t] = ZeroExtend(data, regsize);
```

### 4.4.88 LDRH

Load Register Halfword (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a halfword from memory, zero-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDRH <Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDRH <Wt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 1;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X

- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SCTX

- <amount> Is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#1

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
```

## Chapter 4. Instruction definitions

### 4.4. Morello instructions


```
7 bits(64) addr = VAddress(base) + offset;
8 VCheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = ZeroExtend(data, regsize);
```

### 4.4.89 LDRSB

Load Register Signed Byte (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a byte from memory, sign-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDRSB <Xt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')
```

```
LDRSB <Xt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 64;
```

#### Word



```
LDRSB <Wt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')
```

```
LDRSB <Wt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

### Operation

```

1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = SignExtend(data, regsize);

```




### 4.4.90 LDRSH

Load Register Signed Halfword (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, loads a halfword from memory, sign-extends it, and writes the result to the destination register. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDRSH <Xt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDRSH <Xt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 1;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 64;
```

#### Word



```
LDRSH <Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
LDRSH <Wt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 1;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

<amount> Is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#1

### Operation

```

1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
9 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
10
11 X[t] = SignExtend(data, regsize);

```


### 4.4.91 LDTR

Load capability (unprivileged) determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes. Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the Effective value of PSTATE.UAO is 0 and either:

\* The instruction is executed at EL1. \* The instruction is executed at EL2 when the Effective value of both HCR\_EL2.E2H and HCR\_EL2.TGE are 1.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed.

In all cases the memory access operates with the capability restrictions as determined by the Exception level at which the instruction is executed.



```
LDTR <Ct>, [<Xn|SP>, #<imm>] // (PSTATE.C64 == '0')
```

```
LDTR <Ct>, [<Cn|CSP>, #<imm>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 unpriv_at_el1 = PSTATE.EL == EL1;
6 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';
7
8 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';
9 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then
10     acctype = AccType_UNPRIV;
11 else
12     acctype = AccType_NORMAL;
13
14 base = BaseReg[n];
15 bits(64) addr = VAddress(base) + offset;
16
17 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
18 data = MemC[addr, acctype];
19 data = CapSquashPostLoadCap(data, base);
20 C[t] = data;
```

### 4.4.92 LDUR (capability, alternate base)

Load capability (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDUR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, AccType_NORMAL);
7 Capability data = MemC[addr, AccType_NORMAL];
8 data = CapSquashPostLoadCap(data, base);
9
10 C[t] = data;
```

### 4.4.93 LDUR (capability, normal base)

Load capability (unscaled) determines the base register to be used, derives an address from the base register and an immediate offset, loads a capability from memory, and writes the result to the destination Capability register. For information about memory accesses, see Load/Store addressing modes.



```
LDUR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 base = BaseReg[n];
8 bits(64) addr = VAddress(base) + offset;
9
10 VCheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
11 data = MemC[addr, acctype];
12 data = CapSquashPostLoadCap(data, base);
13 C[t] = data;
```

### 4.4.94 LDUR (integer)

Load Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a 32-bit word or 64-bit doubleword from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDUR <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 64;
5 regsize = 64;
```

#### Word



```
LDUR <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 32;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
```

## Chapter 4. Instruction definitions

### 4.4. Morello instructions


```
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];  
8  
9 X[t] = ZeroExtend(data, regsize);
```

### 4.4.95 LDUR (SIMD&FP)

Load SIMD&FP Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a SIMD&FP register from memory, and writes the result to the destination SIMD&FP register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 5 classes: [8-bit](#) , [16-bit](#) , [32-bit](#) , [64-bit](#) and [128-bit](#)

#### 8-bit




```
LDUR <Bt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Bt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
```

#### 16-bit




```
LDUR <Ht>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Ht>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
```

#### 32-bit




```
LDUR <St>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <St>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 32;
```

#### 64-bit






```
LDUR <Dt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Dt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 64;
```

### 128-bit



```
LDUR <Qt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDUR <Qt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 128;
```

### Assembler Symbols


- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

### Operation

```
1 CheckCapabilitiesEnabled();
2 CheckFPAdvSIMDEnabled64();
3
4 VirtualAddress base = AltBaseReg[n];
5 bits(64) addr = VAddress(base) + offset;
6
7 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
8 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
9
10 V[t] = data;
```

### 4.4.96 LDURB

Load Register Byte (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a byte from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDURB <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURB <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
5 regsize = 32;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
8
9 X[t] = ZeroExtend(data, regsize);
```

### 4.4.97 LDURH

Load Register Halfword (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a halfword from memory, zero-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDURH <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURH <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
8
9 X[t] = ZeroExtend(data, regsize);
```

### 4.4.98 LDURSB

Load Register Signed Byte (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a byte from memory, sign-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDURSB <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURSB <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
5 regsize = 64;
```

#### Word



```
LDURSB <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURSB <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
```

## Chapter 4. Instruction definitions

### 4.4. Morello instructions


```
7  bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];  
8  
9  X[t] = SignExtend(data, regsize);
```

### 4.4.99 LDURSH

Load Register Signed Halfword (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a halfword from memory, sign-extends it, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
LDURSH <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURSH <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
5 regsize = 64;
```

#### Word



```
LDURSH <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURSH <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];  
8  
9 X[t] = SignExtend(data, regsize);
```

### 4.4.100 LDURSW

Load Register Signed Word (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, loads a word from memory, sign-extends it to form a 64-bit value, and writes the result to the destination register. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
LDURSW <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
LDURSW <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 32;
5 regsize = 64;
```

#### Assembler Symbols

- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_LOAD, AccType_NORMAL);
7 bits(datasize) data = Mem[addr, datasize DIV 8, AccType_NORMAL];
8
9 X[t] = SignExtend(data, regsize);
```



### 4.4.101 LDXP

Load Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, loads two capabilities from memory, and writes the result to two Capability registers. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
LDXP <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDXP <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_ATOMIC;
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 boolean rt_unknown = FALSE;
5
6 if t == t2 then
7   Constraint c = ConstrainUnpredictable(Unpredictable_LDPOVERLAP);
8   assert c IN {Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
9   case c of
10    when Constraint_UNKNOWN   rt_unknown = TRUE;    // result is UNKNOWN
11    when Constraint_UNDEF     UNDEFINED;
12    when Constraint_NOP       EndOfInstruction();
13
14 base = BaseReg[n];
15 bits(64) addr = VAddress(base);
16 VACheckAddress(base, addr, CAPABILITY_DBYTES*2, CAP_PERM_LOAD, acctype);
17
18 AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES*2);
19
20 if addr != Align(addr, CAPABILITY_DBYTES*2) then
21   boolean iswrite = FALSE;
22   boolean secondstage = FALSE;
23   AArch64.Abort(addr, AArch64.AlignmentFault(acctype, iswrite, secondstage));
24
25 Capability data1 = MemC[addr, acctype];
26 Capability data2 = MemC[addr + CAPABILITY_DBYTES, acctype];
27
28 if rt_unknown then
29   C[t] = Capability UNKNOWN;
30   C[t2] = Capability UNKNOWN;
31 else
32   C[t] = CapSquashPostLoadCap(data1, base);
33   C[t2] = CapSquashPostLoadCap(data2, base);
```

### 4.4.102 LDXR

Load Exclusive capability determines the base register to be used, derives an address from the base register, loads a capability from memory, and writes the result to the destination Capability register. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
LDXR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
LDXR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ATOMIC;
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4
5 base = BaseReg[n];
6 bits(64) addr = VAddress(base);
7 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, acctype);
8
9 AArch64.SetExclusiveMonitors(addr, CAPABILITY_DBYTES);
10
11 Capability data = MemC[addr, acctype];
12 data = CapSquashPostLoadCap(data, base);
13
14 C[t] = data;
```

### 4.4.103 MOV

Move between registers

This is an alias of [CPY](#). This means:

- The encodings in this description are named to match the encodings of [CPY](#).
- The description of [CPY](#) gives the operational pseudocode for this instruction.



MOV <Cd|CSP>, <Cn|CSP>

is equivalent to

[CPY](#)<Cd|CSP>, <Cn|CSP>

and is always the preferred disassembly.

#### Assembler Symbols

<Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.


<Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.

#### Operation

The description of [CPY](#) gives the operational pseudocode for this instruction.

### 4.4.104 MRS

Move System Register to Capability register allows the PE to read a capability from an AArch64 System register into the destination Capability register



MRS <Ct>, (<systemreg>|S<op0>\_<op1>\_<Cn>\_<Cm>\_<op2>)

```

1 integer sys_op0 = 2 + UInt(o0);
2 integer sys_op1 = UInt(op1);
3 integer sys_crn = UInt(CRn);
4 integer sys_crm = UInt(CRm);
5 integer sys_op2 = UInt(op2);
6 integer t = UInt(Ct);
    
```

#### Assembler Symbols

<Ct> Is the capability name of the transfer register, encoded in the "Ct" field.

<op0> Is the op0 specifier, encoded in "o0":

o0	<op0>
0	2
1	3

<op1> Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op1" field.

<Cn> Is the name Cn, with n in the range 0 to 15, encoded in the "CRn" field.

<Cm> Is the name Cm, with m in the range 0 to 15, encoded in the "CRm" field.

<op2> Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op2" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 C[t] = AArch64.CapSysRegRead(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2);
    
```

### 4.4.105 MSR

Move Capability register to System Register allows the PE to write a capability to an AArch64 System register from a capability general-purpose register.



MSR (`<systemreg>`|S`<op0>_<op1>_<Cn>_<Cm>_<op2>`), `<Ct>`

```

1 integer sys_op0 = 2 + UInt(o0);
2 integer sys_op1 = UInt(op1);
3 integer sys_crn = UInt(CRn);
4 integer sys_crm = UInt(CRm);
5 integer sys_op2 = UInt(op2);
6 integer t = UInt(Ct);
    
```

#### Assembler Symbols

`<op0>` Is the op0 specifier, encoded in "o0":

o0	<op0>
0	2
1	3

`<op1>` Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op1" field.

`<Cn>` Is the name Cn, with n in the range 0 to 15, encoded in the "CRn" field.

`<Cm>` Is the name Cm, with m in the range 0 to 15, encoded in the "CRm" field.

`<op2>` Is the unsigned immediate operand, in the range 0 to 7, encoded in the "op2" field.

`<Ct>` Is the capability name of the transfer register, encoded in the "Ct" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2
3 AArch64.CapSysRegWrite(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, C[t]);
    
```

### 4.4.106 ORRFLGS (immediate)

Bitwise OR (immediate) on flags field performs a bitwise OR of the flags field of a capability and an immediate value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
ORRFLGS <Cd|CSP>, <Cn|CSP>, #<imm>
```

```
1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(8) mask = imm8;
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 255, encoded in the "imm8" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4
5 bits(64) oldvalue = CapGetValue(operand);
6 bits(8) newflags = oldvalue<63:56> OR mask;
7 bits(64) newvalue = newflags : oldvalue<55:0>;
8
9 Capability result = CapSetFlags(operand, newvalue);
10
11 if CapIsSealed(operand) then
12     result = CapWithTagClear(result);
13
14 if d == 31 then
15     CSP[] = result;
16 else
17     C[d] = result;
```

### 4.4.107 ORRFLGS (register)

Bitwise OR on flags field performs a bitwise OR of the flags field of a capability and bits 63 to 56 of a register value and writes the result to the flags field of the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



ORRFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand = if n == 31 then CSP[] else C[n];
4 bits(64) mask = X[m];
5
6 bits(64) oldvalue = CapGetValue(operand);
7 bits(8) newflags = oldvalue<63:56> OR mask<63:56>;
8 bits(64) newvalue = newflags : oldvalue<55:0>;
9
10 Capability result = CapSetFlags(operand, newvalue);
11
12 if CapIsSealed(operand) then
13     result = CapWithTagClear(result);
14
15 if d == 31 then
16     CSP[] = result;
17 else
18     C[d] = result;
```

### 4.4.108 RET

Return from subroutine branches unconditionally to an address in the source Capability register, with a hint that this is a subroutine return.



```
RET { <Cn> }
```

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_RET;
```

#### Assembler Symbols

<Cn> Is the optional capability name of the first source register, defaulting to C30 in C64, encoded in the "Cn" field. To avoid confusion with RET {<Xn>} disassemblers should not omit <Cn>.


#### Operation

```
1 CheckCapabilitiesEnabled();
2 Capability target = C[n];
3
4 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
5     target = CapWithTagClear(target);
6
7 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectTypes(target) == CAP_SEAL_TYPE_RB then
8     target = CapUnseal(target);
9
10 BranchXToCapability(target, branch_type);
```



### 4.4.109 RETR

Return from subroutine with possible switch to Restricted branches unconditionally to an address in the source Capability register, with a hint that this is a subroutine return. The PE may switch to Restricted based on the Executive permission in PCC.



RETR { <Cn> }

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_RET;
```

#### Assembler Symbols


<Cn> Is the optional capability name of the first source register, defaulting to C30 encoded in the "Cn" field.

#### Operation

```
1 if IsInRestricted() then
2     UndefinedFault();
3
4 CheckCapabilitiesEnabled();
5
6 Capability target = C[n];
7
8 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectype(target) == CAP_SEAL_TYPE_RB then
9     target = CapUnseal(target);
10 else
11     if CCTLR[].SBL == '1' then
12         target = CapWithTagClear(target);
13
14 BranchXToCapability(target, branch_type);
```

### 4.4.110 RETS (capability)

Return to sealed capability (direct) unseals and branches to an address in the source Capability register with a hint that this is a return.



```
RETS { <Cn> }
```

```
1 integer n = UInt(Cn);
2 BranchType branch_type = BranchType_RET;
```

#### Assembler Symbols


<Cn> Is the optional capability name of the first source register, defaulting to C30 encoded in the "Cn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2 Capability target = C[n];
3
4 if !IsInRestricted() && !CapCheckPermissions(target, CAP_PERM_EXECUTIVE) then
5     target = CapWithTagClear(target);
6
7 if CapIsTagSet(target) && CapIsSealed(target) && CapGetObjectTypes(target) == CAP_SEAL_TYPE_RB then
8     target = CapUnseal(target);
9 else
10     if CCTLR[].SBL == '1' then
11         target = CapWithTagClear(target);
12
13 BranchXToCapability(target, branch_type);
```

### 4.4.111 RETS (pair of capabilities)

Return to sealed capability pair checks the capabilities have the correct properties to be used as a sealed pair, unseals the source Capability registers, branches to an address in the first Capability register and writes the second Capability register to C29, with a hint that this is a return.



RETS C29, <Cn>, <Cm>

```
1 integer n = UInt(Cn);
2 integer m = UInt(Cm);
3 BranchType branch_type = BranchType_RET;
```

#### Assembler Symbols

<Cn> Is the capability name of the first source register, encoded in the "Cn" field.

<Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability sealed_target = C[n];
4 Capability sealed_data = C[m];
5
6 if !IsInRestricted() && !CapCheckPermissions(sealed_target, CAP_PERM_EXECUTIVE) then
7     sealed_target = CapWithTagClear(sealed_target);
8
9 Capability target;
10 if CapIsTagSet(sealed_target) && CapIsTagSet(sealed_data)
11     && CapIsSealed(sealed_target) && CapIsSealed(sealed_data)
12     && UInt(CapGetObjectType(sealed_target)) > CAP_MAX_FIXED_SEAL_TYPE
13     && CapGetObjectType(sealed_target) == CapGetObjectType(sealed_data)
14     && CapCheckPermissions(sealed_target, CAP_PERM_BRANCH_SEALED_PAIR)
15     && CapCheckPermissions(sealed_data, CAP_PERM_BRANCH_SEALED_PAIR)
16     && CapCheckPermissions(sealed_target, CAP_PERM_EXECUTE)
17     && !CapCheckPermissions(sealed_data, CAP_PERM_EXECUTE) then
18
19     target = CapUnseal(sealed_target);
20     C[29] = CapUnseal(sealed_data);
21 else
22     target = CapWithTagClear(sealed_target);
23     C[29] = sealed_data;
24
25 BranchXToCapability(target, branch_type);
```

### 4.4.112 RRLEN

Round Representable Length computes a result from the source register which satisfies the following conditions, and writes the result to the destination register:

- it is greater than or equal to the source register.
- if the result is used as the source register for the Set Bounds Exact instruction where the Capability Value of the source Capability register is suitably aligned, the destination Capability register is a valid capability.



RRLEN <Xd>, <Xn>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
```

#### Assembler Symbols

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) request = X[n];
4
5 bits(64) mask = CapGetRepresentableMask(request);
6
7 X[d] = (request + NOT(mask)) AND mask;
```

### 4.4.113 RRMASK

Round Representable Mask computes a result from the source register which satisfies the following condition, and writes the result to the destination register:

- if the Capability Value of the source Capability register of a Set Bounds Exact instruction is rounded down using the result of this instruction and the source register of the same Set Bounds Exact instruction is the result of the Round Representable Length instruction executed with the same value for its the source register as this instruction then the destination Capability register of the Set Bound Exact instruction is a valid capability.



RRMASK <Xd>, <Xn>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Rn);
```

#### Assembler Symbols

<Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the source general-purpose register, encoded in the "Rn" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 bits(64) request = X[n];
4
5 bits(64) mask = CapGetRepresentableMask(request);
6
7 X[d] = mask;
```

### 4.4.114 SCBNDS (immediate)

Set Bounds (immediate) derives Capability Bounds using the source Capability register and a length from an immediate offset and writes the result to the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared

It has encodings from 2 classes: **Scaled** and **Unscaled**


#### Scaled



```
SCBNDS <Cd|CSP>, <Cn|CSP>, #<imm>, LSL #4
```

```
1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(65) length = if S == '1' then ZeroExtend(imm6:'0000',65) else ZeroExtend(imm6,65);
```

#### Unscaled



```
SCBNDS <Cd|CSP>, <Cn|CSP>, #<imm>
```

```
1 integer n = UInt(Cn);
2 integer d = UInt(Cd);
3 bits(65) length = if S == '1' then ZeroExtend(imm6:'0000',65) else ZeroExtend(imm6,65);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 63, encoded in the "imm6" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = C[n];
4
5 Capability result = CapSetBounds(operand1, length, TRUE);
6
7 if CapIsSealed(operand1) then
8     result = CapWithTagClear(result);
9
10 if d == 31 then
11     CSP[] = result;
12 else
13     C[d] = result;
```

### 4.4.115 SCBNDS (register)

Set Bounds derives Capability Bounds using the source Capability register and a length from a 64-bit register and writes the result to the destination Capability register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared



SCBNDS <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) xm = X[m];
5 bits(65) length = ZeroExtend(xm, 65);
6
7 Capability result = CapSetBounds(operand1, length, FALSE);
8
9 if CapIsSealed(operand1) then
10     result = CapWithTagClear(result);
11
12 if d == 31 then
13     CSP[] = result;
14 else
15     C[d] = result;
```

### 4.4.116 SCBNDSE

Set Bounds Exact derives Capability Bounds using the source Capability register and a length from a 64-bit register and writes the result to the destination Capability register. If the bounds cannot be set exactly, this instruction clears the Capability Tag. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared



SCBNDSE <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) xm = X[m];
5 bits(65) length = ZeroExtend(xm, 65);
6
7 Capability result = CapSetBounds(operand1, length, TRUE);
8
9 if CapIsSealed(operand1) then
10     result = CapWithTagClear(result);
11
12 if d == 31 then
13     CSP[] = result;
14 else
15     C[d] = result;
```



### 4.4.117 SCFLGS

Set the Flags field of a capability writes the source Capability register to the destination Capability register with the Flags field set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



SCFLGS <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) operand2 = X[m];
5
6 bits(64) oldValue = CapGetValue(operand1);
7 bits(64) newValue = operand2<63:56>: oldValue<55:0>;
8
9 Capability result = CapSetFlags(operand1, newValue);
10
11 if CapIsSealed(operand1) then
12     result = CapWithTagClear(result);
13
14 if d == 31 then
15     CSP[] = result;
16 else
17     C[d] = result;
```

### 4.4.118 SCOFF

Set the offset field of a capability writes the source Capability register to the destination Capability register with the offset set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



SCOFF <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) operand2 = X[m];
5 Capability result;
6
7 result = CapSetOffset(operand1,operand2);
8 if CapIsSealed(operand1) then
9     result = CapWithTagClear(result);
10
11 if d == 31 then
12     CSP[] = result;
13 else
14     C[d] = result;
```

### 4.4.119 SCTAG

Set the Capability Tag field writes the source Capability register to the destination Capability register with the Tag field set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



SCTAG <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 if PSTATE.EL == EL0 then
2     UNDEFINED;
3
4 CheckCapabilitiesEnabled();
5
6 Capability operand1 = if n == 31 then CSP[] else C[n];
7 bits(64) operand2 = X[m];
8 Capability result;
9
10 if operand2<0> == '1' && CapIsSystemAccessEnabled() && !IsTagSettingDisabled() then
11     result = CapWithTagSet(operand1);
12 else
13     result = CapWithTagClear(operand1);
14
15 if d == 31 then
16     CSP[] = result;
17 else
18     C[d] = result;
```

### 4.4.120 SCVALUE

Set value field of a capability writes the source Capability register to the destination Capability register with the Value field set to a value based on a 64-bit general-purpose register. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



SCVALUE <Cd|CSP>, <Cn|CSP>, <Xm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Rm);
```

#### Assembler Symbols


- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <Xm> Is the 64-bit name of the source general-purpose register, encoded in the "Rm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 bits(64) operand2 = X[m];
5 Capability result;
6
7 result = CapSetValue(operand1, operand2);
8 if CapIsSealed(operand1) then
9     result = CapWithTagClear(result);
10
11 if d == 31 then
12     CSP[] = result;
13 else
14     C[d] = result;
```

### 4.4.121 SEAL (capability)

Seal capability seals a capability with a sealing capability, by setting the ObjectType of the capability to the ObjectType of the sealing capability, and writes the result to the destination Capability register.



SEAL <Cd>, <Cn>, <Cm>

```

1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
    
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.


#### Operation

```

1 CheckCapabilitiesEnabled();
2 bits(64) otype = CapGetValue(C[m]);
3 Capability c = CapSetObjectType(C[n], otype);
4
5 if CapIsTagSet(C[n]) && CapIsTagSet(C[m]) &&
6    !CapIsSealed(C[n]) && !CapIsSealed(C[m]) &&
7    CapCheckPermissions(C[m], CAP_PERM_SEAL) &&
8    CapIsInBounds(C[m]) &&
9    UInt(otype) <= CAP_MAX_OBJECT_TYPE then
10
11     C[d] = c;
12 else
13     C[d] = CapWithTagClear(c);
    
```

### 4.4.122 SEAL (immediate)

Seal capability (immediate) seals a capability by setting the ObjectType of that capability to nonzero, and writes the result to the destination Capability register. An operand of rb seals for use with a register based branch, lpb for a load pair and branch and lb for a load and branch.



SEAL <Cd>, <Cn>, <form>

```
1 integer d = UInt(Cd);  
2 integer n = UInt(Cn);  
3 bits(64) f = ZeroExtend(form, 64);
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <form> Is the form specifier, encoded in "form":


form	<form>
00	RESERVED
01	rb
10	lpb
11	lb

#### Operation

```
1 if f == 0 then  
2   UNDEFINED;  
3  
4 CheckCapabilitiesEnabled();  
5  
6 Capability c = CapSetObjectType(C[n], f);  
7  
8 if CapIsTagSet(C[n]) && !CapIsSealed(C[n]) then  
9   C[d] = c;  
10 else  
11   C[d] = CapWithTagClear(c);
```

### 4.4.123 STCT

Store capability tags stores four Capability Tags to memory. The address that is used for the store is calculated from a base register.



```
STCT <Xt>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STCT <Xt>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);  
2 integer n = UInt(Rn);
```

#### Assembler Symbols

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.


<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 if PSTATE.EL == EL0 then  
2     UNDEFINED;  
3  
4 CheckCapabilitiesEnabled();  
5  
6 VirtualAddress base = BaseReg[n];  
7 integer count = 4;  
8 boolean willabort = FALSE;  
9 boolean iswrite;  
10 boolean secondstage;  
11 bits(64) data = X[t];  
12  
13 bits(64) addr = VAddress(base);  
14  
15 if addr != Align(addr, CAPABILITY_DBYTES*count) then  
16     iswrite = TRUE;  
17     secondstage = FALSE;  
18     willabort = TRUE;  
19  
20 for i = 0 to count-1  
21     bits(1) tag;  
22     if CapIsSystemAccessEnabled() && !IsTagSettingDisabled() then  
23         tag = data<i>;  
24     else  
25         tag = '0';  
26  
27     bits(64) cap_required = CAP_PERM_STORE;  
28     if tag == '1' then  
29         cap_required = cap_required OR CAP_PERM_STORE_CAP;  
30  
31     VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);  
32  
33     if willabort == TRUE then  
34         AArch64.Abort(addr, AArch64.AlignmentFault(AccType_NORMAL, iswrite, secondstage));  
35  
36     AArch64.CapabilityTag[addr, AccType_NORMAL] = tag;  
37     addr = addr + CAPABILITY_DBYTES;
```

### 4.4.124 STLR (capability, alternate base)

Store-Release capability via alternate base determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '0')
```

```
STLR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5
6 base = AltBaseReg[n];
7 data = C[t];
8 bits(64) cap_required = CAP_PERM_STORE;
9 if CapIsTagSet(data) then
10   cap_required = cap_required OR CAP_PERM_STORE_CAP;
11   if CapIsLocal(data) then
12     cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
13 bits(64) addr = VAddress(base);
14 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
15
16 MemC[addr, acctype] = data;
```



### 4.4.125 STLR (capability, normal base)

Store-Release capability determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLR <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STLR <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5
6 base = BaseReg[n];
7 data = C[t];
8 bits(64) cap_required = CAP_PERM_STORE;
9 if CapIsTagSet(data) then
10     cap_required = cap_required OR CAP_PERM_STORE_CAP;
11     if CapIsLocal(data) then
12         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
13 bits(64) addr = VAddress(base);
14 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
15
16 MemC[addr, acctype] = data;
```

### 4.4.126 STLR (integer)

Store-Release Register via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a register to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLR <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')
```

```
STLR <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=32;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress address;
4 bits(datasize) data;
5
6 base = AltBaseReg[n];
7 data = X[t];
8 bits(64) addr = VAddress(base);
9 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, acctype);
10
11 Mem[addr, datasize DIV 8, acctype] = data;
```

### 4.4.127 STLRB

Store-Release Register Byte via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a byte to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLRB <Wt>, [<Cn|CSP>] // (PSTATE.C64 == '0')
```

```
STLRB <Wt>, [<Xn|SP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 datasize=8;
4 regsize=32;
5 AccType acctype = AccType_ORDERED;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress address;
4 bits(datasize) data;
5
6 base = AltBaseReg[n];
7 data = X[t];
8 bits(64) addr = VAddress(base);
9 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, acctype);
10
11 Mem[addr, datasize DIV 8, acctype] = data;
```

### 4.4.128 STLXP

Store-Release Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, and stores two capabilities to the calculated address in memory. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLXP <Ws>, <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STLXP <Ws>, <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 integer s = UInt(Rs);
5 AccType acctype = AccType_ORDEREDATOMIC;
```

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data1;
5 Capability data2;
6 boolean rt_unknown = FALSE;
7 boolean rn_unknown = FALSE;
8
9 if s == t || s == t2 then
10     Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
11     assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
12     case c of
13         when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
14         when Constraint_NONE        rt_unknown = FALSE;   // store original value
15         when Constraint_UNDEF        UNDEFINED;
16         when Constraint_NOP          EndOfInstruction();
17 if s == n && n != 31 then
18     Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
19     assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
20     case c of
21         when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
22         when Constraint_NONE        rn_unknown = FALSE;   // address is original base
23         when Constraint_UNDEF        UNDEFINED;
24         when Constraint_NOP          EndOfInstruction();
25
26 if rt_unknown then
27     data1 = Capability UNKNOWN;
28     data2 = Capability UNKNOWN;
29 else
30     data1 = C[t];
31     data2 = C[t2];
32
```

```
33 if rn_unknown then
34     base = VirtualAddress UNKNOWN;
35 else
36     base = BaseReg[n];
37 bits(64) cap_required1 = CAP_PERM_STORE;
38 bits(64) cap_required2 = CAP_PERM_STORE;
39
40 if CapIsTagSet(data1) then
41     cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
42     if CapIsLocal(data1) then
43         cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
44
45 if CapIsTagSet(data2) then
46     cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
47     if CapIsLocal(data2) then
48         cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
49
50 bits(64) addr = VAddress(base);
51 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required1, acctype);
52 VACheckAddress(base, addr + CAPABILITY_DBYTES<63:0>, CAPABILITY_DBYTES, cap_required2, acctype);
53
54 bit status = '1';
55 if AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES*2) then
56     MemCP(addr, acctype, data1, data2);
57     status = ExclusiveMonitorsStatus();
58 X[s] = ZeroExtend(status, 32);
```

### 4.4.129 STLXR

Store-Release Exclusive capability determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about memory accesses, see Load/Store addressing modes.



```
STLXR <Ws>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STLXR <Ws>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer s = UInt(Rs);
4 AccType acctype = AccType_ORDEREDATOMIC;
```

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5
6 boolean rt_unknown = FALSE;
7 boolean rn_unknown = FALSE;
8 if s == t then
9     Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
10    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
13        when Constraint_NONE        rt_unknown = FALSE;   // store original value
14        when Constraint_UNDEF        UNDEFINED;
15        when Constraint_NOP          EndOfInstruction();
16 if s == n && n != 31 then
17     Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
18     assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
21         when Constraint_NONE        rn_unknown = FALSE;   // address is original base
22         when Constraint_UNDEF        UNDEFINED;
23         when Constraint_NOP          EndOfInstruction();
24
25 if rn_unknown then
26     base = VirtualAddress UNKNOWN;
27 else
28     base = BaseReg[n];
29
30 if rt_unknown then
31     data = Capability UNKNOWN;
32 else
33     data = C[t];
34 bits(64) cap_required = CAP_PERM_STORE;
35 if CapIsTagSet(data) then
36     cap_required = cap_required OR CAP_PERM_STORE_CAP;
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
37     if CapIsLocal(data) then
38         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
39 bits(64) addr = VAddress(base);
40 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
41
42 bit status = '1';
43 if AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES) then
44     MemC[addr, acctype] = data;
45     status = ExclusiveMonitorsStatus();
46 X[s] = ZeroExtend(status, 32);
```

### 4.4.130 STNP

Store Pair of capabilities, with non-temporal hint determines the base register to be used, derives an address from the base register and an immediate offset, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about Non-temporal pair instructions, see Load/Store Non-temporal pair. For information about memory accesses, see Load/Store addressing modes.



```
STNP <Ct>, <Ct2>, [<Xn|SP>, #<imm>] // (PSTATE.C64 == '0')
```

```
STNP <Ct>, <Ct2>, [<Cn|CSP>, #<imm>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_STREAM;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data1;
5 Capability data2;
6
7 base = BaseReg[n];
8 bits(64) addr1 = VAddress(base) + offset;
9 bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
10
11 data1 = C[t];
12 data2 = C[t2];
13
14 bits(64) cap_required1 = CAP_PERM_STORE;
15 bits(64) cap_required2 = CAP_PERM_STORE;
16
17 if CapIsTagSet(data1) then
18     cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
19     if CapIsLocal(data1) then
20         cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
21
22 if CapIsTagSet(data2) then
23     cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
24     if CapIsLocal(data2) then
25         cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
26
27 VACheckAddress(base, addr1, CAPABILITY_DBYTES, cap_required1, acctype);
28 MemC[addr1, acctype] = data1;
29 VACheckAddress(base, addr2, CAPABILITY_DBYTES, cap_required2, acctype);
30 MemC[addr2, acctype] = data2;
```



### 4.4.131 STP (post-indexed)

Store Pair of capabilities (immediate post-index) determines the base register to be used, derives an address from the base register, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STP    <Ct>, <Ct2>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STP    <Ct>, <Ct2>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_NORMAL;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data1;
5 Capability data2;
6
7 boolean rt_unknown = FALSE;
8 if (t == n || t2 == n) && n != 31 then
9     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_NONE      rt_unknown = FALSE; // value stored is pre-writeback
13        when Constraint_UNKNOWN    rt_unknown = TRUE;  // value stored is UNKNOWN
14        when Constraint_UNDEF      UNDEFINED;
15        when Constraint_NOP        EndOfInstruction();
16
17 base = BaseReg[n];
18 bits(64) addr1 = VAddress(base);
19 bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
20
21 if rt_unknown && t == n then
22     data1 = Capability UNKNOWN;
23 else
24     data1 = C[t];
25
26 if rt_unknown && t2 == n then
27     data2 = Capability UNKNOWN;
28 else
29     data2 = C[t2];
30
31 bits(64) cap_required1 = CAP_PERM_STORE;
32 bits(64) cap_required2 = CAP_PERM_STORE;
33
34 if CapIsTagSet(data1) then
35     cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
36     if CapIsLocal(data1) then
37         cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
38
39 if CapIsTagSet(data2) then
40     cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
41     if CapIsLocal(data2) then
42         cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
43
44 VACheckAddress(base, addr1, CAPABILITY_DBYTES, cap_required1, acctype);
45 MemC[addr1, acctype] = data1;
46 VACheckAddress(base, addr2, CAPABILITY_DBYTES, cap_required2, acctype);
47 MemC[addr2, acctype] = data2;
48
49 BaseReg[n] = VAdd(base, offset);
```

### 4.4.132 STP (pre-indexed)

Store Pair of capabilities (immediate pre-index) determines the base register to be used, derives an address from the base register, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STP <Ct>, <Ct2>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STP <Ct>, <Ct2>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_NORMAL;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data1;
5 Capability data2;
6
7 boolean rt_unknown = FALSE;
8 if (t == n || t2 == n) && n != 31 then
9     Constraint c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_NONE      rt_unknown = FALSE; // value stored is pre-writeback
13        when Constraint_UNKNOWN    rt_unknown = TRUE;  // value stored is UNKNOWN
14        when Constraint_UNDEF      UNDEFINED;
15        when Constraint_NOP        EndOfInstruction();
16
17 base = BaseReg[n];
18 bits(64) addr1 = VAddress(base) + offset;
19 bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
20
21 if rt_unknown && t == n then
22     data1 = Capability UNKNOWN;
23 else
24     data1 = C[t];
25
26 if rt_unknown && t2 == n then
27     data2 = Capability UNKNOWN;
28 else
29     data2 = C[t2];
30
31 bits(64) cap_required1 = CAP_PERM_STORE;
32 bits(64) cap_required2 = CAP_PERM_STORE;
33
34 if CapIsTagSet(data1) then
35     cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
36     if CapIsLocal(data1) then
37         cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
38
39 if CapIsTagSet(data2) then
40     cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
41     if CapIsLocal(data2) then
42         cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
43
44 VACheckAddress(base, addr1, CAPABILITY_DBYTES, cap_required1, acctype);
45 MemC[addr1, acctype] = data1;
46 VACheckAddress(base, addr2, CAPABILITY_DBYTES, cap_required2, acctype);
47 MemC[addr2, acctype] = data2;
48
49 BaseReg[n] = VAdd(base, offset);
```

### 4.4.133 STP (unsigned offset)

Store Pair of capabilities (signed offset) determines the base register to be used, derives an address from the base register, and stores two capabilities to memory from two Capability registers. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STP <Ct>, <Ct2>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STP <Ct>, <Ct2>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 AccType acctype = AccType_NORMAL;
5 bits(64) offset = SignExtend(imm7:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0, encoded in the "imm7" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data1;
5 Capability data2;
6
7 base = BaseReg[n];
8 bits(64) addr1 = VAddress(base) + offset;
9 bits(64) addr2 = addr1 + CAPABILITY_DBYTES<63:0>;
10
11 data1 = C[t];
12 data2 = C[t2];
13
14 bits(64) cap_required1 = CAP_PERM_STORE;
15 bits(64) cap_required2 = CAP_PERM_STORE;
16
17 if CapIsTagSet(data1) then
18     cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
19     if CapIsLocal(data1) then
20         cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
21
22 if CapIsTagSet(data2) then
23     cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
24     if CapIsLocal(data2) then
25         cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
26
27 VACheckAddress(base, addr1, CAPABILITY_DBYTES, cap_required1, acctype);
28 MemC[addr1, acctype] = data1;
29 VACheckAddress(base, addr2, CAPABILITY_DBYTES, cap_required2, acctype);
30 MemC[addr2, acctype] = data2;
```

### 4.4.134 STR (post-indexed)

Store capability (immediate post-indexed) determines the base register to be used, derives an address from the base register, and stores a capability to memory from a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>], #<imm> // (PSTATE.C64 == '0')
```

```
STR <Ct>, [<Cn|CSP>], #<imm> // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 boolean rt_unknown = FALSE;
8 if n == t && n != 31 then
9   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10  assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11  case c of
12    when Constraint_NONE   rt_unknown = FALSE; // value stored is original value
13    when Constraint_UNKNOWN rt_unknown = TRUE;  // value stored is UNKNOWN
14    when Constraint_UNDEF   UNDEFINED;
15    when Constraint_NOP     EndOfInstruction();
16
17 base = BaseReg[n];
18 bits(64) addr = VAddress(base);
19 if rt_unknown then
20   data = Capability UNKNOWN;
21 else
22   data = C[t];
23 bits(64) cap_required = CAP_PERM_STORE;
24
25 if CapIsTagSet(data) then
26   cap_required = cap_required OR CAP_PERM_STORE_CAP;
27   if CapIsLocal(data) then
28     cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
29 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
30 MemC[addr, acctype] = data;
31
32 BaseReg[n] = VAdd(base, offset);
```

### 4.4.135 STR (pre-indexed)

Store capability (immediate pre-index) determines the base register to be used, derives an address from the base register, and stores a capability to memory from a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>, #<imm>]! // (PSTATE.C64 == '0')
```

```
STR <Ct>, [<Cn|CSP>, #<imm>]! // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 boolean rt_unknown = FALSE;
8 if n == t && n != 31 then
9   c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
10  assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP};
11  case c of
12    when Constraint_NONE      rt_unknown = FALSE; // value stored is original value
13    when Constraint_UNKNOWN   rt_unknown = TRUE;  // value stored is UNKNOWN
14    when Constraint_UNDEF     UNDEFINED;
15    when Constraint_NOP       EndOfInstruction();
16
17 base = BaseReg[n];
18 bits(64) addr = VAddress(base) + offset;
19 if rt_unknown then
20   data = Capability UNKNOWN;
21 else
22   data = C[t];
23 bits(64) cap_required = CAP_PERM_STORE;
24
25 if CapIsTagSet(data) then
26   cap_required = cap_required OR CAP_PERM_STORE_CAP;
27   if CapIsLocal(data) then
28     cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
29 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
30 MemC[addr, acctype] = data;
31
32 BaseReg[n] = VAAdd(base, offset);
```

### 4.4.136 STR (register offset, capability, alternate base)

Store capability (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = LOG2_CAPABILITY_DBYTES;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":
 

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":
 

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX
- <amount> Is the index shift amount, encoded in "S":
 

S	<amount>
0	[absent]
1	#4

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 Capability data;
6
7 data = C[t];
8 bits(64) cap_required = CAP_PERM_STORE;
9 if CapIsTagSet(data) then
```




## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
10     cap_required = cap_required OR CAP_PERM_STORE_CAP;
11     if CapIsLocal(data) then
12         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
13     bits(64) addr = VAddress(base) + offset;
14     VCheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);
15     MemC[addr, AccType_NORMAL] = data;
```

### 4.4.137 STR (register offset, capability, normal base)

Store capability (register) determines the base register to be used, derives an address from the base register and an offset register, and stores a capability to the calculated address in memory. The offset register can optionally be shifted and extended. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STR <Ct>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = LOG2_CAPABILITY_DBYTES;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":
 

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":
 

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX
- <amount> Is the index shift amount, encoded in "S":
 

S	<amount>
0	[absent]
1	#4

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = BaseReg[n];
5 Capability data;
6
7 data = C[t];
8 bits(64) cap_required = CAP_PERM_STORE;
9 if CapIsTagSet(data) then
10     cap_required = cap_required OR CAP_PERM_STORE_CAP;
11     if CapIsLocal(data) then
12         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
```

## Chapter 4. Instruction definitions

### 4.4. Morello instructions


```
13 bits(64) addr = VAddress(base) + offset;  
14 VCheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);  
15 MemC[addr, AccType_NORMAL] = data;
```

### 4.4.138 STR (register offset, integer)

Store Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a word to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
STR <Xt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STR <Xt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 3;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 64;
```

#### Word



```
STR <Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STR <Wt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 2;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":
 

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in

the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

<amount> For the doubleword variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#3

For the word variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#2

### Operation

```


1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
9 bits(datasize) data = X[t];
10 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.139 STR (register offset, SIMD&FP)

Store SIMD&FP Register (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a SIMD&FP register to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Astr\\_v\\_rrb\\_d](#) and [Astr\\_v\\_rrb\\_s](#)

#### Astr\_v\_rrb\_d




```
STR <Dt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STR <Dt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 3;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Astr\_v\_rrb\_s



```
STR <St>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STR <St>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 2;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
```

#### Assembler Symbols

<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

<R> Is a width specifier, encoded in "option<0>":

option<0>	<R>
0	W
1	X

<m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in

the "Rm" field.

<extend> Is the index extend and shift specifier, encoded in "option":

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX

<amount> For the astr\_v\_rrb\_d variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#3

For the astr\_v\_rrb\_s variant: is the index shift amount, encoded in "S":

S	<amount>
0	[absent]
1	#2


### Operation

```

1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
9 bits(datasize) data = V[t];
10 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.140 STR (unsigned offset, capability, alternate base)

Store capability (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STR    <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STR    <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1  integer t = UInt(Ct);  
2  integer n = UInt(Rn);  
3  bits(64) offset = ZeroExtend(imm9:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 8176, defaulting to 0, encoded in the "imm9" field.


#### Operation

```
1  CheckCapabilitiesEnabled();  
2  
3  VirtualAddress base = AltBaseReg[n];  
4  bits(64) addr = VAddress(base) + offset;  
5  
6  Capability data = C[t];  
7  bits(64) cap_required = CAP_PERM_STORE;  
8  if CapIsTagSet(data) then  
9      cap_required = cap_required OR CAP_PERM_STORE_CAP;  
10     if CapIsLocal(data) then  
11         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;  
12  VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);  
13  MemC[addr, AccType_NORMAL] = data;
```



### 4.4.141 STR (unsigned offset, capability, normal base)

Store capability (unsigned offset) stores a capability to memory from a Capability register. The address to use is derived from a base register value in A64 or capability base register in C64 and a immediate offset scaled by 16. For information about memory accesses, see Load/Store addressing modes.



```
STR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm12:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional unsigned immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0, encoded in the "imm12" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 base = BaseReg[n];
8 bits(64) addr = VAddress(base) + offset;
9 data = C[t];
10 bits(64) cap_required = CAP_PERM_STORE;
11
12 if CapIsTagSet(data) then
13     cap_required = cap_required OR CAP_PERM_STORE_CAP;
14     if CapIsLocal(data) then
15         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
16 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
17 MemC[addr, acctype] = data;
```

### 4.4.142 STR (unsigned offset, integer)

Store Register (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a 32-bit word or 64-bit doubleword to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
STR <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STR <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9:'000', 64);
4 datasize = 64;
5 regsize = 64;
```

#### Word



```
STR <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STR <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9:'00', 64);
4 datasize = 32;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> For the doubleword variant: is the optional unsigned immediate byte offset, a multiple of 8 in the range 0 to 4088, defaulting to 0, encoded in the "imm9" field.  
For the word variant: is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 2044, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
5  
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);  
7 bits(datasize) data = X[t];  
8 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.143 STRB (register offset)

Store Register Byte (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a byte to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STRB <Wt>, [<Cn|CSP>, <R><m>, <extend>] // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Xn|SP>, <R><m>, <extend>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 0;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":
 

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":
 


option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SCTX

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
9 bits(datasize) data = X[t];
10 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.144 STRB (unsigned offset)

Store Register Byte (unsigned offset) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a byte to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STRB <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STRB <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = ZeroExtend(imm9, 64);
4 datasize = 8;
5 regsize = 32;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional unsigned immediate byte offset, in the range 0 to 511, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
7 bits(datasize) data = X[t];
8 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.145 STRH

Store Register Halfword (register) via alternate base determines the base register to be used, derives an address from the base register and an offset register, and stores a halfword to the calculated address in memory. The offset register can optionally be shifted and extended. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STRH <Wt>, [<Cn|CSP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '0')
```

```
STRH <Wt>, [<Xn|SP>, <R><m>{, <extend><amount>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 integer m = UInt(Rm);
4 integer scale = 1;
5 if option<1> == '0' then UNDEFINED;
6 ExtendType extend_type = DecodeRegExtend(option);
7 integer shift = if S == '1' then scale else 0;
8 integer regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <R> Is a width specifier, encoded in "option<0>":
 

option<0>	<R>
0	W
1	X
- <m> Is the number [0-30] of the source general-purpose register or the name ZR (31), encoded in the "Rm" field.
- <extend> Is the index extend and shift specifier, encoded in "option":
 

option	<extend>
0x0	UXTW
0x1	LSL
1x0	SXTW
1x1	SXTX
- <amount> Is the index shift amount, encoded in "S":
 

S	<amount>
0	[absent]
1	#1

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) offset = ExtendReg(m, extend_type, shift);
4 VirtualAddress base = AltBaseReg[n];
5 integer datasize = 8 << scale;
6
7 bits(64) addr = VAddress(base) + offset;
8 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
```

## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
9  bits(datasize) data = X[t];  
10 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```


### 4.4.146 STTR

Store capability (unprivileged) determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. For information about memory accesses, see Load/Store addressing modes. Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the Effective value of PSTATE.UAO is 0 and either:

\* The instruction is executed at EL1. \* The instruction is executed at EL2 when the Effective value of both HCR\_EL2.E2H and HCR\_EL2.TGE are 1.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed.

In all cases the memory access operates with the capability restrictions as determined by the Exception level at which the instruction is executed.



```
STTR <Ct>, [<Xn|SP>, #<imm>] // (PSTATE.C64 == '0')
```

```
STTR <Ct>, [<Cn|CSP>, #<imm>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);  
2 integer n = UInt(Rn);  
3 bits(64) offset = SignExtend(imm9:'0000', 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the signed immediate byte offset, a multiple of 16 in the range -4096 to 4080, encoded in the "imm9" field.


#### Operation

```
1 CheckCapabilitiesEnabled();  
2  
3 VirtualAddress base;  
4 Capability data;  
5 unpriv_at_el1 = PSTATE.EL == EL1;  
6 unpriv_at_el2 = PSTATE.EL == EL2 && HaveVirtHostExt() && HCR_EL2.<E2H,TGE> == '11';  
7  
8 user_access_override = HaveUAOExt() && PSTATE.UAO == '1';  
9 if !user_access_override && (unpriv_at_el1 || unpriv_at_el2) then  
10     acctype = AccType_UNPRIV;  
11 else  
12     acctype = AccType_NORMAL;  
13  
14 base = BaseReg[n];  
15 bits(64) addr = VAddress(base) + offset;  
16 data = C[t];  
17 bits(64) cap_required = CAP_PERM_STORE;  
18  
19 if CapIsTagSet(data) then  
20     cap_required = cap_required OR CAP_PERM_STORE_CAP;  
21     if CapIsLocal(data) then  
22         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;  
23 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);  
24 MemC[addr, acctype] = data;
```



### 4.4.147 STUR (capability, alternate base)

Store capability (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STUR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols


- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 Capability data = C[t];
7 bits(64) cap_required = CAP_PERM_STORE;
8 if CapIsTagSet(data) then
9     cap_required = cap_required OR CAP_PERM_STORE_CAP;
10    if CapIsLocal(data) then
11        cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
12 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, AccType_NORMAL);
13 MemC[addr, AccType_NORMAL] = data;
```

### 4.4.148 STUR (capability, normal base)

Store capability (unscaled) determines the base register to be used, derives an address from the base register and an immediate offset, and stores a capability to the calculated address in memory. For information about memory accesses, see Load/Store addressing modes.



```
STUR <Ct>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Ct>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
```

#### Assembler Symbols

- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5 acctype = AccType_NORMAL;
6
7 base = BaseReg[n];
8 bits(64) addr = VAddress(base) + offset;
9 data = C[t];
10 bits(64) cap_required = CAP_PERM_STORE;
11
12 if CapIsTagSet(data) then
13     cap_required = cap_required OR CAP_PERM_STORE_CAP;
14     if CapIsLocal(data) then
15         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
16 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
17 MemC[addr, acctype] = data;
```

### 4.4.149 STUR (integer)

Store Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a 32-bit word or 64-bit doubleword to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 2 classes: [Doubleword](#) and [Word](#)

#### Doubleword




```
STUR <Xt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Xt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 64;
5 regsize = 64;
```

#### Word



```
STUR <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 32;
5 regsize = 32;
```

#### Assembler Symbols

- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
7 bits(datasize) data = X[t];
8 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.150 STUR (SIMD&FP)

Store SIMD&FP Register (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a SIMD&FP register to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.

It has encodings from 5 classes: [8-bit](#) , [16-bit](#) , [32-bit](#) , [64-bit](#) and [128-bit](#)

#### 8-bit




```
STUR <Bt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Bt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
```

#### 16-bit




```
STUR <Ht>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Ht>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
```

#### 32-bit




```
STUR <St>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <St>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 32;
```

#### 64-bit




```
STUR <Dt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Dt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);  
2 integer n = UInt(Rn);  
3 bits(64) offset = SignExtend(imm9, 64);  
4 datasize = 64;
```

### 128-bit



```
STUR <Qt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STUR <Qt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);  
2 integer n = UInt(Rn);  
3 bits(64) offset = SignExtend(imm9, 64);  
4 datasize = 128;
```

### Assembler Symbols


- <Bt> Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

### Operation

```
1 CheckCapabilitiesEnabled();  
2 CheckFPAdvSIMDEnabled64();  
3  
4 VirtualAddress base = AltBaseReg[n];  
5 bits(64) addr = VAddress(base) + offset;  
6  
7 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);  
8 bits(datasize) data = V[t];  
9 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.151 STURB

Store Register Byte (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a byte to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STURB <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STURB <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 8;
5 regsize = 32;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
7 bits(datasize) data = X[t];
8 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.152 STURH

Store Register Halfword (unscaled) via alternate base determines the base register to be used, derives an address from the base register and an immediate offset, and stores a halfword to the calculated address in memory. The base register used by this operation depends on PSTATE.C64: if PSTATE.C64 is 1, the base register is a 64-bit general-purpose register; if PSTATE.C64 is 0, the base register is a capability general-purpose register. For information about memory accesses, see Load/Store addressing modes.



```
STURH <Wt>, [<Cn|CSP>{, #<imm>}] // (PSTATE.C64 == '0')
```

```
STURH <Wt>, [<Xn|SP>{, #<imm>}] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Rt);
2 integer n = UInt(Rn);
3 bits(64) offset = SignExtend(imm9, 64);
4 datasize = 16;
5 regsize = 32;
```

#### Assembler Symbols


- <Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.
- <imm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = AltBaseReg[n];
4 bits(64) addr = VAddress(base) + offset;
5
6 VACheckAddress(base, addr, datasize DIV 8, CAP_PERM_STORE, AccType_NORMAL);
7 bits(datasize) data = X[t];
8 Mem[addr, datasize DIV 8, AccType_NORMAL] = data;
```

### 4.4.153 STXP

Store Exclusive Pair of capabilities determines the base register to be used, derives an address from the base register, and stores two capabilities to the calculated address in memory. A 256-bit pair requires the address to be 256-bit aligned. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
STXP <Ws>, <Ct>, <Ct2>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STXP <Ws>, <Ct>, <Ct2>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer t2 = UInt(Ct2);
3 integer n = UInt(Rn);
4 integer s = UInt(Rs);
5 AccType acctype = AccType_ATOMIC;
```

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Ct2> Is the capability name of the second transfer register, encoded in the "Ct2" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation


```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data1;
5 Capability data2;
6 boolean rt_unknown = FALSE;
7 boolean rn_unknown = FALSE;
8
9 if s == t || s == t2 then
10   Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
11   assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
12   case c of
13     when Constraint_UNKNOWN   rt_unknown = TRUE;    // store UNKNOWN value
14     when Constraint_NONE      rt_unknown = FALSE;   // store original value
15     when Constraint_UNDEF     UNDEFINED;
16     when Constraint_NOP       EndOfInstruction();
17 if s == n && n != 31 then
18   Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
19   assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
20   case c of
21     when Constraint_UNKNOWN   rn_unknown = TRUE;    // address is UNKNOWN
22     when Constraint_NONE      rn_unknown = FALSE;   // address is original base
23     when Constraint_UNDEF     UNDEFINED;
24     when Constraint_NOP       EndOfInstruction();
25
26 if rt_unknown then
27   data1 = Capability UNKNOWN;
28   data2 = Capability UNKNOWN;
29 else
30   data1 = C[t];
31   data2 = C[t2];
32
33 if rn_unknown then
```



```
34     base = VirtualAddress UNKNOWN;
35   else
36     base = BaseReg[n];
37   bits(64) cap_required1 = CAP_PERM_STORE;
38   bits(64) cap_required2 = CAP_PERM_STORE;
39
40   if CapIsTagSet(data1) then
41     cap_required1 = cap_required1 OR CAP_PERM_STORE_CAP;
42     if CapIsLocal(data1) then
43       cap_required1 = cap_required1 OR CAP_PERM_STORE_LOCAL;
44
45   if CapIsTagSet(data2) then
46     cap_required2 = cap_required2 OR CAP_PERM_STORE_CAP;
47     if CapIsLocal(data2) then
48       cap_required2 = cap_required2 OR CAP_PERM_STORE_LOCAL;
49
50   bits(64) addr = VAddress(base);
51   VCheckAddress(base, addr, CAPABILITY_DBYTES, cap_required1, acctype);
52   VCheckAddress(base, addr + CAPABILITY_DBYTES<63:0>, CAPABILITY_DBYTES, cap_required2, acctype);
53
54   bit status = '1';
55   if AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES*2) then
56     MemCP(addr, acctype, data1, data2);
57     status = ExclusiveMonitorsStatus();
58   X[s] = ZeroExtend(status, 32);
```

### 4.4.154 STXR

Store Exclusive capability determines the base register to be used, derives an address from the base register, and stores a capability to the calculated address in memory. The PE marks the physical address being accessed as an exclusive access. This exclusive access mark is checked by Store Exclusive instructions. See Synchronization and semaphores. For information about memory accesses, see Load/Store addressing modes.



```
STXR <Ws>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
STXR <Ws>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer n = UInt(Rn);
3 integer s = UInt(Rs);
4 AccType acctype = AccType_ATOMIC;
```

#### Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register into which the status result of the store exclusive is written, encoded in the "Rs" field.
- <Ct> Is the capability name of the transfer register, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base;
4 Capability data;
5
6 boolean rt_unknown = FALSE;
7 boolean rn_unknown = FALSE;
8 if s == t then
9     Constraint c = ConstrainUnpredictable(Unpredictable_DATAOVERLAP);
10    assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
11    case c of
12        when Constraint_UNKNOWN    rt_unknown = TRUE;    // store UNKNOWN value
13        when Constraint_NONE        rt_unknown = FALSE;   // store original value
14        when Constraint_UNDEF        UNDEFINED;
15        when Constraint_NOP          EndOfInstruction();
16 if s == n && n != 31 then
17     Constraint c = ConstrainUnpredictable(Unpredictable_BASEOVERLAP);
18     assert c IN {Constraint_UNKNOWN, Constraint_NONE, Constraint_UNDEF, Constraint_NOP};
19     case c of
20         when Constraint_UNKNOWN    rn_unknown = TRUE;    // address is UNKNOWN
21         when Constraint_NONE        rn_unknown = FALSE;   // address is original base
22         when Constraint_UNDEF        UNDEFINED;
23         when Constraint_NOP          EndOfInstruction();
24
25 if rn_unknown then
26     base = VirtualAddress UNKNOWN;
27 else
28     base = BaseReg[n];
29
30 if rt_unknown then
31     data = Capability UNKNOWN;
32 else
33     data = C[t];
34 bits(64) cap_required = CAP_PERM_STORE;
35 if CapIsTagSet(data) then
36     cap_required = cap_required OR CAP_PERM_STORE_CAP;
37     if CapIsLocal(data) then
38         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
```


## Chapter 4. Instruction definitions

### 4.4. Morello instructions

```
39 bits(64) addr = VAddress(base);
40 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, acctype);
41
42 bit status = '1';
43 if AArch64.ExclusiveMonitorsPass(addr, CAPABILITY_DBYTES) then
44     MemC[addr, acctype] = data;
45     status = ExclusiveMonitorsStatus();
46 X[s] = ZeroExtend(status, 32);
```

### 4.4.155 SUB

Subtract (immediate) copies a capability from the source Capability register to the destination Capability register with an optionally shifted immediate value subtracted from the value field. If the result is not representable the destination Capability register tag is cleared. If the source capability is sealed, the Capability Tag written to the destination Capability register is cleared.



```
SUB <Cd|CSP>, <Cn|CSP>, #<imm>{, LSL <amount>}
```

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 bits(64) imm;
4
5 case sh of
6     when '0' imm = ZeroExtend(imm12, 64);
7     when '1' imm = ZeroExtend(imm12 : Zeros(12), 64);
```

#### Assembler Symbols

- <Cd|CSP> Is the capability name of the destination register or stack pointer, encoded in the "Cd" field.
- <Cn|CSP> Is the capability name of the source register or stack pointer, encoded in the "Cn" field.
- <imm> Is the unsigned immediate operand, in the range 0 to 4095, encoded in the "imm12" field.
- <amount> Is the index shift amount, encoded in "sh":

sh	<amount>
0	#0
1	#12


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = if n == 31 then CSP[] else C[n];
4 integer operand2 = UInt(imm);
5
6 Capability result = CapAdd(operand1, -operand2);
7
8 if CapIsSealed(operand1) then
9     result = CapWithTagClear(result);
10
11 if d == 31 then
12     CSP[] = result;
13 else
14     C[d] = result;
```

### 4.4.156 SUBS

Subtract, setting flags if the Capability Tag of the first source Capability register is not the same as the Capability Tag of the second source Capability register subtracts the Capability Tag of the first source Capability register from the Capability Tag of the second source Capability register and writes the result to the destination 64-bit register otherwise subtracts the Value field of the first source Capability register from the Value field of the second source Capability register and writes the result to the destination 64-bit register. The instruction updates the condition flags based on the result.

This instruction is used by the alias [CMP](#).



SUBS <Xd>, <Cn>, <Cm>

```
1 integer d = UInt(Rd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
```

#### Assembler Symbols


- <Xd> Is the 64-bit name of the destination general-purpose register, encoded in the "Rd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 Capability operand1 = C[n];
4 Capability operand2 = C[m];
5
6 boolean tag1 = CapIsTagSet(operand1);
7 boolean tag2 = CapIsTagSet(operand2);
8 bits(64) result;
9 bits(4) nzcvc;
10
11 if tag1 != tag2 then
12   bits(2) interim;
13   bits(2) tvalue1 = if tag1 then '01' else '00';
14   bits(2) tvalue2 = if tag2 then '01' else '00';
15   (interim, nzcvc) = AddWithCarry(tvalue1, NOT(tvalue2), '1');
16   result = ZeroExtend(interim, 64);
17 else
18   bits(64) value1 = CapGetValue(operand1);
19   bits(64) value2 = CapGetValue(operand2);
20   (result, nzcvc) = AddWithCarry(value1, NOT(value2), '1');
21
22 PSTATE.<N,Z,C,V> = nzcvc;
23 X[d] = result;
```

### 4.4.157 SWP

Swap capabilities in memory determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register.



```
SWP <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWP <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = AccType_ATOMICRW;
5 AccType stacctype = AccType_ATOMICRW;
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = BaseReg[n];
4 Capability data;
5 Capability store_data;
6
7 bits(64) addr = VAddress(base);
8 store_data = C[s];
9 VCheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
10 bits(64) cap_required = CAP_PERM_STORE;
11 if CapIsTagSet(store_data) then
12     cap_required = cap_required OR CAP_PERM_STORE_CAP;
13     if CapIsLocal(store_data) then
14         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
15 VCheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
16
17 data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18 data = CapSquashPostLoadCap(data, base);
19
20 C[t] = data;
```

### 4.4.158 SWPA

Swap capabilities in memory with acquire determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register. This instruction loads from memory with acquire semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
SWPA <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPA <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = if Ct != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
5 AccType stacctype = AccType_ATOMICRW;
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = BaseReg[n];
4 Capability data;
5 Capability store_data;
6
7 bits(64) addr = VAddress(base);
8 store_data = C[s];
9 VCheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
10 bits(64) cap_required = CAP_PERM_STORE;
11 if CapIsTagSet(store_data) then
12   cap_required = cap_required OR CAP_PERM_STORE_CAP;
13   if CapIsLocal(store_data) then
14     cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
15 VCheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
16
17 data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18 data = CapSquashPostLoadCap(data, base);
19
20 C[t] = data;
```

### 4.4.159 SWPAL

Swap capabilities in memory with acquire and release determines the base register to be used, derives an address from the base register, atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register. This instruction loads from memory with acquire and release semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
SWPAL <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPAL <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = if Ct != '11111' then AccType_ORDEREDATOMICRW else AccType_ATOMICRW;
5 AccType stacctype = AccType_ORDEREDATOMICRW;
```

#### Assembler Symbols

- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.


#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = BaseReg[n];
4 Capability data;
5 Capability store_data;
6
7 bits(64) addr = VAddress(base);
8 store_data = C[s];
9 VACheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
10 bits(64) cap_required = CAP_PERM_STORE;
11 if CapIsTagSet(store_data) then
12     cap_required = cap_required OR CAP_PERM_STORE_CAP;
13     if CapIsLocal(store_data) then
14         cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
15 VACheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
16
17 data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18 data = CapSquashPostLoadCap(data, base);
19
20 C[t] = data;
```



### 4.4.160 SWPL

Swap capabilities in memory with release determines the base register to be used, derives an address from the base register. atomically loads a Capability register from the calculated address in memory, and atomically stores another Capability register back to the same calculated address. The Capability register initially loaded from the calculated address in memory is returned to the destination Capability register. This instruction loads from memory with release semantics as described in Load-Acquire, Load-AcquirePC, and Store-Release.



```
SWPL <Cs>, <Ct>, [<Xn|SP>] // (PSTATE.C64 == '0')
```

```
SWPL <Cs>, <Ct>, [<Cn|CSP>] // (PSTATE.C64 == '1')
```

```
1 integer t = UInt(Ct);
2 integer s = UInt(Cs);
3 integer n = UInt(Rn);
4 AccType ldacctype = AccType_ATOMICRW;
5 AccType stacctype = AccType_ORDEREDATOMICRW;
```

#### Assembler Symbols


- <Cs> Is the capability name of the register to be stored, encoded in the "Cs" field.
- <Ct> Is the capability name of the register to be loaded, encoded in the "Ct" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
- <Cn|CSP> Is the capability name of the base register or stack pointer, encoded in the "Rn" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 VirtualAddress base = BaseReg[n];
4 Capability data;
5 Capability store_data;
6
7 bits(64) addr = VAddress(base);
8 store_data = C[s];
9 VCheckAddress(base, addr, CAPABILITY_DBYTES, CAP_PERM_LOAD, ldacctype);
10 bits(64) cap_required = CAP_PERM_STORE;
11 if CapIsTagSet(store_data) then
12   cap_required = cap_required OR CAP_PERM_STORE_CAP;
13   if CapIsLocal(store_data) then
14     cap_required = cap_required OR CAP_PERM_STORE_LOCAL;
15 VCheckAddress(base, addr, CAPABILITY_DBYTES, cap_required, stacctype);
16
17 data = MemAtomicC(addr, MemAtomicOp_SWP, store_data, ldacctype, stacctype);
18 data = CapSquashPostLoadCap(data, base);
19
20 C[t] = data;
```

### 4.4.161 UNSEAL

Unseal Capability unseals a capability with an unsealing capability, by checking the ObjectType of the capability against the Capability Value of the unsealing capability, and writes the result to the destination Capability register.



UNSEAL <Cd>, <Cn>, <Cm>

```
1 integer d = UInt(Cd);
2 integer n = UInt(Cn);
3 integer m = UInt(Cm);
```

#### Assembler Symbols

- <Cd> Is the capability name of the destination register, encoded in the "Cd" field.
- <Cn> Is the capability name of the first source register, encoded in the "Cn" field.
- <Cm> Is the capability name of the second source register, encoded in the "Cm" field.

#### Operation

```
1 CheckCapabilitiesEnabled();
2
3 bits(64) value = CapGetValue(C[m]);
4 bits(64) otype = CapGetObjectType(C[n]);
5
6 Capability c = CapUnseal(C[n]);
7
8 if !CapCheckPermissions(C[m], CAP_PERM_GLOBAL) then
9     c = CapClearPerms(c, CAP_PERM_GLOBAL);
10
11 if CapIsTagSet(C[n]) && CapIsTagSet(C[m]) &&
12    CapIsSealed(C[n]) && !CapIsSealed(C[m]) &&
13    CapCheckPermissions(C[m], CAP_PERM_UNSEAL) &&
14    CapIsInBounds(C[m]) &&
15    otype == value then
16
17     C[d] = c;
18 else
19     C[d] = CapWithTagClear(c);
```

## 4.5 Index by encoding


### Top-level encodings for A64



op0	Instruction details
0000x	Reserved
00010	Morello encodings
00011	UNALLOCATED
001xx	UNALLOCATED
100xx	Data Processing – Immediate
101xx	Branches, Exception Generating and System instructions
x1x0x	Loads and Stores
x101x	Data Processing – Register
x111x	Data Processing – Scalar Floating-Point and Advanced SIMD

### Reserved

These instructions are under the [top-level](#).



op0	op1	Instruction details
000	000000000	UDF
000	0001xxxxx	UNALLOCATED
!= 000		UNALLOCATED

### Morello encodings

These instructions are under the [top-level](#).



op0	op1	op2	op3	op4	Instruction details
000					Morello add/subtract capability
001	0xxxxxxxxx				Morello load/ exclusive
001	1xxxxxxxxx				Morello load/store pair postindex
010	0x0xxxxx0xx				Morello load/store acquire/release capability via alternate base

op0	op1	op2	op3	op4	Instruction details
010	0x0xxxxx1xx				Morello load/store acquire/release
010	0x1xxxxxxxx				Morello load/store acquire/release via alternate base
010	1xxxxxxxxxx				Morello load/store pair
011	0xxxxxxxxxx				Morello load/store pair non-temporal
011	1xxxxxxxxxx				Morello load/store pair preindex
100	00xxxxxxxx				LDR (literal)
100	01xxxxxxxx				Morello load/store unsigned offset via alternate base
100	1xxxxxxxxxx				Morello load/store register via alternate base
101	xx0xxxxxxxx	x0	0		Morello load/store unscaled immediate
101	xx0xxxxxxxx	x0	1		Morello load/store immediate postindex
101	xx0xxxxxxxx	x1	0		Morello load/store immediate translated
101	xx0xxxxxxxx	x1	1		Morello load/store immediate preindex
101	xx1xxxxx100	00	0		Morello swap
101	xx1xxxxx110	00	0		LDAPR
101	xx1xxxxx111	11	1		Morello compare and swap
101	xx1xxxxxxx	x1	0		Morello load/store register
110	0xxxxxxxxxx				Morello load/store unsigned offset
110	100xxxxxxxx				Morello get/set system register
110	101xxxxxxxx				ADD (extended register)
110	1100000xxx	10	0		Morello get field 1
110	110000010xx	10	0		Morello get field 2
110	110000011xx	10	0		Morello miscellaneous capability 0
110	110000100xx	10	0	00000	Morello branch
110	110000100xx	10	0	00001	Morello checks
110	110000100xx	10	0	00010	Morello branch sealed direct
110	110000100xx	10	0	00011	Morello branch restricted
110	110000110xx	10	0		SEAL (immediate)
110	110001000xx	10	0		Morello load pair and branch
110	110001001xx	10	0		Morello load/store tags
110	110001010xx	10	0		Morello convert to pointer

op0	op1	op2	op3	op4	Instruction details
110	110001011xx	10	0		Morello convert to capability with implicit operand
110	11000110xxx	10	0		CLRPERM (immediate)
110	110001110xx	10	0		Morello 1 src 1 dest
110	1101xxxxxxx	10	0	0000x	Morello branch sealed indirect
110	110xxxxx0xx	00	0		Morello set field 1
110	110xxxxx0xx	00	1		Morello miscellaneous capability 1
110	110xxxxx10x	00	0		Morello set field 2
110	110xxxxx110	00	0		CVT (flag setting)
110	110xxxxx111	00	0		SCFLGS
110	110xxxxx1xx	00	1	00000	Morello branch to sealed
110	110xxxxx1xx	00	1	00001	Morello 2 src cap
110	110xxxxxxx0	01	0		Morello miscellaneous capability 2
110	110xxxxxxx0	11	0		Morello alignment
110	110xxxxxxx1	01	0		Morello bitwise
110	110xxxxxxx1	11	0		Morello immediate bounds
110	110xxxxxxx	x1	1		CSEL
110	111xxxxx0x0	11	0		Morello convert to capability
110	111xxxxx100	11	0		SUBS
110	111xxxxxxx	!= 11	0		Morello logical immediate
110	111xxxxxxx		1		Morello load/store capability via alternate base
111					Morello load/store unscaled immediate via alternate base

### Morello add/subtract capability

These instructions are under [Morello encodings](#).

31	24	23	22	21	10	9	5	4	0			
0	0	0	0	0	0	1	0	A	sh	imm12	Cn	Cd

#### A Instruction Details

0 ADD (immediate)

1 SUB

### Morello load/ exclusive

These instructions are under [Morello encodings](#).

31	23	22	21	20	16	15	14	10	9	5	4	0			
0	0	1	0	0	0	1	0	0	L	op	Rs	o2	Ct2	Rn	Ct

L	op	Rs	o2	Ct2	Instruction Details
0	0		0	11111	STXR
0	0		1	11111	STLXR
0	1		0		STXP
0	1		1		STLXP
1	0	11111	0	11111	LDXR
1	0	11111	1	11111	LDAXR
1	1	11111	0		LDXP
1	1	11111	1		LDAXP

### Morello load/store pair postindex

These instructions are under [Morello encodings](#).

31	23	22	21	15	14	10	9	5	4	0			
0	0	1	0	0	0	1	0	1	L	imm7	Ct2	Rn	Ct

L	Instruction Details
0	STP (post-indexed)
1	LDP (post-indexed)

### Morello load/store acquire/release capability via alternate base

These instructions are under [Morello encodings](#).

31	23	22	21	20	16	15	14	10	9	5	4	0			
0	1	0	0	0	0	1	0	0	L	0	Rs	0	Ct2	Rn	Ct

L	Rs	Ct2	Instruction Details
0	11111	11111	STLR (capability, alternate base)
1	11111	11111	LDAR (capability, alternate base)

### Morello load/store acquire/release


These instructions are under [Morello encodings](#).

31	23	22	21	20	16	15	14	10	9	5	4	0			
0	1	0	0	0	0	1	0	0	L	0	Rs	1	Ct2	Rn	Ct

L	Rs	Ct2	Instruction Details
0	11111	11111	STLR (capability, normal base)
1	11111	11111	LDAR (capability, normal base)

### Morello load/store acquire/release via alternate base


These instructions are under [Morello encodings](#).



L	Rs	op	Rt2	Instruction Details
0	11111	0	11111	<a href="#">STLRB</a>
0	11111	1	11111	<a href="#">STLR (integer)</a>
1	11111	0	11111	<a href="#">LDARB</a>
1	11111	1	11111	<a href="#">LDAR (integer)</a>

### Morello load/store pair


These instructions are under [Morello encodings](#).



L	Instruction Details
0	<a href="#">STP (unsigned offset)</a>
1	<a href="#">LDP (unsigned offset)</a>

### Morello load/store pair non-temporal


These instructions are under [Morello encodings](#).



L	Instruction Details
0	<a href="#">STNP</a>
1	<a href="#">LDNP</a>

### Morello load/store pair preindex


These instructions are under [Morello encodings](#).



L	Instruction Details
0	<a href="#">STP (pre-indexed)</a>
1	<a href="#">LDP (pre-indexed)</a>

### Morello load/store unsigned offset via alternate base


These instructions are under [Morello encodings](#).



L	op	Instruction Details
0	00	STR (unsigned offset, capability, alternate base)
0	01	STRB (unsigned offset)
0	10	STR (unsigned offset, integer) — word
0	11	STR (unsigned offset, integer) — doubleword
1	00	LDR (unsigned offset, capability, alternate base)
1	01	LDRB (unsigned offset)
1	10	LDR (unsigned offset, integer) — word
1	11	LDR (unsigned offset, integer) — doubleword

**Morello load/store register via alternate base**

These instructions are under [Morello encodings](#).



L	op	opc	Instruction Details
0	0	00	STRB (register offset)
0	0	01	LDRSB — doubleword
0	0	10	LDRSH — doubleword
0	0	11	STRH
0	1	00	STR (register offset, integer) — word
0	1	01	STR (register offset, integer) — doubleword
0	1	10	STR (register offset, SIMD&FP)
0	1	11	STR (register offset, SIMD&FP)
1	0	00	LDRB (register offset)
1	0	01	LDRSB — word
1	0	10	LDRSH — word
1	0	11	LDRH
1	1	00	LDR (register offset, integer) — word
1	1	01	LDR (register offset, integer) — doubleword



L	op	opc	Instruction Details
1	1	10	<a href="#">LDR (register offset, SIMD&amp;FP)</a>
1	1	11	<a href="#">LDR (register offset, SIMD&amp;FP)</a>

### Morello load/store unscaled immediate

These instructions are under [Morello encodings](#).

31		24	23	22	21	20		12	11	10	9		5	4	0					
1	0	1	0	0	0	1	0	opc			0	imm9			0	0	Rn		Ct	

opc	Instruction Details
00	<a href="#">STUR (capability, normal base)</a>
01	<a href="#">LDUR (capability, normal base)</a>

### Morello load/store immediate postindex

These instructions are under [Morello encodings](#).

31		24	23	22	21	20		12	11	10	9		5	4	0					
1	0	1	0	0	0	1	0	opc			0	imm9			0	1	Rn		Ct	

opc	Instruction Details
00	<a href="#">STR (post-indexed)</a>
01	<a href="#">LDR (post-indexed)</a>

### Morello load/store immediate translated

These instructions are under [Morello encodings](#).

31		24	23	22	21	20		12	11	10	9		5	4	0					
1	0	1	0	0	0	1	0	opc			0	imm9			1	0	Rn		Ct	

opc	Instruction Details
00	<a href="#">STTR</a>
01	<a href="#">LDTR</a>

### Morello load/store immediate preindex


These instructions are under [Morello encodings](#).

31		24	23	22	21	20		12	11	10	9		5	4	0					
1	0	1	0	0	0	1	0	opc			0	imm9			1	1	Rn		Ct	

opc	Instruction Details
00	<a href="#">STR (pre-indexed)</a>
01	<a href="#">LDR (pre-indexed)</a>

### Morello swap


These instructions are under [Morello encodings](#).



opc	Instruction Details
00	<a href="#">SWP</a>
01	<a href="#">SWPL</a>
10	<a href="#">SWPA</a>
11	<a href="#">SWPAL</a>

### Morello compare and swap


These instructions are under [Morello encodings](#).



opc	opc2	Instruction Details
10	xxxxx0	<a href="#">CAS</a>
10	xxxxx1	<a href="#">CASL</a>
11	xxxxx0	<a href="#">CASA</a>
11	xxxxx1	<a href="#">CASAL</a>

### Morello load/store register


These instructions are under [Morello encodings](#).



opc	Instruction Details
00	<a href="#">STR</a> (register offset, capability, normal base)
01	<a href="#">LDR</a> (register offset, capability, normal base)

### Morello load/store unsigned offset

These instructions are under [Morello encodings](#).



L	Instruction Details
0	<a href="#">STR</a> (unsigned offset, capability, normal base)

**L Instruction Details**

1	<a href="#">LDR (unsigned offset, capability, normal base)</a>
---	--

**Morello get/set system register**

These instructions are under [Morello encodings](#).

31	21	20	19	18	16	15	12	11	8	7	5	4	0				
1	1	0	0	0	0	1	0	1	0	0	L	o0	op1	CRn	CRm	op2	Ct

**L Instruction Details**

0	<a href="#">MSR</a>
1	<a href="#">MRS</a>

**Morello get field 1**

These instructions are under [Morello encodings](#).

31	16	15	13	12	10	9	5	4	0														
1	1	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	opc	1	0	0	Cn	Rd

**opc Instruction Details**

000	<a href="#">GCBASE</a>
001	<a href="#">GCLEN</a>
010	<a href="#">GCVALUE</a>
011	<a href="#">GCOFF</a>
100	<a href="#">GCTAG</a>
101	<a href="#">GCSEAL</a>
110	<a href="#">GCPERM</a>
111	<a href="#">GCTYPE</a>

**Morello get field 2**

These instructions are under [Morello encodings](#).

31	15	14	13	12	10	9	5	4	0														
1	1	0	0	0	0	1	0	1	1	0	0	0	0	0	0	1	0	opc	1	0	0	Cn	Rd

**opc Instruction Details**

00	<a href="#">GCLIM</a>
01	<a href="#">GCFLGS</a>
10	<a href="#">CFHI</a>

**Morello miscellaneous capability 0**

These instructions are under [Morello encodings](#).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
1	1	0	0	0	0	1	0	1	1	0	0	0	0	0	0	1	1	opc	1	0	0	Cn											

**opc Instruction Details**

00 [CLRTAG](#)

10 [CPY](#)

**Morello branch**

These instructions are under [Morello encodings](#).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	0	0	1	0	1	1	0	0	0	0	1	0	0	opc	1	0	0	Cn											

**opc Cn Instruction Details**

00 [BR \(indirect\)](#)

01 [BLR \(indirect\)](#)

10 [RET](#)

11 11111 [BX](#)

**Morello checks**

These instructions are under [Morello encodings](#).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	0	0	1	0	1	1	0	0	0	0	1	0	0	opc	1	0	0	Cn											

**opc Instruction Details**

00 [CHKSLD](#)

01 [CHKTGD](#)

**Morello branch sealed direct**

These instructions are under [Morello encodings](#).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	0	0	1	0	1	1	0	0	0	0	1	0	0	opc	1	0	0	Cn											

**opc Instruction Details**

00 [BRS \(capability\)](#)

01 [BLRS \(capability\)](#)

10 [RETS \(capability\)](#)

**Morello branch restricted**

These instructions are under [Morello encodings](#).

31	30	29												20	19	15	14	13	12	10	9		5	4	3	2	1	0
1	1	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	1	0	0	0	Cn		0	0	0	1	1

opc	Instruction Details
00	<a href="#">BRR</a>
01	<a href="#">BLRR</a>
10	<a href="#">RETR</a>

**Morello load pair and branch**

These instructions are under [Morello encodings](#).

31															15	14	13	12	10	9		5	4					0
1	1	0	0	0	0	1	0	1	1	0	0	0	1	0	0	0	opc	1	0	0		Cn						Ct

opc	Instruction Details
00	<a href="#">LDPBR</a>
01	<a href="#">LDPBLR</a>

**Morello load/store tags**

These instructions are under [Morello encodings](#).

31															15	14	13	12	10	9		5	4					0
1	1	0	0	0	0	1	0	1	1	0	0	0	1	0	0	1	opc	1	0	0		Cn						Ct

opc	Instruction Details
00	<a href="#">STCT</a>
01	<a href="#">LDCT</a>

**Morello convert to pointer**

These instructions are under [Morello encodings](#).

31															15	14	13	12	10	9		5	4					0
1	1	0	0	0	0	1	0	1	1	0	0	0	1	0	1	0	opc	1	0	0		Cn						Rd

opc	Instruction Details
00	<a href="#">CVTD (flag setting)</a>
01	<a href="#">CVTP (flag setting)</a>

**Morello convert to capability with implicit operand**

These instructions are under [Morello encodings](#).

31															15	14	13	12	10	9		5	4					0
1	1	0	0	0	0	1	0	1	1	0	0	0	1	0	1	1	opc	1	0	0		Rn						Cd

opc	Instruction Details
00	<a href="#">CVTD (not flag setting)</a>
01	<a href="#">CVTP (not flag setting)</a>
10	<a href="#">CVTDZ</a>
11	<a href="#">CVTPZ</a>

### Morello 1 src 1 dest

These instructions are under [Morello encodings](#).

31	15	14	13	12	10	9	5	4	0													
1	1	0	0	0	0	1	0	1	1	0	0	0	1	1	1	0	opc	1	0	0	Rn	Rd

opc	Instruction Details
00	<a href="#">RRLEN</a>
01	<a href="#">RRMASK</a>

### Morello branch sealed indirect

These instructions are under [Morello encodings](#).

31	30	29	20	19	13	12	10	9	5	4	3	2	1	0									
1	1	0	0	0	0	1	0	1	1	0	1	imm7		1	0	0	Cn	0	0	0	0	0	op

op	Instruction Details
0	<a href="#">BR (memory indirect)</a>
1	<a href="#">BLR (memory indirect)</a>

### Morello set field 1

These instructions are under [Morello encodings](#).

31	21	20	16	15	14	13	12	10	9	5	4	0									
1	1	0	0	0	0	1	0	1	1	0	Rm	0	0	0	0	opc	0	0	0	Cn	Cd

opc	Instruction Details
00	<a href="#">SCBNDS (register)</a>
01	<a href="#">SCBNDSE</a>
10	<a href="#">SCVALUE</a>
11	<a href="#">SCOFF</a>

### Morello miscellaneous capability 1

These instructions are under [Morello encodings](#).

31	21	20	16	15	14	13	12	10	9	5	4	0									
1	1	0	0	0	0	1	0	1	1	0	Cm	0	0	0	1	opc	0	0	1	Cn	Cd

opc	Instruction Details
00	BUILD
01	CPYTYPE
10	CSEAL
11	CPYVALUE

### Morello set field 2

These instructions are under [Morello encodings](#).

31	21	20	16	15	14	13	12	10	9	5	4	0							
1	1	0	0	0	0	1	0	1	1	0	Rm	1	0	op	0	0	0	Cn	Cd

op	Instruction Details
0	SCTAG
1	CLRPERM (register)

### Morello branch to sealed

These instructions are under [Morello encodings](#).

31	30	29	21	20	16	15	14	13	12	10	9	5	4	3	2	1	0					
1	1	0	0	0	0	1	0	1	1	0	Cm	1	opc	0	0	1	Cn	0	0	0	0	0

opc	Instruction Details
00	BRS (pair of capabilities)
01	BLRS (pair of capabilities)
10	RETS (pair of capabilities)

### Morello 2 src cap

These instructions are under [Morello encodings](#).

31	30	29	21	20	16	15	14	13	12	10	9	5	4	3	2	1	0					
1	1	0	0	0	0	1	0	1	1	0	Cm	1	opc	0	0	1	Cn	0	0	0	0	1

opc	Instruction Details
00	CHKSS
01	CHKEQ

### Morello miscellaneous capability 2


These instructions are under [Morello encodings](#).

31	21	20	16	15	14	13	10	9	5	4	0							
1	1	0	0	0	0	1	0	1	1	0	Cm	opc	0	0	1	0	Cn	Cd

opc	Instruction Details
00	<a href="#">SEAL (capability)</a>
01	<a href="#">UNSEAL</a>
10	<a href="#">CHKSSU</a>

### Morello alignment


These instructions are under [Morello encodings](#).



U	Instruction Details
0	<a href="#">ALIGND</a>
1	<a href="#">ALIGNU</a>

### Morello bitwise


These instructions are under [Morello encodings](#).



opc	Instruction Details
00	<a href="#">BICFLGS (register)</a>
01	<a href="#">ORRFLGS (register)</a>
10	<a href="#">EORFLGS (register)</a>
11	<a href="#">CTHI</a>

### Morello immediate bounds


These instructions are under [Morello encodings](#).



S	Instruction Details
0	<a href="#">SCBNDS (immediate) — Unscaled</a>
1	<a href="#">SCBNDS (immediate) — Scaled</a>

### Morello convert to capability

These instructions are under [Morello encodings](#).






**op Instruction Details**

0	CVT (not flag setting)
1	CVTZ

**Morello logical immediate**

These instructions are under [Morello encodings](#).




The following constraints also apply to this encoding: opc != 11 && opc != 11

**opc Instruction Details**

00	BICFLGS (immediate)
01	ORRFLGS (immediate)
10	EORFLGS (immediate)

**Morello load/store capability via alternate base**

These instructions are under [Morello encodings](#).




**L Instruction Details**

0	STR (register offset, capability, alternate base)
1	LDR (register offset, capability, alternate base)

**Morello load/store unscaled immediate via alternate base**

These instructions are under [Morello encodings](#).



**op1 V op2 Instruction Details**

00	0	00	STURB
00	0	01	LDURB
00	0	10	LDURSB — doubleword
00	0	11	LDURSB — word
00	1	00	STUR (SIMD&FP) — 8-bit
00	1	01	LDUR (SIMD&FP) — 8-bit
00	1	10	STUR (SIMD&FP) — 128-bit

op1	V	op2	Instruction Details
00	1	11	LDUR (SIMD&FP) — 128-bit
01	0	00	STURH
01	0	01	LDURH
01	0	10	LDURSH — doubleword
01	0	11	LDURSH — word
01	1	00	STUR (SIMD&FP) — 16-bit
01	1	01	LDUR (SIMD&FP) — 16-bit
10	0	00	STUR (integer) — word
10	0	01	LDUR (integer) — word
10	0	10	LDURSW
10	0	11	STUR (capability, alternate base)
10	1	00	STUR (SIMD&FP) — 32-bit
10	1	01	LDUR (SIMD&FP) — 32-bit
11	0	00	STUR (integer) — doubleword
11	0	01	LDUR (integer) — doubleword
11	0	11	LDUR (capability, alternate base)
11	1	00	STUR (SIMD&FP) — 64-bit
11	1	01	LDUR (SIMD&FP) — 64-bit

### Data Processing – Immediate

These instructions are under the [top-level](#).

31	29	28	26	25	23	22	0
		1	0	0	op0		

op0	Instruction details
00x	<a href="#">aarch64_adr</a>
010	<a href="#">Add/subtract (immediate)</a>
011	<a href="#">Add/subtract (immediate, with tags)</a>
100	<a href="#">Logical (immediate)</a>
101	<a href="#">Move wide (immediate)</a>
110	<a href="#">Bitfield</a>
111	<a href="#">Extract</a>

### aarch64\_adr

These instructions are under [Data Processing – Immediate](#).

31	30	29	28	24	23	22						5	4	0	
op	immLo		1	0	0	0	0	P	immhi					Rd	

op	P	Instruction Details
0		ADR
1		ADRP
1	0	ADRP
1	1	ADRP

### Add/subtract (immediate)

These instructions are under [Data Processing – Immediate](#).

31	30	29	28	23	22	21						10	9	5	4	0	
sf	op	S	1	0	0	0	1	0	sh	imm12					Rn		Rd

sf	op	S	Instruction Details
0	0	0	ADD (immediate) — 32-bit
0	0	1	ADDS (immediate) — 32-bit
0	1	0	SUB (immediate) — 32-bit
0	1	1	SUBS (immediate) — 32-bit
1	0	0	ADD (immediate) — 64-bit
1	0	1	ADDS (immediate) — 64-bit
1	1	0	SUB (immediate) — 64-bit
1	1	1	SUBS (immediate) — 64-bit

### Add/subtract (immediate, with tags)

These instructions are under [Data Processing – Immediate](#).

31	30	29	28	23	22	21	16	15	14	13	10	9	5	4	0	
sf	op	S	1	0	0	0	1	1	o2	uimm6		op3	uimm4		Rn	Rd

sf	S	o2	Instruction Details
		1	UNALLOCATED
0		0	UNALLOCATED
1	1	0	UNALLOCATED

### Logical (immediate)


These instructions are under [Data Processing – Immediate](#).

31	30	29	28	23	22	21	16	15	10	9	5	4	0	
sf	opc	1	0	0	1	0	0	N	immr		imms		Rn	Rd

sf	opc	N	Instruction Details
0		1	UNALLOCATED
0	00	0	AND (immediate) — 32-bit
0	01	0	ORR (immediate) — 32-bit
0	10	0	EOR (immediate) — 32-bit
0	11	0	ANDS (immediate) — 32-bit
1	00		AND (immediate) — 64-bit
1	01		ORR (immediate) — 64-bit
1	10		EOR (immediate) — 64-bit
1	11		ANDS (immediate) — 64-bit

### Move wide (immediate)


These instructions are under [Data Processing – Immediate](#).



sf	opc	hw	Instruction Details
	01		UNALLOCATED
0		1x	UNALLOCATED
0	00	0x	MOVN — 32-bit
0	10	0x	MOVZ — 32-bit
0	11	0x	MOVK — 32-bit
1	00		MOVN — 64-bit
1	10		MOVZ — 64-bit
1	11		MOVK — 64-bit

### Bitfield

These instructions are under [Data Processing – Immediate](#).



sf	opc	N	Instruction Details
	11		UNALLOCATED
0		1	UNALLOCATED
0	00	0	SBFM — 32-bit
0	01	0	BFM — 32-bit
0	10	0	UBFM — 32-bit
1		0	UNALLOCATED

sf	opc	N	Instruction Details
1	00	1	<a href="#">SBFM — 64-bit</a>
1	01	1	<a href="#">BFM — 64-bit</a>
1	10	1	<a href="#">UBFM — 64-bit</a>

### Extract

These instructions are under [Data Processing – Immediate](#).

31	30	29	28	23	22	21	20	16	15	10	9	5	4	0				
sf	op21		1	0	0	1	1	1	N	o0	Rm			imms		Rn		Rd

sf	op21	N	o0	imms	Instruction Details
	x1				UNALLOCATED
	00		1		UNALLOCATED
	1x				UNALLOCATED
	0			1xxxxx	UNALLOCATED
	0		1		UNALLOCATED
	0	00	0	0	0xxxxx <a href="#">EXTR — 32-bit</a>
	1		0		UNALLOCATED
	1	00	1	0	<a href="#">EXTR — 64-bit</a>

### Branches, Exception Generating and System instructions

These instructions are under the [top-level](#).

31	29	28	26	25	12	11	5	4	0
op0		1	0	1	op1			op2	

op0	op1	op2	Instruction details
010	0xxxxxxxxxxxxx		<a href="#">Conditional branch (immediate)</a>
010	1xxxxxxxxxxxxx		UNALLOCATED
110	00xxxxxxxxxxxxx		<a href="#">Exception generation</a>
110	01000000x000x		UNALLOCATED
110	01000000x001x		UNALLOCATED
110	0100000010000x		UNALLOCATED
110	0100000010001x		UNALLOCATED
110	01000000110000		UNALLOCATED
110	01000000110010	11111	<a href="#">Hints</a>
110	01000000110010	!= 11111	UNALLOCATED
110	01000000110011		<a href="#">Barriers</a>
110	01000001xx000x		UNALLOCATED

op0	op1	op2	Instruction details
110	01000001xx001x		UNALLOCATED
110	0100000xxx0100		<a href="#">PSTATE</a>
110	0100000xxx0101		UNALLOCATED
110	0100000xxx011x		UNALLOCATED
110	0100000xxx1xxx		UNALLOCATED
110	0100x01xxxxxxxx		<a href="#">System instructions</a>
110	0100x1xxxxxxxx		<a href="#">System register move</a>
110	0101xxxxxxxxxxx		UNALLOCATED
110	011xxxxxxxxxxx		UNALLOCATED
110	1xxxxxxxxxxx		<a href="#">Unconditional branch (register)</a>
x00			<a href="#">Unconditional branch (immediate)</a>
x01	0xxxxxxxxxxx		<a href="#">Compare and branch (immediate)</a>
x01	1xxxxxxxxxxx		<a href="#">Test and branch (immediate)</a>
x11			UNALLOCATED

### Conditional branch (immediate)


These instructions are under [Branches](#), [Exception Generating](#) and [System instructions](#).



o1	o0	Instruction Details
0	0	<a href="#">B.cond</a>
0	1	UNALLOCATED
1		UNALLOCATED

### Exception generation

These instructions are under [Branches](#), [Exception Generating](#) and [System instructions](#).




opc	op2	LL	Instruction Details
	001		UNALLOCATED
	01x		UNALLOCATED
	1xx		UNALLOCATED
000	000	00	UNALLOCATED
000	000	01	<a href="#">SVC</a>
000	000	10	<a href="#">HVC</a>

opc	op2	LL	Instruction Details
000	000	11	<a href="#">SMC</a>
001	000	x1	UNALLOCATED
001	000	00	<a href="#">BRK</a>
001	000	1x	UNALLOCATED
010	000	x1	UNALLOCATED
010	000	00	<a href="#">HLT</a>
010	000	1x	UNALLOCATED
011	000	01	UNALLOCATED
011	000	1x	UNALLOCATED
100	000		UNALLOCATED
101	000	00	UNALLOCATED
101	000	01	<a href="#">DCPS1</a>
101	000	10	<a href="#">DCPS2</a>
101	000	11	<a href="#">DCPS3</a>
110	000		UNALLOCATED
111	000		UNALLOCATED

### Hints


These instructions are under [Branches, Exception Generating and System instructions](#).



CRm	op2	Instruction Details	Architecture Version
		<a href="#">HINT</a>	-
0000	000	<a href="#">NOP</a>	-
0000	001	<a href="#">YIELD</a>	-
0000	010	<a href="#">WFE</a>	-
0000	011	<a href="#">WFI</a>	-
0000	100	<a href="#">SEV</a>	-
0000	101	<a href="#">SEVL</a>	-
0010	000	<a href="#">ESB</a>	FEAT_RAS
0010	001	<a href="#">PSB CSYNC</a>	FEAT_SPE
0010	100	<a href="#">CSDB</a>	-

### Barriers


These instructions are under [Branches, Exception Generating and System instructions](#).



CRm	op2	Rt	Instruction Details
	000		UNALLOCATED
	001	!= 11111	UNALLOCATED
	010	11111	CLREX
	101	11111	DMB
	110	11111	ISB
	111	!= 11111	UNALLOCATED
	111	11111	SB
!= 0x00	100	11111	DSB
0000	100	11111	SSBB
0001	011		UNALLOCATED
001x	011		UNALLOCATED
01xx	011		UNALLOCATED
0100	100	11111	PSSBB
1xxx	011		UNALLOCATED

**PSTATE**


These instructions are under [Branches, Exception Generating and System instructions](#).



Rt	Instruction Details
!= 11111	UNALLOCATED
11111	MSR (immediate)

**System instructions**

These instructions are under [Branches, Exception Generating and System instructions](#).



L	Instruction Details
0	SYS
1	SYSL

**System register move**

These instructions are under [Branches, Exception Generating and System instructions](#).



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	0	1	0	0	L	1	o0	op1							CRn				CRm			op2				Rt

**L Instruction Details**

0 [MSR \(register\)](#)

1 [MRS](#)

**Unconditional branch (register)**

These instructions are under [Branches, Exception Generating and System instructions](#).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	1				opc			op2														Rn				op4

opc	op2	op3	Rn	op4	Instruction Details
	!= 11111				UNALLOCATED
0000	11111	000000		!= 00000	UNALLOCATED
0000	11111	000000		00000	<a href="#">BR</a>
0000	11111	000001			UNALLOCATED
0000	11111	000010		!= 11111	UNALLOCATED
0000	11111	000011		!= 11111	UNALLOCATED
0000	11111	0001xx			UNALLOCATED
0000	11111	001xxx			UNALLOCATED
0000	11111	01xxxx			UNALLOCATED
0000	11111	1xxxxx			UNALLOCATED
0001	11111	000000		!= 00000	UNALLOCATED
0001	11111	000000		00000	<a href="#">BLR</a>
0001	11111	000001			UNALLOCATED
0001	11111	000010		!= 11111	UNALLOCATED
0001	11111	000011		!= 11111	UNALLOCATED
0001	11111	0001xx			UNALLOCATED
0001	11111	001xxx			UNALLOCATED
0001	11111	01xxxx			UNALLOCATED
0001	11111	1xxxxx			UNALLOCATED
0010	11111	000000		!= 00000	UNALLOCATED
0010	11111	000000		00000	<a href="#">RET</a>
0010	11111	000001			UNALLOCATED
0010	11111	000010	!= 11111	!= 11111	UNALLOCATED
0010	11111	000011	!= 11111	!= 11111	UNALLOCATED
0010	11111	0001xx			UNALLOCATED

opc	op2	op3	Rn	op4	Instruction Details
0010	11111	001xxx			UNALLOCATED
0010	11111	01xxxx			UNALLOCATED
0010	11111	1xxxxx			UNALLOCATED
0011	11111				UNALLOCATED
0100	11111	000000	!= 11111	!= 00000	UNALLOCATED
0100	11111	000000	!= 11111	00000	UNALLOCATED
0100	11111	000000	11111	!= 00000	UNALLOCATED
0100	11111	000000	11111	00000	ERET
0100	11111	000001			UNALLOCATED
0100	11111	000010	!= 11111	!= 11111	UNALLOCATED
0100	11111	000010	!= 11111	11111	UNALLOCATED
0100	11111	000010	11111	!= 11111	UNALLOCATED
0100	11111	000011	!= 11111	!= 11111	UNALLOCATED
0100	11111	000011	!= 11111	11111	UNALLOCATED
0100	11111	000011	11111	!= 11111	UNALLOCATED
0100	11111	0001xx			UNALLOCATED
0100	11111	001xxx			UNALLOCATED
0100	11111	01xxxx			UNALLOCATED
0100	11111	1xxxxx			UNALLOCATED
0101	11111	!= 000000			UNALLOCATED
0101	11111	000000	!= 11111	!= 00000	UNALLOCATED
0101	11111	000000	!= 11111	00000	UNALLOCATED
0101	11111	000000	11111	!= 00000	UNALLOCATED
0101	11111	000000	11111	00000	DRPS
011x	11111				UNALLOCATED
1000	11111	00000x			UNALLOCATED
1000	11111	0001xx			UNALLOCATED
1000	11111	001xxx			UNALLOCATED
1000	11111	01xxxx			UNALLOCATED
1000	11111	1xxxxx			UNALLOCATED
1001	11111	00000x			UNALLOCATED
1001	11111	0001xx			UNALLOCATED
1001	11111	001xxx			UNALLOCATED
1001	11111	01xxxx			UNALLOCATED

opc	op2	op3	Rn	op4	Instruction Details
1001	11111	1xxxxx			UNALLOCATED
101x	11111				UNALLOCATED
11xx	11111				UNALLOCATED

### Unconditional branch (immediate)

These instructions are under [Branches, Exception Generating and System instructions](#).

31	30	26	25	0				
op	0	0	1	0	1	imm26		

op	Instruction Details
0	<a href="#">B</a>
1	<a href="#">BL</a>

### Compare and branch (immediate)

These instructions are under [Branches, Exception Generating and System instructions](#).

31	30	25	24	23	5	4	0			
sf	0	1	1	0	1	0	op	imm19		Rt

sf	op	Instruction Details
0	0	<a href="#">CBZ — 32-bit</a>
0	1	<a href="#">CBNZ — 32-bit</a>
1	0	<a href="#">CBZ — 64-bit</a>
1	1	<a href="#">CBNZ — 64-bit</a>

### Test and branch (immediate)

These instructions are under [Branches, Exception Generating and System instructions](#).

31	30	25	24	23	19	18	5	4	0		
b5	0	1	1	0	1	1	op	b40	imm14		Rt

op	Instruction Details
0	<a href="#">TBZ</a>
1	<a href="#">TBNZ</a>

### Loads and Stores

These instructions are under the [top-level](#).

31	28	27	26	25	24	23	22	21	16	15	12	11	10	9	0
op0		1	op1	0	op2		op3			op4					

op0	op1	op2	op3	op4	Instruction details
0x00	1	00	000000		Advanced SIMD load/store multiple structures
0x00	1	01	0xxxxx		Advanced SIMD load/store multiple structures (post-indexed)
0x00	1	0x	1xxxxx		UNALLOCATED
0x00	1	10	x00000		Advanced SIMD load/store single structure
0x00	1	11			Advanced SIMD load/store single structure (post-indexed)
0x00	1	x0	x1xxxx		UNALLOCATED
0x00	1	x0	xx1xxx		UNALLOCATED
0x00	1	x0	xxx1xx		UNALLOCATED
0x00	1	x0	xxxx1x		UNALLOCATED
0x00	1	x0	xxxxx1		UNALLOCATED
0x01	0	1x	1xxxxx		UNALLOCATED
1001	0	1x	1xxxxx		UNALLOCATED
1x00	1				UNALLOCATED
xx00	0	0x			Load/store exclusive
xx00	0	1x			UNALLOCATED
xx01	0	1x	0xxxxx	00	UNALLOCATED
xx01	1	1x	0xxxxx	00	UNALLOCATED
xx01		0x			Load register (literal)
xx10		00			Load/store no-allocate pair (offset)
xx10		01			Load/store register pair (post-indexed)
xx10		10			Load/store register pair (offset)
xx10		11			Load/store register pair (pre-indexed)
xx11		0x	0xxxxx	00	Load/store register (unscaled immediate)
xx11		0x	0xxxxx	01	Load/store register (immediate post-indexed)
xx11		0x	0xxxxx	10	Load/store register (unprivileged)
xx11		0x	0xxxxx	11	Load/store register (immediate pre-indexed)
xx11		0x	1xxxxx	00	Atomic memory operations
xx11		0x	1xxxxx	10	Load/store register (register offset)
xx11		0x	1xxxxx	x1	Load/store register (pac)

op0	op1	op2	op3	op4	Instruction details
xx11		1x			Load/store register (unsigned immediate)

### Advanced SIMD load/store multiple structures

These instructions are under [Loads and Stores](#).

31	30	29	23	22	21	16	15	12	11	10	9	5	4	0
0	Q	0 0 1 1 0 0 0	L	0 0 0 0 0 0	0 0	opcode	size	Rn	Rt					

L	opcode	Instruction Details
0	0000	ST4 (multiple structures)
0	0001	UNALLOCATED
0	0010	ST1 (multiple structures) — four registers
0	0011	UNALLOCATED
0	0100	ST3 (multiple structures)
0	0101	UNALLOCATED
0	0110	ST1 (multiple structures) — three registers
0	0111	ST1 (multiple structures) — one register
0	1000	ST2 (multiple structures)
0	1001	UNALLOCATED
0	1010	ST1 (multiple structures) — two registers
0	1011	UNALLOCATED
0	11xx	UNALLOCATED
1	0000	LD4 (multiple structures)
1	0001	UNALLOCATED
1	0010	LD1 (multiple structures) — four registers
1	0011	UNALLOCATED
1	0100	LD3 (multiple structures)
1	0101	UNALLOCATED
1	0110	LD1 (multiple structures) — three registers
1	0111	LD1 (multiple structures) — one register
1	1000	LD2 (multiple structures)
1	1001	UNALLOCATED

L	opcode	Instruction Details
1	1010	<a href="#">LD1 (multiple structures)</a> — two registers
1	1011	UNALLOCATED
1	11xx	UNALLOCATED

### Advanced SIMD load/store multiple structures (post-indexed)

These instructions are under [Loads and Stores](#).

31	30	29	23	22	21	20	16	15	12	11	10	9	5	4	0
0	Q	0	0	1	1	0	0	1	L	0	Rm	opcode	size	Rn	Rt

L	Rm	opcode	Instruction Details
0		0001	UNALLOCATED
0		0011	UNALLOCATED
0		0101	UNALLOCATED
0		1001	UNALLOCATED
0		1011	UNALLOCATED
0		11xx	UNALLOCATED
0	!= 11111	0000	<a href="#">ST4 (multiple structures)</a> — register offset
0	!= 11111	0010	<a href="#">ST1 (multiple structures)</a> — four registers, register offset
0	!= 11111	0100	<a href="#">ST3 (multiple structures)</a> — register offset
0	!= 11111	0110	<a href="#">ST1 (multiple structures)</a> — three registers, register offset
0	!= 11111	0111	<a href="#">ST1 (multiple structures)</a> — one register, register offset
0	!= 11111	1000	<a href="#">ST2 (multiple structures)</a> — register offset
0	!= 11111	1010	<a href="#">ST1 (multiple structures)</a> — two registers, register offset
0	11111	0000	<a href="#">ST4 (multiple structures)</a> — immediate offset
0	11111	0010	<a href="#">ST1 (multiple structures)</a> — four registers, immediate offset
0	11111	0100	<a href="#">ST3 (multiple structures)</a> — immediate offset
0	11111	0110	<a href="#">ST1 (multiple structures)</a> — three registers, immediate offset
0	11111	0111	<a href="#">ST1 (multiple structures)</a> — one register, immediate offset

L	Rm	opcode	Instruction Details
0	11111	1000	ST2 (multiple structures) — immediate offset
0	11111	1010	ST1 (multiple structures) — two registers, immediate offset
1		0001	UNALLOCATED
1		0011	UNALLOCATED
1		0101	UNALLOCATED
1		1001	UNALLOCATED
1		1011	UNALLOCATED
1		11xx	UNALLOCATED
1	!= 11111	0000	LD4 (multiple structures) — register offset
1	!= 11111	0010	LD1 (multiple structures) — four registers, register offset
1	!= 11111	0100	LD3 (multiple structures) — register offset
1	!= 11111	0110	LD1 (multiple structures) — three registers, register offset
1	!= 11111	0111	LD1 (multiple structures) — one register, register offset
1	!= 11111	1000	LD2 (multiple structures) — register offset
1	!= 11111	1010	LD1 (multiple structures) — two registers, register offset
1	11111	0000	LD4 (multiple structures) — immediate offset
1	11111	0010	LD1 (multiple structures) — four registers, immediate offset
1	11111	0100	LD3 (multiple structures) — immediate offset
1	11111	0110	LD1 (multiple structures) — three registers, immediate offset
1	11111	0111	LD1 (multiple structures) — one register, immediate offset
1	11111	1000	LD2 (multiple structures) — immediate offset
1	11111	1010	LD1 (multiple structures) — two registers, immediate offset

#### Advanced SIMD load/store single structure

These instructions are under [Loads and Stores](#).

Chapter 4. Instruction definitions  
4.5. Index by encoding

31	30	29						23	22	21	20				16	15		13	12		11	10	9		5	4		0
0	Q	0	0	1	1	0	1	0	L	R	0	0	0	0	0	opcode	S	size		Rn								Rt

L	R	opcode	S	size	Instruction Details
0		11x			UNALLOCATED
0	0	000			ST1 (single structure) — 8-bit
0	0	001			ST3 (single structure) — 8-bit
0	0	010		x0	ST1 (single structure) — 16-bit
0	0	010		x1	UNALLOCATED
0	0	011		x0	ST3 (single structure) — 16-bit
0	0	011		x1	UNALLOCATED
0	0	100		00	ST1 (single structure) — 32-bit
0	0	100		1x	UNALLOCATED
0	0	100	0	01	ST1 (single structure) — 64-bit
0	0	100	1	01	UNALLOCATED
0	0	101		00	ST3 (single structure) — 32-bit
0	0	101		10	UNALLOCATED
0	0	101	0	01	ST3 (single structure) — 64-bit
0	0	101	0	11	UNALLOCATED
0	0	101	1	x1	UNALLOCATED
0	1	000			ST2 (single structure) — 8-bit
0	1	001			ST4 (single structure) — 8-bit
0	1	010		x0	ST2 (single structure) — 16-bit
0	1	010		x1	UNALLOCATED
0	1	011		x0	ST4 (single structure) — 16-bit
0	1	011		x1	UNALLOCATED
0	1	100		00	ST2 (single structure) — 32-bit
0	1	100		10	UNALLOCATED
0	1	100	0	01	ST2 (single structure) — 64-bit
0	1	100	0	11	UNALLOCATED
0	1	100	1	x1	UNALLOCATED
0	1	101		00	ST4 (single structure) — 32-bit
0	1	101		10	UNALLOCATED
0	1	101	0	01	ST4 (single structure) — 64-bit
0	1	101	0	11	UNALLOCATED
0	1	101	1	x1	UNALLOCATED
1	0	000			LD1 (single structure) — 8-bit



L	R	opcode	S	size	Instruction Details
1	0	001			LD3 (single structure) — 8-bit
1	0	010		x0	LD1 (single structure) — 16-bit
1	0	010		x1	UNALLOCATED
1	0	011		x0	LD3 (single structure) — 16-bit
1	0	011		x1	UNALLOCATED
1	0	100		00	LD1 (single structure) — 32-bit
1	0	100		1x	UNALLOCATED
1	0	100	0	01	LD1 (single structure) — 64-bit
1	0	100	1	01	UNALLOCATED
1	0	101		00	LD3 (single structure) — 32-bit
1	0	101		10	UNALLOCATED
1	0	101	0	01	LD3 (single structure) — 64-bit
1	0	101	0	11	UNALLOCATED
1	0	101	1	x1	UNALLOCATED
1	0	110	0		LD1R
1	0	110	1		UNALLOCATED
1	0	111	0		LD3R
1	0	111	1		UNALLOCATED
1	1	000			LD2 (single structure) — 8-bit
1	1	001			LD4 (single structure) — 8-bit
1	1	010		x0	LD2 (single structure) — 16-bit
1	1	010		x1	UNALLOCATED
1	1	011		x0	LD4 (single structure) — 16-bit
1	1	011		x1	UNALLOCATED
1	1	100		00	LD2 (single structure) — 32-bit
1	1	100		10	UNALLOCATED
1	1	100	0	01	LD2 (single structure) — 64-bit
1	1	100	0	11	UNALLOCATED
1	1	100	1	x1	UNALLOCATED
1	1	101		00	LD4 (single structure) — 32-bit
1	1	101		10	UNALLOCATED
1	1	101	0	01	LD4 (single structure) — 64-bit
1	1	101	0	11	UNALLOCATED
1	1	101	1	x1	UNALLOCATED

L	R	opcode	S	size	Instruction Details
1	1	110	0		LD2R
1	1	110	1		UNALLOCATED
1	1	111	0		LD4R
1	1	111	1		UNALLOCATED

#### Advanced SIMD load/store single structure (post-indexed)

These instructions are under [Loads and Stores](#).

31	30	29	23	22	21	20	16	15	13	12	11	10	9	5	4	0
0	Q	0	0	1	1	0	1	1	L	R	Rm	opcode	S	size	Rn	Rt

L	R	Rm	opcode	S	size	Instruction Details
0			11x			UNALLOCATED
0	0		010		x1	UNALLOCATED
0	0		011		x1	UNALLOCATED
0	0		100		1x	UNALLOCATED
0	0		100	1	01	UNALLOCATED
0	0		101		10	UNALLOCATED
0	0		101	0	11	UNALLOCATED
0	0		101	1	x1	UNALLOCATED
0	0	!= 11111	000			ST1 (single structure) — 8-bit, register offset
0	0	!= 11111	001			ST3 (single structure) — 8-bit, register offset
0	0	!= 11111	010		x0	ST1 (single structure) — 16-bit, register offset
0	0	!= 11111	011		x0	ST3 (single structure) — 16-bit, register offset
0	0	!= 11111	100		00	ST1 (single structure) — 32-bit, register offset
0	0	!= 11111	100	0	01	ST1 (single structure) — 64-bit, register offset
0	0	!= 11111	101		00	ST3 (single structure) — 32-bit, register offset
0	0	!= 11111	101	0	01	ST3 (single structure) — 64-bit, register offset
0	0	11111	000			ST1 (single structure) — 8-bit, immediate offset
0	0	11111	001			ST3 (single structure) — 8-bit, immediate offset

L	R	Rm	opcode	S	size	Instruction Details
0	0	11111	010		x0	ST1 (single structure) — 16-bit, immediate offset
0	0	11111	011		x0	ST3 (single structure) — 16-bit, immediate offset
0	0	11111	100		00	ST1 (single structure) — 32-bit, immediate offset
0	0	11111	100	0	01	ST1 (single structure) — 64-bit, immediate offset
0	0	11111	101		00	ST3 (single structure) — 32-bit, immediate offset
0	0	11111	101	0	01	ST3 (single structure) — 64-bit, immediate offset
0	1		010		x1	UNALLOCATED
0	1		011		x1	UNALLOCATED
0	1		100		10	UNALLOCATED
0	1		100	0	11	UNALLOCATED
0	1		100	1	x1	UNALLOCATED
0	1		101		10	UNALLOCATED
0	1		101	0	11	UNALLOCATED
0	1		101	1	x1	UNALLOCATED
0	1	!= 11111	000			ST2 (single structure) — 8-bit, register offset
0	1	!= 11111	001			ST4 (single structure) — 8-bit, register offset
0	1	!= 11111	010		x0	ST2 (single structure) — 16-bit, register offset
0	1	!= 11111	011		x0	ST4 (single structure) — 16-bit, register offset
0	1	!= 11111	100		00	ST2 (single structure) — 32-bit, register offset
0	1	!= 11111	100	0	01	ST2 (single structure) — 64-bit, register offset
0	1	!= 11111	101		00	ST4 (single structure) — 32-bit, register offset
0	1	!= 11111	101	0	01	ST4 (single structure) — 64-bit, register offset
0	1	11111	000			ST2 (single structure) — 8-bit, immediate offset
0	1	11111	001			ST4 (single structure) — 8-bit, immediate offset
0	1	11111	010		x0	ST2 (single structure) — 16-bit, immediate offset

L	R	Rm	opcode	S	size	Instruction Details
0	1	11111	011		x0	ST4 (single structure) — 16-bit, immediate offset
0	1	11111	100		00	ST2 (single structure) — 32-bit, immediate offset
0	1	11111	100	0	01	ST2 (single structure) — 64-bit, immediate offset
0	1	11111	101		00	ST4 (single structure) — 32-bit, immediate offset
0	1	11111	101	0	01	ST4 (single structure) — 64-bit, immediate offset
1	0		010		x1	UNALLOCATED
1	0		011		x1	UNALLOCATED
1	0		100		1x	UNALLOCATED
1	0		100	1	01	UNALLOCATED
1	0		101		10	UNALLOCATED
1	0		101	0	11	UNALLOCATED
1	0		101	1	x1	UNALLOCATED
1	0		110	1		UNALLOCATED
1	0		111	1		UNALLOCATED
1	0	!= 11111	000			LD1 (single structure) — 8-bit, register offset
1	0	!= 11111	001			LD3 (single structure) — 8-bit, register offset
1	0	!= 11111	010		x0	LD1 (single structure) — 16-bit, register offset
1	0	!= 11111	011		x0	LD3 (single structure) — 16-bit, register offset
1	0	!= 11111	100		00	LD1 (single structure) — 32-bit, register offset
1	0	!= 11111	100	0	01	LD1 (single structure) — 64-bit, register offset
1	0	!= 11111	101		00	LD3 (single structure) — 32-bit, register offset
1	0	!= 11111	101	0	01	LD3 (single structure) — 64-bit, register offset
1	0	!= 11111	110	0		LD1R — register offset
1	0	!= 11111	111	0		LD3R — register offset
1	0	11111	000			LD1 (single structure) — 8-bit, immediate offset
1	0	11111	001			LD3 (single structure) — 8-bit, immediate offset

L	R	Rm	opcode	S	size	Instruction Details
1	0	11111	010		x0	LD1 (single structure) — 16-bit, immediate offset
1	0	11111	011		x0	LD3 (single structure) — 16-bit, immediate offset
1	0	11111	100		00	LD1 (single structure) — 32-bit, immediate offset
1	0	11111	100	0	01	LD1 (single structure) — 64-bit, immediate offset
1	0	11111	101		00	LD3 (single structure) — 32-bit, immediate offset
1	0	11111	101	0	01	LD3 (single structure) — 64-bit, immediate offset
1	0	11111	110	0		LD1R — immediate offset
1	0	11111	111	0		LD3R — immediate offset
1	1		010		x1	UNALLOCATED
1	1		011		x1	UNALLOCATED
1	1		100		10	UNALLOCATED
1	1		100	0	11	UNALLOCATED
1	1		100	1	x1	UNALLOCATED
1	1		101		10	UNALLOCATED
1	1		101	0	11	UNALLOCATED
1	1		101	1	x1	UNALLOCATED
1	1		110	1		UNALLOCATED
1	1		111	1		UNALLOCATED
1	1	!= 11111	000			LD2 (single structure) — 8-bit, register offset
1	1	!= 11111	001			LD4 (single structure) — 8-bit, register offset
1	1	!= 11111	010		x0	LD2 (single structure) — 16-bit, register offset
1	1	!= 11111	011		x0	LD4 (single structure) — 16-bit, register offset
1	1	!= 11111	100		00	LD2 (single structure) — 32-bit, register offset
1	1	!= 11111	100	0	01	LD2 (single structure) — 64-bit, register offset
1	1	!= 11111	101		00	LD4 (single structure) — 32-bit, register offset
1	1	!= 11111	101	0	01	LD4 (single structure) — 64-bit, register offset

L	R	Rm	opcode	S	size	Instruction Details
1	1	!= 11111	110	0		LD2R — register offset
1	1	!= 11111	111	0		LD4R — register offset
1	1	11111	000			LD2 (single structure) — 8-bit, immediate offset
1	1	11111	001			LD4 (single structure) — 8-bit, immediate offset
1	1	11111	010		x0	LD2 (single structure) — 16-bit, immediate offset
1	1	11111	011		x0	LD4 (single structure) — 16-bit, immediate offset
1	1	11111	100		00	LD2 (single structure) — 32-bit, immediate offset
1	1	11111	100	0	01	LD2 (single structure) — 64-bit, immediate offset
1	1	11111	101		00	LD4 (single structure) — 32-bit, immediate offset
1	1	11111	101	0	01	LD4 (single structure) — 64-bit, immediate offset
1	1	11111	110	0		LD2R — immediate offset
1	1	11111	111	0		LD4R — immediate offset

### Load/store exclusive

These instructions are under [Loads and Stores](#).

31	30	29	24	23	22	21	20	16	15	14	10	9	5	4	0
size	0	0	1	0	0	0	0	Rs	o0	Rt2	Rn	Rt			

size	o2	L	o1	o0	Rt2	Instruction Details	Architecture Version
	1		1		!= 11111	UNALLOCATED	-
0x	0		1		!= 11111	UNALLOCATED	-
00	0	0	0	0		STXRB	-
00	0	0	0	1		STLXRB	-
00	0	0	1	0	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASP	FEAT_LSE
00	0	0	1	1	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASPL	FEAT_LSE
00	0	1	0	0		LDXRB	-
00	0	1	0	1		LDAXRB	-
00	0	1	1	0	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASPA	FEAT_LSE
00	0	1	1	1	11111	CASP, CASPA, CASPAL, CASPL — 32-bit CASPAL	FEAT_LSE

size	o2	L	o1	o0	Rt2	Instruction Details	Architecture Version
00	1	0	0	0		STLLRB	FEAT_LOR
00	1	0	0	1		STLRB	-
00	1	0	1	0	11111	CASB, CASAB, CASALB, CASLB — CASB	FEAT_LSE
00	1	0	1	1	11111	CASB, CASAB, CASALB, CASLB — CASLB	FEAT_LSE
00	1	1	0	0		LDLARB	FEAT_LOR
00	1	1	0	1		LDARB	-
00	1	1	1	0	11111	CASB, CASAB, CASALB, CASLB — CASAB	FEAT_LSE
00	1	1	1	1	11111	CASB, CASAB, CASALB, CASLB — CASALB	FEAT_LSE
01	0	0	0	0		STXRH	-
01	0	0	0	1		STLXRH	-
01	0	0	1	0	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASP	FEAT_LSE
01	0	0	1	1	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASPL	FEAT_LSE
01	0	1	0	0		LDXRH	-
01	0	1	0	1		LDAXRH	-
01	0	1	1	0	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASPA	FEAT_LSE
01	0	1	1	1	11111	CASP, CASPA, CASPAL, CASPL — 64-bit CASPAL	FEAT_LSE
01	1	0	0	0		STLLRH	FEAT_LOR
01	1	0	0	1		STLRH	-
01	1	0	1	0	11111	CASH, CASAH, CASALH, CASLH — CASH	FEAT_LSE
01	1	0	1	1	11111	CASH, CASAH, CASALH, CASLH — CASLH	FEAT_LSE
01	1	1	0	0		LDLARH	FEAT_LOR
01	1	1	0	1		LDARH	-
01	1	1	1	0	11111	CASH, CASAH, CASALH, CASLH — CASAH	FEAT_LSE
01	1	1	1	1	11111	CASH, CASAH, CASALH, CASLH — CASALH	FEAT_LSE
10	0	0	0	0		STXR — 32-bit	-
10	0	0	0	1		STLXR — 32-bit	-
10	0	0	1	0		STXP — 32-bit	-
10	0	0	1	1		STLXP — 32-bit	-

size	o2	L	o1	o0	Rt2	Instruction Details	Architecture Version
10	0	1	0	0		LDXR — 32-bit	-
10	0	1	0	1		LDAXR — 32-bit	-
10	0	1	1	0		LDXP — 32-bit	-
10	0	1	1	1		LDAXP — 32-bit	-
10	1	0	0	0		STLLR — 32-bit	FEAT_LOR
10	1	0	0	1		STLR — 32-bit	-
10	1	0	1	0	11111	CAS, CASA, CASAL, CASL — 32-bit CAS	FEAT_LSE
10	1	0	1	1	11111	CAS, CASA, CASAL, CASL — 32-bit CASL	FEAT_LSE
10	1	1	0	0		LDLAR — 32-bit	FEAT_LOR
10	1	1	0	1		LDAR — 32-bit	-
10	1	1	1	0	11111	CAS, CASA, CASAL, CASL — 32-bit CASA	FEAT_LSE
10	1	1	1	1	11111	CAS, CASA, CASAL, CASL — 32-bit CASAL	FEAT_LSE
11	0	0	0	0		STXR — 64-bit	-
11	0	0	0	1		STLXR — 64-bit	-
11	0	0	1	0		STXP — 64-bit	-
11	0	0	1	1		STLXP — 64-bit	-
11	0	1	0	0		LDXR — 64-bit	-
11	0	1	0	1		LDAXR — 64-bit	-
11	0	1	1	0		LDXP — 64-bit	-
11	0	1	1	1		LDAXP — 64-bit	-
11	1	0	0	0		STLLR — 64-bit	FEAT_LOR
11	1	0	0	1		STLR — 64-bit	-
11	1	0	1	0	11111	CAS, CASA, CASAL, CASL — 64-bit CAS	FEAT_LSE
11	1	0	1	1	11111	CAS, CASA, CASAL, CASL — 64-bit CASL	FEAT_LSE
11	1	1	0	0		LDLAR — 64-bit	FEAT_LOR
11	1	1	0	1		LDAR — 64-bit	-
11	1	1	1	0	11111	CAS, CASA, CASAL, CASL — 64-bit CASA	FEAT_LSE
11	1	1	1	1	11111	CAS, CASA, CASAL, CASL — 64-bit CASAL	FEAT_LSE

### Load register (literal)

These instructions are under [Loads and Stores](#).



31	30	29	27	26	25	24	23								5	4	0
opc	0	1	1	V	0	0		imm19									Rt

opc	V	Instruction Details
00	0	LDR (literal) — 32-bit
00	1	LDR (literal, SIMD&FP) — 32-bit
01	0	LDR (literal) — 64-bit
01	1	LDR (literal, SIMD&FP) — 64-bit
10	0	LDRSW (literal)
10	1	LDR (literal, SIMD&FP) — 128-bit
11	0	PRFM (literal)
11	1	UNALLOCATED

#### Load/store no-allocate pair (offset)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	23	22	21						15	14			10	9			5	4	0
opc	1	0	1	V	0	0	0	L	imm7					Rt2		Rn		Rt						

opc	V	L	Instruction Details
00	0	0	STNP — 32-bit
00	0	1	LDNP — 32-bit
00	1	0	STNP (SIMD&FP) — 32-bit
00	1	1	LDNP (SIMD&FP) — 32-bit
01	0		UNALLOCATED
01	1	0	STNP (SIMD&FP) — 64-bit
01	1	1	LDNP (SIMD&FP) — 64-bit
10	0	0	STNP — 64-bit
10	0	1	LDNP — 64-bit
10	1	0	STNP (SIMD&FP) — 128-bit
10	1	1	LDNP (SIMD&FP) — 128-bit
11			UNALLOCATED

#### Load/store register pair (post-indexed)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	23	22	21						15	14			10	9			5	4	0
opc	1	0	1	V	0	0	1	L	imm7					Rt2		Rn		Rt						

opc	V	L	Instruction Details
00	0	0	STP — 32-bit

opc	V	L	Instruction Details
00	0	1	LDP — 32-bit
00	1	0	STP (SIMD&FP) — 32-bit
00	1	1	LDP (SIMD&FP) — 32-bit
01	0	1	LDPSW
01	1	0	STP (SIMD&FP) — 64-bit
01	1	1	LDP (SIMD&FP) — 64-bit
10	0	0	STP — 64-bit
10	0	1	LDP — 64-bit
10	1	0	STP (SIMD&FP) — 128-bit
10	1	1	LDP (SIMD&FP) — 128-bit
11			UNALLOCATED

#### Load/store register pair (offset)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	23	22	21	15	14	10	9	5	4	0	
opc	1	0	1	V	0	1	0	L	imm7			Rt2		Rn		Rt

opc	V	L	Instruction Details
00	0	0	STP — 32-bit
00	0	1	LDP — 32-bit
00	1	0	STP (SIMD&FP) — 32-bit
00	1	1	LDP (SIMD&FP) — 32-bit
01	0	1	LDPSW
01	1	0	STP (SIMD&FP) — 64-bit
01	1	1	LDP (SIMD&FP) — 64-bit
10	0	0	STP — 64-bit
10	0	1	LDP — 64-bit
10	1	0	STP (SIMD&FP) — 128-bit
10	1	1	LDP (SIMD&FP) — 128-bit
11			UNALLOCATED

#### Load/store register pair (pre-indexed)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	23	22	21	15	14	10	9	5	4	0	
opc	1	0	1	V	0	1	1	L	imm7			Rt2		Rn		Rt

opc	V	L	Instruction Details
00	0	0	STP — 32-bit
00	0	1	LDP — 32-bit
00	1	0	STP (SIMD&FP) — 32-bit
00	1	1	LDP (SIMD&FP) — 32-bit
01	0	1	LDPSW
01	1	0	STP (SIMD&FP) — 64-bit
01	1	1	LDP (SIMD&FP) — 64-bit
10	0	0	STP — 64-bit
10	0	1	LDP — 64-bit
10	1	0	STP (SIMD&FP) — 128-bit
10	1	1	LDP (SIMD&FP) — 128-bit
11			UNALLOCATED

### Load/store register (unscaled immediate)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	24	23	22	21	20	12	11	10	9	5	4	0
size	1	1	1	V	0	0	opc	0	imm9			0	0	Rn		Rt	

size	V	opc	Instruction Details
x1	1	1x	UNALLOCATED
00	0	00	STURB
00	0	01	LDURB
00	0	10	LDURSB — 64-bit
00	0	11	LDURSB — 32-bit
00	1	00	STUR (SIMD&FP) — 8-bit
00	1	01	LDUR (SIMD&FP) — 8-bit
00	1	10	STUR (SIMD&FP) — 128-bit
00	1	11	LDUR (SIMD&FP) — 128-bit
01	0	00	STURH
01	0	01	LDURH
01	0	10	LDURSH — 64-bit
01	0	11	LDURSH — 32-bit
01	1	00	STUR (SIMD&FP) — 16-bit
01	1	01	LDUR (SIMD&FP) — 16-bit
1x	0	11	UNALLOCATED
1x	1	1x	UNALLOCATED

size	V	opc	Instruction Details
10	0	00	STUR — 32-bit
10	0	01	LDUR — 32-bit
10	0	10	LDURSW
10	1	00	STUR (SIMD&FP) — 32-bit
10	1	01	LDUR (SIMD&FP) — 32-bit
11	0	00	STUR — 64-bit
11	0	01	LDUR — 64-bit
11	0	10	PRFUM
11	1	00	STUR (SIMD&FP) — 64-bit
11	1	01	LDUR (SIMD&FP) — 64-bit

### Load/store register (immediate post-indexed)

These instructions are under [Loads and Stores](#).


31	30	29	27	26	25	24	23	22	21	20	12	11	10	9	5	4	0
size	1	1	1	V	0	0	opc	0	imm9			0	1	Rn		Rt	

size	V	opc	Instruction Details
x1	1	1x	UNALLOCATED
00	0	00	STRB (immediate)
00	0	01	LDRB (immediate)
00	0	10	LDRSB (immediate) — 64-bit
00	0	11	LDRSB (immediate) — 32-bit
00	1	00	STR (immediate, SIMD&FP) — 8-bit
00	1	01	LDR (immediate, SIMD&FP) — 8-bit
00	1	10	STR (immediate, SIMD&FP) — 128-bit
00	1	11	LDR (immediate, SIMD&FP) — 128-bit
01	0	00	STRH (immediate)
01	0	01	LDRH (immediate)
01	0	10	LDRSH (immediate) — 64-bit
01	0	11	LDRSH (immediate) — 32-bit
01	1	00	STR (immediate, SIMD&FP) — 16-bit
01	1	01	LDR (immediate, SIMD&FP) — 16-bit
1x	0	11	UNALLOCATED

size	V	opc	Instruction Details
1x	1	1x	UNALLOCATED
10	0	00	STR (immediate) — 32-bit
10	0	01	LDR (immediate) — 32-bit
10	0	10	LDRSW (immediate)
10	1	00	STR (immediate, SIMD&FP) — 32-bit
10	1	01	LDR (immediate, SIMD&FP) — 32-bit
11	0	00	STR (immediate) — 64-bit
11	0	01	LDR (immediate) — 64-bit
11	0	10	UNALLOCATED
11	1	00	STR (immediate, SIMD&FP) — 64-bit
11	1	01	LDR (immediate, SIMD&FP) — 64-bit

### Load/store register (unprivileged)

These instructions are under [Loads and Stores](#).



size	V	opc	Instruction Details
	1		UNALLOCATED
00	0	00	STTRB
00	0	01	LDTRB
00	0	10	LDTRSB — 64-bit
00	0	11	LDTRSB — 32-bit
01	0	00	STTRH
01	0	01	LDTRH
01	0	10	LDTRSH — 64-bit
01	0	11	LDTRSH — 32-bit
1x	0	11	UNALLOCATED
10	0	00	STTR — 32-bit
10	0	01	LDTR — 32-bit
10	0	10	LDTRSW
11	0	00	STTR — 64-bit
11	0	01	LDTR — 64-bit
11	0	10	UNALLOCATED

### Load/store register (immediate pre-indexed)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	24	23	22	21	20	imm9			12	11	10	9	Rn		5	4	0					
size	1	1	1	V	0	0	opc	0														1	1	Rn		Rt	

size	V	opc	Instruction Details
x1	1	1x	UNALLOCATED
00	0	00	<a href="#">STRB (immediate)</a>
00	0	01	<a href="#">LDRB (immediate)</a>
00	0	10	<a href="#">LDRSB (immediate) — 64-bit</a>
00	0	11	<a href="#">LDRSB (immediate) — 32-bit</a>
00	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 8-bit</a>
00	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 8-bit</a>
00	1	10	<a href="#">STR (immediate, SIMD&amp;FP) — 128-bit</a>
00	1	11	<a href="#">LDR (immediate, SIMD&amp;FP) — 128-bit</a>
01	0	00	<a href="#">STRH (immediate)</a>
01	0	01	<a href="#">LDRH (immediate)</a>
01	0	10	<a href="#">LDRSH (immediate) — 64-bit</a>
01	0	11	<a href="#">LDRSH (immediate) — 32-bit</a>
01	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 16-bit</a>
01	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 16-bit</a>
1x	0	11	UNALLOCATED
1x	1	1x	UNALLOCATED
10	0	00	<a href="#">STR (immediate) — 32-bit</a>
10	0	01	<a href="#">LDR (immediate) — 32-bit</a>
10	0	10	<a href="#">LDRSW (immediate)</a>
10	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 32-bit</a>
10	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 32-bit</a>
11	0	00	<a href="#">STR (immediate) — 64-bit</a>
11	0	01	<a href="#">LDR (immediate) — 64-bit</a>
11	0	10	UNALLOCATED
11	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 64-bit</a>

size	V	opc	Instruction Details
11	1	01	LDR (immediate, SIMD&FP) — 64-bit

### Atomic memory operations

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	24	23	22	21	20	16	15	14	12	11	10	9	5	4	0
size	1	1	1	V	0	0	A	R	1	Rs	o3	opc	0	0	Rn					Rt

size	V	A	R	o3	opc	Instruction Details	Architecture Version
0				1	11x	UNALLOCATED	-
0	0			1	100	UNALLOCATED	-
0	0	1	1	001		UNALLOCATED	-
0	0	1	1	010		UNALLOCATED	-
0	0	1	1	011		UNALLOCATED	-
0	0	1	1	101		UNALLOCATED	-
0	1	0	1	001		UNALLOCATED	-
0	1	0	1	010		UNALLOCATED	-
0	1	0	1	011		UNALLOCATED	-
0	1	0	1	101		UNALLOCATED	-
0	1	1	1	001		UNALLOCATED	-
0	1	1	1	010		UNALLOCATED	-
0	1	1	1	011		UNALLOCATED	-
0	1	1	1	100		UNALLOCATED	-
0	1	1	1	101		UNALLOCATED	-
1						UNALLOCATED	-
00	0	0	0	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDB	FEAT_LSE
00	0	0	0	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRB	FEAT_LSE
00	0	0	0	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORB	FEAT_LSE
00	0	0	0	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETB	FEAT_LSE
00	0	0	0	0	100	LDSMAXB, LDSMAXALB, LDSMAXLB — LDSMAXB	FEAT_LSE
00	0	0	0	0	101	LDSMINB, LDSMINALB, LDSMINLB — LDSMINB	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
00	0	0	0	0	110	LDUMAXB, LDUMAXALB, — LDUMAXB, LDUMAXAB, LDUMAXLB	FEAT_LSE
00	0	0	0	0	111	LDUMINB, LDUMINALB, LDUMINB, LDUMINAB, LDUMINLB —	FEAT_LSE
00	0	0	0	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPB	FEAT_LSE
00	0	0	0	1	001	UNALLOCATED	-
00	0	0	0	1	010	UNALLOCATED	-
00	0	0	0	1	011	UNALLOCATED	-
00	0	0	0	1	101	UNALLOCATED	-
00	0	0	1	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDLB	FEAT_LSE
00	0	0	1	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRLB	FEAT_LSE
00	0	0	1	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORLB	FEAT_LSE
00	0	0	1	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETLB	FEAT_LSE
00	0	0	1	0	100	LDSMAXB, LDSMAXALB, LDSMAXLB, LDSMAXAB, LDSMAXLB —	FEAT_LSE
00	0	0	1	0	101	LDSMINB, LDSMINALB, LDSMINLB, LDSMINAB, LDSMINLB —	FEAT_LSE
00	0	0	1	0	110	LDUMAXB, LDUMAXALB, — LDUMAXB, LDUMAXAB, LDUMAXLB	FEAT_LSE
00	0	0	1	0	111	LDUMINB, LDUMINALB, LDUMINLB, LDUMINAB, LDUMINLB —	FEAT_LSE
00	0	0	1	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPLB	FEAT_LSE
00	0	1	0	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDAB	FEAT_LSE
00	0	1	0	0	001	LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB — LDCLRAB	FEAT_LSE
00	0	1	0	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORAB	FEAT_LSE
00	0	1	0	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETAB	FEAT_LSE
00	0	1	0	0	100	LDSMAXB, LDSMAXALB, LDSMAXLB, LDSMAXAB, LDSMAXAB —	FEAT_LSE



size	V	A	R	o3	opc	Instruction Details	Architecture Version
00	0	1	0	0	101	LDSMINB, LDUMINAB, LDUMINAB LDSMINALB, LDUMINLB — LDUMINAB	FEAT_LSE
00	0	1	0	0	110	LDUMAXB, LDUMAXB, LDUMAXB LDUMAXALB, LDUMAXLB — LDUMAXAB	FEAT_LSE
00	0	1	0	0	111	LDUMINB, LDUMINAB, LDUMINAB LDUMINALB, LDUMINLB — LDUMINAB	FEAT_LSE
00	0	1	0	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPAB	FEAT_LSE
00	0	1	0	1	100	LDAPRB	FEAT_LRCPC
00	0	1	1	0	000	LDADDB, LDADDAB, LDADDALB, LDADDLB — LDADDALB	FEAT_LSE
00	0	1	1	0	001	LDCLRB, LDCLRAB, LDCLRAB, LDCLRLB — LDCLRAB	FEAT_LSE
00	0	1	1	0	010	LDEORB, LDEORAB, LDEORALB, LDEORLB — LDEORALB	FEAT_LSE
00	0	1	1	0	011	LDSETB, LDSETAB, LDSETALB, LDSETLB — LDSETALB	FEAT_LSE
00	0	1	1	0	100	LDSMAXB, LDSMAXAB, LDSMAXAB LDSMAXALB, LDSMAXLB — LDSMAXALB	FEAT_LSE
00	0	1	1	0	101	LDSMINB, LDUMINAB, LDUMINAB LDSMINALB, LDUMINLB — LDUMINAB	FEAT_LSE
00	0	1	1	0	110	LDUMAXB, LDUMAXB, LDUMAXB LDUMAXALB, LDUMAXLB — LDUMAXALB	FEAT_LSE
00	0	1	1	0	111	LDUMINB, LDUMINAB, LDUMINAB LDUMINALB, LDUMINLB — LDUMINAB	FEAT_LSE
00	0	1	1	1	000	SWPB, SWPAB, SWPALB, SWPLB — SWPALB	FEAT_LSE
01	0	0	0	0	000	LDADDH, LDADDAH, LDADDALH, LDADDLH — LDADDH	FEAT_LSE
01	0	0	0	0	001	LDCLRH, LDCLRAB, LDCLRAB, LDCLRLH — LDCLRH	FEAT_LSE
01	0	0	0	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORH	FEAT_LSE
01	0	0	0	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETH	FEAT_LSE
01	0	0	0	0	100	LDSMAXH, LDSMAXAH, LDSMAXAH LDSMAXALH, LDSMAXLH — LDSMAXH	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
01	0	0	0	0	101	LDSMINH, LDSMINALH, LDSMINLH — LDSMINH	FEAT_LSE
01	0	0	0	0	110	LDUMAXH, LDUMAXALH, LDUMAXLH — LDUMAXH	FEAT_LSE
01	0	0	0	0	111	LDUMINH, LDUMINALH, LDUMINLH — LDUMINH	FEAT_LSE
01	0	0	0	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPH	FEAT_LSE
01	0	0	0	1	001	UNALLOCATED	-
01	0	0	0	1	010	UNALLOCATED	-
01	0	0	0	1	011	UNALLOCATED	-
01	0	0	0	1	101	UNALLOCATED	-
01	0	0	1	0	000	LDADDH, LDADDALH, LDADDLH — LDADDAH, LDADDLH	FEAT_LSE
01	0	0	1	0	001	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRLH	FEAT_LSE
01	0	0	1	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORLH	FEAT_LSE
01	0	0	1	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETLH	FEAT_LSE
01	0	0	1	0	100	LDSMAXH, LDSMAXALH, LDSMAXLH — LDSMAXLH	FEAT_LSE
01	0	0	1	0	101	LDSMINH, LDSMINALH, LDSMINLH — LDSMINLH	FEAT_LSE
01	0	0	1	0	110	LDUMAXH, LDUMAXALH, LDUMAXLH — LDUMAXLH	FEAT_LSE
01	0	0	1	0	111	LDUMINH, LDUMINALH, LDUMINLH — LDUMINLH	FEAT_LSE
01	0	0	1	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPLH	FEAT_LSE
01	0	1	0	0	000	LDADDH, LDADDALH, LDADDAH, LDADDLH — LDADDAH	FEAT_LSE
01	0	1	0	0	001	LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRAH	FEAT_LSE
01	0	1	0	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORAH	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
01	0	1	0	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETAH	FEAT_LSE
01	0	1	0	0	100	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH — LDSMAXAH	FEAT_LSE
01	0	1	0	0	101	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH — LDSMINAH	FEAT_LSE
01	0	1	0	0	110	LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH — LDUMAXAH	FEAT_LSE
01	0	1	0	0	111	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH — LDUMINAH	FEAT_LSE
01	0	1	0	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPAH	FEAT_LSE
01	0	1	0	1	100	LDAPRH	FEAT_LRCPC
01	0	1	1	0	000	LDADDH, LDADDAH, LDADDALH, LDADDLH — LDADDALH	FEAT_LSE
01	0	1	1	0	001	LDCLR, LDCLRAH, LDCLRALH, LDCLRLH — LDCLRALH	FEAT_LSE
01	0	1	1	0	010	LDEORH, LDEORAH, LDEORALH, LDEORLH — LDEORALH	FEAT_LSE
01	0	1	1	0	011	LDSETH, LDSETAH, LDSETALH, LDSETLH — LDSETALH	FEAT_LSE
01	0	1	1	0	100	LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH — LDSMAXALH	FEAT_LSE
01	0	1	1	0	101	LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH — LDSMINALH	FEAT_LSE
01	0	1	1	0	110	LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH — LDUMAXALH	FEAT_LSE
01	0	1	1	0	111	LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH — LDUMINALH	FEAT_LSE
01	0	1	1	1	000	SWPH, SWPAH, SWPALH, SWPLH — SWPALH	FEAT_LSE
10	0	0	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADD	FEAT_LSE
10	0	0	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 32-bit LDCLR	FEAT_LSE
10	0	0	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEOR	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
10	0	0	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSET	FEAT_LSE
10	0	0	0	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAX	FEAT_LSE
10	0	0	0	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMIN	FEAT_LSE
10	0	0	0	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAX	FEAT_LSE
10	0	0	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMIN	FEAT_LSE
10	0	0	0	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWP	FEAT_LSE
10	0	0	0	1	001	UNALLOCATED	-
10	0	0	0	1	010	UNALLOCATED	-
10	0	0	0	1	011	UNALLOCATED	-
10	0	0	0	1	101	UNALLOCATED	-
10	0	0	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADDL	FEAT_LSE
10	0	0	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRRL — 32-bit LDCLRRL	FEAT_LSE
10	0	0	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEORL	FEAT_LSE
10	0	0	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSETL	FEAT_LSE
10	0	0	1	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAXL	FEAT_LSE
10	0	0	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMINL	FEAT_LSE
10	0	0	1	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAXL	FEAT_LSE
10	0	0	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMINL	FEAT_LSE
10	0	0	1	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWPL	FEAT_LSE
10	0	1	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADDA	FEAT_LSE
10	0	1	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRRL — 32-bit LDCLRA	FEAT_LSE
10	0	1	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEORA	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
10	0	1	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSETA	FEAT_LSE
10	0	1	0	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAXA	FEAT_LSE
10	0	1	0	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMINA	FEAT_LSE
10	0	1	0	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAXA	FEAT_LSE
10	0	1	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMINA	FEAT_LSE
10	0	1	0	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWPA	FEAT_LSE
10	0	1	0	1	100	LDAPR — 32-bit	FEAT_LRCPC
10	0	1	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 32-bit LDADDAL	FEAT_LSE
10	0	1	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 32-bit LDCLRAL	FEAT_LSE
10	0	1	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 32-bit LDEORAL	FEAT_LSE
10	0	1	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 32-bit LDSETAL	FEAT_LSE
10	0	1	1	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 32-bit LDSMAXAL	FEAT_LSE
10	0	1	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 32-bit LDSMINAL	FEAT_LSE
10	0	1	1	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 32-bit LDUMAXAL	FEAT_LSE
10	0	1	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 32-bit LDUMINAL	FEAT_LSE
10	0	1	1	1	000	SWP, SWPA, SWPAL, SWPL — 32-bit SWPAL	FEAT_LSE
11	0	0	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADD	FEAT_LSE
11	0	0	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLR	FEAT_LSE
11	0	0	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEOR	FEAT_LSE
11	0	0	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSET	FEAT_LSE
11	0	0	0	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 64-bit LDSMAX	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
11	0	0	0	0	101	LDSDMIN, LDSDMINA, LDSDMINAL, LDSDMINL — 64-bit LDSDMIN	FEAT_LSE
11	0	0	0	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAX	FEAT_LSE
11	0	0	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMIN	FEAT_LSE
11	0	0	0	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWP	FEAT_LSE
11	0	0	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADDL	FEAT_LSE
11	0	0	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLRL	FEAT_LSE
11	0	0	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEORL	FEAT_LSE
11	0	0	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSETL	FEAT_LSE
11	0	0	1	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 64-bit LDSMAXL	FEAT_LSE
11	0	0	1	0	101	LDSDMIN, LDSDMINA, LDSDMINAL, LDSDMINL — 64-bit LDSDMINL	FEAT_LSE
11	0	0	1	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAXL	FEAT_LSE
11	0	0	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMINL	FEAT_LSE
11	0	0	1	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWPL	FEAT_LSE
11	0	1	0	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADDA	FEAT_LSE
11	0	1	0	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLRA	FEAT_LSE
11	0	1	0	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEORA	FEAT_LSE
11	0	1	0	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSETA	FEAT_LSE
11	0	1	0	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 64-bit LDSMAXA	FEAT_LSE
11	0	1	0	0	101	LDSDMIN, LDSDMINA, LDSDMINAL, LDSDMINL — 64-bit LDSDMINA	FEAT_LSE
11	0	1	0	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAXA	FEAT_LSE

size	V	A	R	o3	opc	Instruction Details	Architecture Version
11	0	1	0	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMINA	FEAT_LSE
11	0	1	0	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWPA	FEAT_LSE
11	0	1	0	1	100	LDAPR — 64-bit	FEAT_LRCPC
11	0	1	1	0	000	LDADD, LDADDA, LDADDAL, LDADDL — 64-bit LDADDAL	FEAT_LSE
11	0	1	1	0	001	LDCLR, LDCLRA, LDCLRAL, LDCLRL — 64-bit LDCLRAL	FEAT_LSE
11	0	1	1	0	010	LDEOR, LDEORA, LDEORAL, LDEORL — 64-bit LDEORAL	FEAT_LSE
11	0	1	1	0	011	LDSET, LDSETA, LDSETAL, LDSETL — 64-bit LDSETAL	FEAT_LSE
11	0	1	1	0	100	LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL — 64-bit LDSMAXAL	FEAT_LSE
11	0	1	1	0	101	LDSMIN, LDSMINA, LDSMINAL, LDSMINL — 64-bit LDSMINAL	FEAT_LSE
11	0	1	1	0	110	LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL — 64-bit LDUMAXAL	FEAT_LSE
11	0	1	1	0	111	LDUMIN, LDUMINA, LDUMINAL, LDUMINL — 64-bit LDUMINAL	FEAT_LSE
11	0	1	1	1	000	SWP, SWPA, SWPAL, SWPL — 64-bit SWPAL	FEAT_LSE

### Load/store register (register offset)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	24	23	22	21	20	16	15	13	12	11	10	9	5	4	0
size	1	1	1	V	0	0	opc	1		Rm		option	S	1	0		Rn		Rt	

size	V	opc	option	Instruction Details
x1	1	1x		UNALLOCATED
00	0	00	!= 011	STRB (register) — extended register
00	0	00	011	STRB (register) — shifted register
00	0	01	!= 011	LDRB (register) — extended register
00	0	01	011	LDRB (register) — shifted register
00	0	10	!= 011	LDRSB (register) — 64-bit with extended register offset
00	0	10	011	LDRSB (register) — 64-bit with shifted register offset
00	0	11	!= 011	LDRSB (register) — 32-bit with extended register offset

size	V	opc	option	Instruction Details
00	0	11	011	LDRSB (register) — 32-bit with shifted register offset
00	1	00	!= 011	STR (register, SIMD&FP)
00	1	00	011	STR (register, SIMD&FP)
00	1	01	!= 011	LDR (register, SIMD&FP)
00	1	01	011	LDR (register, SIMD&FP)
00	1	10		STR (register, SIMD&FP)
00	1	11		LDR (register, SIMD&FP)
01	0	00		STRH (register)
01	0	01		LDRH (register)
01	0	10		LDRSH (register) — 64-bit
01	0	11		LDRSH (register) — 32-bit
01	1	00		STR (register, SIMD&FP)
01	1	01		LDR (register, SIMD&FP)
1x	0	11		UNALLOCATED
1x	1	1x		UNALLOCATED
10	0	00		STR (register) — 32-bit
10	0	01		LDR (register) — 32-bit
10	0	10		LDRSW (register)
10	1	00		STR (register, SIMD&FP)
10	1	01		LDR (register, SIMD&FP)
11	0	00		STR (register) — 64-bit
11	0	01		LDR (register) — 64-bit
11	0	10		PRFM (register)
11	1	00		STR (register, SIMD&FP)
11	1	01		LDR (register, SIMD&FP)

### Load/store register (pac)

These instructions are under [Loads and Stores](#).

31	30	29	27	26	25	24	23	22	21	20	12	11	10	9	5	4	0
size	1	1	1	V	0	0	M	S	1		imm9	W	1	Rn		Rt	

size	V	Instruction Details
!= 11		UNALLOCATED
11	1	UNALLOCATED



### Load/store register (unsigned immediate)

These instructions are under [Loads and Stores](#).


31	30	29	27	26	25	24	23	22	21	10	9	5	4	0	
size	1	1	1	V	0	1	opc				imm12			Rn	Rt

size	V	opc	Instruction Details
x1	1	1x	UNALLOCATED
00	0	00	<a href="#">STRB (immediate)</a>
00	0	01	<a href="#">LDRB (immediate)</a>
00	0	10	<a href="#">LDRSB (immediate) — 64-bit</a>
00	0	11	<a href="#">LDRSB (immediate) — 32-bit</a>
00	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 8-bit</a>
00	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 8-bit</a>
00	1	10	<a href="#">STR (immediate, SIMD&amp;FP) — 128-bit</a>
00	1	11	<a href="#">LDR (immediate, SIMD&amp;FP) — 128-bit</a>
01	0	00	<a href="#">STRH (immediate)</a>
01	0	01	<a href="#">LDRH (immediate)</a>
01	0	10	<a href="#">LDRSH (immediate) — 64-bit</a>
01	0	11	<a href="#">LDRSH (immediate) — 32-bit</a>
01	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 16-bit</a>
01	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 16-bit</a>
1x	0	11	UNALLOCATED
1x	1	1x	UNALLOCATED
10	0	00	<a href="#">STR (immediate) — 32-bit</a>
10	0	01	<a href="#">LDR (immediate) — 32-bit</a>
10	0	10	<a href="#">LDRSW (immediate)</a>
10	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 32-bit</a>
10	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 32-bit</a>
11	0	00	<a href="#">STR (immediate) — 64-bit</a>
11	0	01	<a href="#">LDR (immediate) — 64-bit</a>
11	0	10	<a href="#">PRFM (immediate)</a>
11	1	00	<a href="#">STR (immediate, SIMD&amp;FP) — 64-bit</a>

size	V	opc	Instruction Details
11	1	01	<a href="#">LDR (immediate, SIMD&amp;FP) — 64-bit</a>

### Data Processing – Register


These instructions are under the [top-level](#).



op0	op1	op2	op3	Instruction details
0	1	0110		<a href="#">Data-processing (2 source)</a>
1	1	0110		<a href="#">Data-processing (1 source)</a>
	0	0xxx		<a href="#">Logical (shifted register)</a>
	0	1xx0		<a href="#">Add/subtract (shifted register)</a>
	0	1xx1		<a href="#">Add/subtract (extended register)</a>
	1	0000	000000	<a href="#">Add/subtract (with carry)</a>
	1	0000	000011	UNALLOCATED
	1	0000	0001xx	UNALLOCATED
	1	0000	001xxx	UNALLOCATED
	1	0000	x00001	<a href="#">Rotate right into flags</a>
	1	0000	xx0010	<a href="#">Evaluate into flags</a>
	1	0010	xxxx0x	<a href="#">Conditional compare (register)</a>
	1	0010	xxxx1x	<a href="#">Conditional compare (immediate)</a>
	1	0100		<a href="#">Conditional select</a>
	1	0xx1		UNALLOCATED
	1	1xxx		<a href="#">Data-processing (3 source)</a>

### Data-processing (2 source)

These instructions are under [Data Processing – Register](#).



sf	S	opcode	Instruction Details
		000001	UNALLOCATED
		011xxx	UNALLOCATED
		1xxxxx	UNALLOCATED
0		00011x	UNALLOCATED
0		001101	UNALLOCATED

sf	S	opcode	Instruction Details
	0	00111x	UNALLOCATED
	1	00001x	UNALLOCATED
	1	0001xx	UNALLOCATED
	1	001xxx	UNALLOCATED
	1	01xxxx	UNALLOCATED
	0	000000	UNALLOCATED
	0	0	000010 UDIV — 32-bit
	0	0	000011 SDIV — 32-bit
	0	0	00010x UNALLOCATED
	0	0	001000 LSLV — 32-bit
	0	0	001001 LSRV — 32-bit
	0	0	001010 ASRV — 32-bit
	0	0	001011 RORV — 32-bit
	0	0	001100 UNALLOCATED
	0	0	010x11 UNALLOCATED
	0	0	010000 CRC32B, CRC32H, CRC32W, CRC32X — CRC32B
	0	0	010001 CRC32B, CRC32H, CRC32W, CRC32X — CRC32H
	0	0	010010 CRC32B, CRC32H, CRC32W, CRC32X — CRC32W
	0	0	010100 CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CB
	0	0	010101 CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CH
	0	0	010110 CRC32CB, CRC32CH, CRC32CW, CRC32CX — CRC32CW
	1	0	000010 UDIV — 64-bit
	1	0	000011 SDIV — 64-bit
	1	0	001000 LSLV — 64-bit
	1	0	001001 LSRV — 64-bit
	1	0	001010 ASRV — 64-bit
	1	0	001011 RORV — 64-bit
	1	0	010xx0 UNALLOCATED
	1	0	010x0x UNALLOCATED
	1	0	010011 CRC32B, CRC32H, CRC32W, CRC32X — CRC32X

sf	S	opcode	Instruction Details
1	0	010111	<a href="#">CRC32CB</a> , <a href="#">CRC32CH</a> , <a href="#">CRC32CW</a> , <a href="#">CRC32CX</a> — <a href="#">CRC32CX</a>

### Data-processing (1 source)

These instructions are under [Data Processing – Register](#).

31	30	29	28	21	20	16	15	10	9	5	4	0
sf	1	S	1 1 0 1 0 1 1 0	opcode2		opcode		Rn		Rd		

sf	S	opcode2	opcode	Instruction Details
			1xxxxx	UNALLOCATED
			xxx1x	UNALLOCATED
			xx1xx	UNALLOCATED
			x1xxx	UNALLOCATED
			1xxxx	UNALLOCATED
0	00000		00011x	UNALLOCATED
0	00000		001xxx	UNALLOCATED
0	00000		01xxxx	UNALLOCATED
		1		UNALLOCATED
0		00001		UNALLOCATED
0	0	00000	000000	<a href="#">RBIT</a> — 32-bit
0	0	00000	000001	<a href="#">REV16</a> — 32-bit
0	0	00000	000010	<a href="#">REV</a> — 32-bit
0	0	00000	000011	UNALLOCATED
0	0	00000	000100	<a href="#">CLZ</a> — 32-bit
0	0	00000	000101	<a href="#">CLS</a> — 32-bit
1	0	00000	000000	<a href="#">RBIT</a> — 64-bit
1	0	00000	000001	<a href="#">REV16</a> — 64-bit
1	0	00000	000010	<a href="#">REV32</a>
1	0	00000	000011	<a href="#">REV</a> — 64-bit
1	0	00000	000100	<a href="#">CLZ</a> — 64-bit
1	0	00000	000101	<a href="#">CLS</a> — 64-bit
1	0	00001	01001x	UNALLOCATED
1	0	00001	0101xx	UNALLOCATED
1	0	00001	011xxx	UNALLOCATED

### Logical (shifted register)

These instructions are under [Data Processing – Register](#).

31	30	29	28	24	23	22	21	20	16	15	10	9	5	4	0	
sf	opc		0	1	0	1	0	shift	N	Rm		imm6		Rn		Rd

sf	opc	N	imm6	Instruction Details
0			1xxxxx	UNALLOCATED
0	00	0		<a href="#">AND (shifted register)</a> — 32-bit
0	00	1		<a href="#">BIC (shifted register)</a> — 32-bit
0	01	0		<a href="#">ORR (shifted register)</a> — 32-bit
0	01	1		<a href="#">ORN (shifted register)</a> — 32-bit
0	10	0		<a href="#">EOR (shifted register)</a> — 32-bit
0	10	1		<a href="#">EON (shifted register)</a> — 32-bit
0	11	0		<a href="#">ANDS (shifted register)</a> — 32-bit
0	11	1		<a href="#">BICS (shifted register)</a> — 32-bit
1	00	0		<a href="#">AND (shifted register)</a> — 64-bit
1	00	1		<a href="#">BIC (shifted register)</a> — 64-bit
1	01	0		<a href="#">ORR (shifted register)</a> — 64-bit
1	01	1		<a href="#">ORN (shifted register)</a> — 64-bit
1	10	0		<a href="#">EOR (shifted register)</a> — 64-bit
1	10	1		<a href="#">EON (shifted register)</a> — 64-bit
1	11	0		<a href="#">ANDS (shifted register)</a> — 64-bit
1	11	1		<a href="#">BICS (shifted register)</a> — 64-bit

### Add/subtract (shifted register)

These instructions are under [Data Processing – Register](#).

31	30	29	28	24	23	22	21	20	16	15	10	9	5	4	0	
sf	op	S	0	1	0	1	1	shift	0	Rm		imm6		Rn		Rd

sf	op	S	shift	imm6	Instruction Details
			11		UNALLOCATED
0				1xxxxx	UNALLOCATED
0	0	0			<a href="#">ADD (shifted register)</a> — 32-bit
0	0	1			<a href="#">ADDS (shifted register)</a> — 32-bit
0	1	0			<a href="#">SUB (shifted register)</a> — 32-bit
0	1	1			<a href="#">SUBS (shifted register)</a> — 32-bit
1	0	0			<a href="#">ADD (shifted register)</a> — 64-bit
1	0	1			<a href="#">ADDS (shifted register)</a> — 64-bit
1	1	0			<a href="#">SUB (shifted register)</a> — 64-bit

sf	op	S	shift	imm6	Instruction Details
1	1	1			<a href="#">SUBS (shifted register)</a> — 64-bit

### Add/subtract (extended register)

These instructions are under [Data Processing – Register](#).

31	30	29	28	24	23	22	21	20	16	15	13	12	10	9	5	4	0
sf	op	S	0	1	0	1	1	opt	1	Rm	option	imm3	Rn			Rd	

sf	op	S	opt	imm3	Instruction Details
				1x1	UNALLOCATED
				11x	UNALLOCATED
				x1	UNALLOCATED
				1x	UNALLOCATED
0	0	0	00		<a href="#">ADD (extended register)</a> — 32-bit
0	0	1	00		<a href="#">ADDS (extended register)</a> — 32-bit
0	1	0	00		<a href="#">SUB (extended register)</a> — 32-bit
0	1	1	00		<a href="#">SUBS (extended register)</a> — 32-bit
1	0	0	00		<a href="#">ADD (extended register)</a> — 64-bit
1	0	1	00		<a href="#">ADDS (extended register)</a> — 64-bit
1	1	0	00		<a href="#">SUB (extended register)</a> — 64-bit
1	1	1	00		<a href="#">SUBS (extended register)</a> — 64-bit

### Add/subtract (with carry)

These instructions are under [Data Processing – Register](#).

31	30	29	28	21	20	16	15	10	9	5	4	0
sf	op	S	1	1	0	1	0	0	0	0	Rn	Rd

sf	op	S	Instruction Details
0	0	0	<a href="#">ADC</a> — 32-bit
0	0	1	<a href="#">ADCS</a> — 32-bit
0	1	0	<a href="#">SBC</a> — 32-bit
0	1	1	<a href="#">SBCS</a> — 32-bit
1	0	0	<a href="#">ADC</a> — 64-bit
1	0	1	<a href="#">ADCS</a> — 64-bit
1	1	0	<a href="#">SBC</a> — 64-bit
1	1	1	<a href="#">SBCS</a> — 64-bit

### Rotate right into flags

These instructions are under [Data Processing – Register](#).

31	30	29	28							21	20			15	14					10	9			5	4	3		0
sf	op	S	1	1	0	1	0	0	0	0			imm6		0	0	0	0	1		Rn			o2		mask		

sf	op	S	o2	Instruction Details
0				UNALLOCATED
1	0	0		UNALLOCATED
1	0	1	1	UNALLOCATED
1	1			UNALLOCATED

### Evaluate into flags

These instructions are under [Data Processing – Register](#).

31	30	29	28							21	20			15	14	13				10	9			5	4	3		0
sf	op	S	1	1	0	1	0	0	0	0			opcode2		sz	0	0	1	0		Rn			o3		mask		

sf	op	S	opcode2	o3	mask	Instruction Details
0	0	0				UNALLOCATED
0	0	1	!= 000000			UNALLOCATED
0	0	1	000000	0	!= 1101	UNALLOCATED
0	0	1	000000	1		UNALLOCATED
0	1					UNALLOCATED
1						UNALLOCATED

### Conditional compare (register)

These instructions are under [Data Processing – Register](#).

31	30	29	28							21	20			16	15			12	11	10	9			5	4	3		0
sf	op	S	1	1	0	1	0	0	1	0			Rm		cond		0		o2		Rn			o3		nzcv		

sf	op	S	o2	o3	Instruction Details
				1	UNALLOCATED
				1	UNALLOCATED
				0	UNALLOCATED
0	0	1	0	0	CCMN (register) — 32-bit
0	1	1	0	0	CCMP (register) — 32-bit
1	0	1	0	0	CCMN (register) — 64-bit
1	1	1	0	0	CCMP (register) — 64-bit

### Conditional compare (immediate)

These instructions are under [Data Processing – Register](#).

31	30	29	28							21	20		16	15		12	11	10	9		5	4	3	0
sf	op	S	1	1	0	1	0	0	1	0		imm5			cond		1	o2		Rn		o3		nzcv

sf	op	S	o2	o3	Instruction Details
				1	UNALLOCATED
				1	UNALLOCATED
				0	UNALLOCATED
0	0	1	0	0	CCMN (immediate) — 32-bit
0	1	1	0	0	CCMP (immediate) — 32-bit
1	0	1	0	0	CCMN (immediate) — 64-bit
1	1	1	0	0	CCMP (immediate) — 64-bit

### Conditional select

These instructions are under [Data Processing – Register](#).

31	30	29	28							21	20		16	15		12	11	10	9		5	4	0
sf	op	S	1	1	0	1	0	1	0	0		Rm			cond		op2		Rn				Rd

sf	op	S	op2	Instruction Details
			1x	UNALLOCATED
			1	UNALLOCATED
0	0	0	00	CSEL — 32-bit
0	0	0	01	CSINC — 32-bit
0	1	0	00	CSINV — 32-bit
0	1	0	01	CSNEG — 32-bit
1	0	0	00	CSEL — 64-bit
1	0	0	01	CSINC — 64-bit
1	1	0	00	CSINV — 64-bit
1	1	0	01	CSNEG — 64-bit

### Data-processing (3 source)

These instructions are under [Data Processing – Register](#).

31	30	29	28			24	23			21	20		16	15	14			10	9		5	4	0
sf	op54		1	1	0	1	1		op31		Rm		o0		Ra			Rn					Rd


sf	op54	op31	o0	Instruction Details
	00	010	1	UNALLOCATED
	00	011		UNALLOCATED
	00	100		UNALLOCATED
	00	110	1	UNALLOCATED



sf	op54	op31	o0	Instruction Details
	00	111		UNALLOCATED
	01			UNALLOCATED
	1x			UNALLOCATED
0	00	000	0	MADD — 32-bit
0	00	000	1	MSUB — 32-bit
0	00	001	0	UNALLOCATED
0	00	001	1	UNALLOCATED
0	00	010	0	UNALLOCATED
0	00	101	0	UNALLOCATED
0	00	101	1	UNALLOCATED
0	00	110	0	UNALLOCATED
1	00	000	0	MADD — 64-bit
1	00	000	1	MSUB — 64-bit
1	00	001	0	SMADDL
1	00	001	1	SMSUBL
1	00	010	0	SMULH
1	00	101	0	UMADDL
1	00	101	1	UMSUBL
1	00	110	0	UMULH

### Data Processing – Scalar Floating-Point and Advanced SIMD

These instructions are under the [top-level](#).



op0	op1	op2	op3	Instruction details	Architecture version
0000	0x	x101	00xxxxx10	UNALLOCATED	-
0010	0x	x101	00xxxxx10	UNALLOCATED	-
0100	0x	x101	00xxxxx10	Cryptographic AES	-
0101	0x	x0xx	xxx0xxx00	Cryptographic three-register SHA	-
0101	0x	x0xx	xxx0xxx10	UNALLOCATED	-
0101	0x	x101	00xxxxx10	Cryptographic two-register SHA	-
0110	0x	x101	00xxxxx10	UNALLOCATED	-
0111	0x	x0xx	xxx0xxxx0	UNALLOCATED	-
0111	0x	x101	00xxxxx10	UNALLOCATED	-
01x1	00	00xx	xxx0xxxx1	Advanced SIMD scalar copy	-

op0	op1	op2	op3	Instruction details	Architecture version
01x1	01	00xx	xxx0xxxx1	UNALLOCATED	-
01x1	0x	0111	00xxxxx10	UNALLOCATED	-
01x1	0x	10xx	xxx00xxx1	Advanced SIMD scalar three same FP16	FEAT_FP16
01x1	0x	10xx	xxx01xxx1	UNALLOCATED	-
01x1	0x	1111	00xxxxx10	Advanced SIMD scalar two-register miscellaneous FP16	FEAT_FP16
01x1	0x	x0xx	xxx1xxxx0	UNALLOCATED	-
01x1	0x	x0xx	xxx1xxxx1	Advanced SIMD scalar three same extra	FEAT_RDM
01x1	0x	x100	00xxxxx10	Advanced SIMD scalar two-register miscellaneous	-
01x1	0x	x110	00xxxxx10	Advanced SIMD scalar pairwise	FEAT_FP16
01x1	0x	x1xx	1xxxxxx10	UNALLOCATED	-
01x1	0x	x1xx	x1xxxxx10	UNALLOCATED	-
01x1	0x	x1xx	xxxxxxx00	Advanced SIMD scalar three different	-
01x1	0x	x1xx	xxxxxxx1	Advanced SIMD scalar three same	-
01x1	10		xxxxxxx1	Advanced SIMD scalar shift by immediate	-
01x1	11		xxxxxxx1	UNALLOCATED	-
01x1	1x		xxxxxxx0	Advanced SIMD scalar x indexed element	FEAT_FP16
0x00	0x	x0xx	xxx0xxx00	Advanced SIMD table lookup	-
0x00	0x	x0xx	xxx0xxx10	Advanced SIMD permute	-
0x10	0x	x0xx	xxx0xxx0	Advanced SIMD extract	-
0xx0	00	00xx	xxx0xxx1	Advanced SIMD copy	-
0xx0	01	00xx	xxx0xxx1	UNALLOCATED	-
0xx0	0x	0111	00xxxxx10	UNALLOCATED	-
0xx0	0x	10xx	xxx00xxx1	Advanced SIMD three same (FP16)	FEAT_FP16
0xx0	0x	10xx	xxx01xxx1	UNALLOCATED	-
0xx0	0x	1111	00xxxxx10	Advanced SIMD two-register miscellaneous (FP16)	FEAT_FP16
0xx0	0x	x0xx	xxx1xxxx0	UNALLOCATED	-
0xx0	0x	x0xx	xxx1xxxx1	Advanced SIMD three-register extension	FEAT_DotProd
0xx0	0x	x100	00xxxxx10	Advanced SIMD two-register miscellaneous	-
0xx0	0x	x110	00xxxxx10	Advanced SIMD across lanes	FEAT_FP16
0xx0	0x	x1xx	1xxxxxx10	UNALLOCATED	-

op0	op1	op2	op3	Instruction details	Architecture version
0xx0	0x	x1xx	x1xxxxx10	UNALLOCATED	-
0xx0	0x	x1xx	xxxxxxx00	Advanced SIMD three different	-
0xx0	0x	x1xx	xxxxxxx1	Advanced SIMD three same	FEAT_FHM
0xx0	10	0000	xxxxxxx1	Advanced SIMD modified immediate	FEAT_FP16
0xx0	10	!= 0000	xxxxxxx1	Advanced SIMD shift by immediate	-
0xx0	11		xxxxxxx1	UNALLOCATED	-
0xx0	1x		xxxxxxx0	Advanced SIMD vector x indexed element	FEAT_DotProd
1100	00	10xx	xxx10xxxx	Cryptographic three-register, imm2	FEAT_SM3
1100	00	11xx	xxx1x00xx	Cryptographic three-register SHA 512	FEAT_SHA512
1100	00		xxx0xxxxx	Cryptographic four-register	FEAT_SHA3
1100	01	00xx		XAR	FEAT_SHA3
1100	01	1000	0001000xx	Cryptographic two-register SHA 512	FEAT_SHA512
11x1				UNALLOCATED	-
1xx0	1x			UNALLOCATED	-
x0x1	0x	x0xx		Conversion between floating-point and fixed-point	FEAT_FP16
x0x1	0x	x1xx	xxx000000	Conversion between floating-point and integer	FEAT_FP16
x0x1	0x	x1xx	xxx100000	UNALLOCATED	-
x0x1	0x	x1xx	xxxx10000	Floating-point data-processing (1 source)	FEAT_FP16
x0x1	0x	x1xx	xxxxx1000	Floating-point compare	FEAT_FP16
x0x1	0x	x1xx	xxxxxx100	Floating-point immediate	FEAT_FP16
x0x1	0x	x1xx	xxxxxxx01	Floating-point conditional compare	FEAT_FP16
x0x1	0x	x1xx	xxxxxxx10	Floating-point data-processing (2 source)	FEAT_FP16
x0x1	0x	x1xx	xxxxxxx11	Floating-point conditional select	FEAT_FP16
x0x1	1x			Floating-point data-processing (3 source)	FEAT_FP16

### Cryptographic AES

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	24	23	22	21	17	16	12	11	10	9	5	4	0
0	1	0	0	1	1	1	0	size	1	0	1	0	0
							opcode	1	0	Rn		Rd	

size	opcode	Instruction Details
x1xxx		UNALLOCATED

size	opcode	Instruction Details
	000xx	UNALLOCATED
	1xxxx	UNALLOCATED
x1		UNALLOCATED
00	00100	<a href="#">AESE</a>
00	00101	<a href="#">AESD</a>
00	00110	<a href="#">AESMC</a>
00	00111	<a href="#">AESIMC</a>
1x		UNALLOCATED

### Cryptographic three-register SHA

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	24	23	22	21	20	16	15	14	12	11	10	9	5	4	0	
0	1	0	1	1	1	1	0	size	0	Rm	0	opcode	0	0	Rn	Rd

size	opcode	Instruction Details
	111	UNALLOCATED
x1		UNALLOCATED
00	000	<a href="#">SHA1C</a>
00	001	<a href="#">SHA1P</a>
00	010	<a href="#">SHA1M</a>
00	011	<a href="#">SHA1SU0</a>
00	100	<a href="#">SHA256H</a>
00	101	<a href="#">SHA256H2</a>
00	110	<a href="#">SHA256SU1</a>
1x		UNALLOCATED

### Cryptographic two-register SHA

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	24	23	22	21	17	16	12	11	10	9	5	4	0					
0	1	0	1	1	1	1	0	size	1	0	1	0	0	opcode	1	0	Rn	Rd

size	opcode	Instruction Details
	xx1xx	UNALLOCATED
	x1xxx	UNALLOCATED
	1xxxx	UNALLOCATED
x1		UNALLOCATED
00	00000	<a href="#">SHA1H</a>

size	opcode	Instruction Details
00	00001	SHA1SU1
00	00010	SHA256SU0
00	00011	UNALLOCATED
1x		UNALLOCATED

### Advanced SIMD scalar copy

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28					21	20		16	15	14		11	10	9		5	4	0
0	1	op	1	1	1	1	0	0	0	0	imm5	0		imm4	1		Rn				Rd

op	imm4	Instruction Details
0	xxx1	UNALLOCATED
0	xx1x	UNALLOCATED
0	x1xx	UNALLOCATED
0	0000	DUP (element)
0	1xxx	UNALLOCATED
1		UNALLOCATED

### Advanced SIMD scalar three same FP16

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28		24	23	22	21	20		16	15	14	13		11	10	9		5	4	0
0	1	U	1	1	1	1	0	a	1	0	Rm	0	0	opcode	1		Rn					Rd

U	a	opcode	Instruction Details	Architecture Version
		110	UNALLOCATED	-
	1	011	UNALLOCATED	-
0	0	011	FMULX	FEAT_FP16
0	0	100	FCMEQ (register)	FEAT_FP16
0	0	101	UNALLOCATED	-
0	0	111	FRECPS	FEAT_FP16
0	1	100	UNALLOCATED	-
0	1	101	UNALLOCATED	-
0	1	111	FRSQRTS	FEAT_FP16
1	0	011	UNALLOCATED	-
1	0	100	FCMGE (register)	FEAT_FP16
1	0	101	FACGE	FEAT_FP16
1	0	111	UNALLOCATED	-

U	a	opcode	Instruction Details	Architecture Version
1	1	010	<a href="#">FABD</a>	FEAT_FP16
1	1	100	<a href="#">FCMGT (register)</a>	FEAT_FP16
1	1	101	<a href="#">FACGT</a>	FEAT_FP16
1	1	111	UNALLOCATED	-

#### Advanced SIMD scalar two-register miscellaneous FP16

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	17	16	12	11	10	9	5	4	0				
0	1	U	1	1	1	1	0	a	1	1	1	1	0	0	opcode	1	0	Rn	Rd

U	a	opcode	Instruction Details	Architecture Version
		00xxx	UNALLOCATED	-
		010xx	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		1100x	UNALLOCATED	-
		11110	UNALLOCATED	-
0	0	011xx	UNALLOCATED	-
0	0	11111	UNALLOCATED	-
1	0	01111	UNALLOCATED	-
1	0	11100	UNALLOCATED	-
0	0	11010	<a href="#">FCVTNS (vector)</a>	FEAT_FP16
0	0	11011	<a href="#">FCVTMS (vector)</a>	FEAT_FP16
0	0	11100	<a href="#">FCVTAS (vector)</a>	FEAT_FP16
0	0	11101	<a href="#">SCVTF (vector, integer)</a>	FEAT_FP16
0	1	01100	<a href="#">FCMGT (zero)</a>	FEAT_FP16
0	1	01101	<a href="#">FCMEQ (zero)</a>	FEAT_FP16
0	1	01110	<a href="#">FCMLT (zero)</a>	FEAT_FP16
0	1	11010	<a href="#">FCVTPS (vector)</a>	FEAT_FP16
0	1	11011	<a href="#">FCVTZS (vector, integer)</a>	FEAT_FP16
0	1	11101	<a href="#">FRECPPE</a>	FEAT_FP16
0	1	11111	<a href="#">FRECPX</a>	FEAT_FP16
1	0	11010	<a href="#">FCVTNU (vector)</a>	FEAT_FP16
1	0	11011	<a href="#">FCVTMU (vector)</a>	FEAT_FP16
1	0	11100	<a href="#">FCVTAU (vector)</a>	FEAT_FP16
1	0	11101	<a href="#">UCVTF (vector, integer)</a>	FEAT_FP16
1	1	01100	<a href="#">FCMGE (zero)</a>	FEAT_FP16

U	a	opcode	Instruction Details	Architecture Version
1	1	01101	<a href="#">FCMLE (zero)</a>	FEAT_FP16
1	1	01110	UNALLOCATED	-
1	1	11010	<a href="#">FCVTPU (vector)</a>	FEAT_FP16
1	1	11011	<a href="#">FCVTZU (vector, integer)</a>	FEAT_FP16
1	1	11101	<a href="#">FRSQRTE</a>	FEAT_FP16
1	1	11111	UNALLOCATED	-

#### Advanced SIMD scalar three same extra

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	16	15	14	11	10	9	5	4	0
0	1	U	1	1	1	1	0	size	0	Rm	1	opcode	1	Rn	Rd		

U	opcode	Instruction Details	Architecture Version
	001x	UNALLOCATED	-
	01xx	UNALLOCATED	-
	1xxx	UNALLOCATED	-
0	0000	UNALLOCATED	-
0	0001	UNALLOCATED	-
1	0000	<a href="#">SQRDMLAH (vector)</a>	FEAT_RDM
1	0001	<a href="#">SQRDMLSH (vector)</a>	FEAT_RDM

#### Advanced SIMD scalar two-register miscellaneous

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	17	16	12	11	10	9	5	4	0		
0	1	U	1	1	1	1	0	size	1	0	0	0	0	opcode	1	0	Rn	Rd

U	size	opcode	Instruction Details
		0000x	UNALLOCATED
		00010	UNALLOCATED
		0010x	UNALLOCATED
		00110	UNALLOCATED
		01111	UNALLOCATED
		1000x	UNALLOCATED
		10011	UNALLOCATED
		10101	UNALLOCATED
		10111	UNALLOCATED
		1100x	UNALLOCATED


U	size	opcode	Instruction Details
		11110	UNALLOCATED
0x		011xx	UNALLOCATED
0x		11111	UNALLOCATED
1x		10110	UNALLOCATED
1x		11100	UNALLOCATED
0		00011	SUQADD
0		00111	SQABS
0		01000	CMGT (zero)
0		01001	CMEQ (zero)
0		01010	CMLT (zero)
0		01011	ABS
0		10010	UNALLOCATED
0		10100	SQXTN, SQXTN2
0	0x	10110	UNALLOCATED
0	0x	11010	FCVTNS (vector)
0	0x	11011	FCVTMS (vector)
0	0x	11100	FCVTAS (vector)
0	0x	11101	SCVTF (vector, integer)
0	1x	01100	FCMGT (zero)
0	1x	01101	FCMEQ (zero)
0	1x	01110	FCMLT (zero)
0	1x	11010	FCVTPS (vector)
0	1x	11011	FCVTZS (vector, integer)
0	1x	11101	FRECPE
0	1x	11111	FRECPX
1		00011	USQADD
1		00111	SQNEG
1		01000	CMGE (zero)
1		01001	CMLE (zero)
1		01010	UNALLOCATED
1		01011	NEG (vector)
1		10010	SQXTUN, SQXTUN2
1		10100	UQXTN, UQXTN2
1	0x	10110	FCVTXN, FCVTXN2



U	size	opcode	Instruction Details
1	0x	11010	<a href="#">FCVTNU (vector)</a>
1	0x	11011	<a href="#">FCVTMU (vector)</a>
1	0x	11100	<a href="#">FCVTAU (vector)</a>
1	0x	11101	<a href="#">UCVTF (vector, integer)</a>
1	1x	01100	<a href="#">FCMGE (zero)</a>
1	1x	01101	<a href="#">FCMLE (zero)</a>
1	1x	01110	UNALLOCATED
1	1x	11010	<a href="#">FCVTPU (vector)</a>
1	1x	11011	<a href="#">FCVTZU (vector, integer)</a>
1	1x	11101	<a href="#">FRSQRTE</a>
1	1x	11111	UNALLOCATED

### Advanced SIMD scalar pairwise

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



U	size	opcode	Instruction Details	Architecture Version
		00xxx	UNALLOCATED	-
		010xx	UNALLOCATED	-
		01110	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		1100x	UNALLOCATED	-
		11010	UNALLOCATED	-
		111xx	UNALLOCATED	-
	1x	01101	UNALLOCATED	-
0		11011	<a href="#">ADDP (scalar)</a>	-
0	00	01100	<a href="#">FMAXNMP (scalar) — half-precision</a>	FEAT_FP16
0	00	01101	<a href="#">FADDP (scalar) — half-precision</a>	FEAT_FP16
0	00	01111	<a href="#">FMAXP (scalar) — half-precision</a>	FEAT_FP16
0	01	01100	UNALLOCATED	-
0	01	01101	UNALLOCATED	-
0	01	01111	UNALLOCATED	-
0	10	01100	<a href="#">FMINNMP (scalar) — half-precision</a>	FEAT_FP16
0	10	01111	<a href="#">FMINP (scalar) — half-precision</a>	FEAT_FP16

U	size	opcode	Instruction Details	Architecture Version
0	11	01100	UNALLOCATED	-
0	11	01111	UNALLOCATED	-
1		11011	UNALLOCATED	-
1	0x	01100	FMAXNMP (scalar) — single-precision and double-precision	-
1	0x	01101	FADDP (scalar) — single-precision and double-precision	-
1	0x	01111	FMAXP (scalar) — single-precision and double-precision	-
1	1x	01100	FMINNMP (scalar) — single-precision and double-precision	-
1	1x	01111	FMINP (scalar) — single-precision and double-precision	-

#### Advanced SIMD scalar three different

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	16	15	12	11	10	9	5	4	0
0	1	U	1	1	1	1	0	size	1	Rm	opcode	0	0	Rn			Rd

U	opcode	Instruction Details
	00xx	UNALLOCATED
	01xx	UNALLOCATED
	1000	UNALLOCATED
	1010	UNALLOCATED
	1100	UNALLOCATED
	111x	UNALLOCATED
0	1001	SQDMLAL, SQDMLAL2 (vector)
0	1011	SQDMLSL, SQDMLSL2 (vector)
0	1101	SQDMULL, SQDMULL2 (vector)
1	1001	UNALLOCATED
1	1011	UNALLOCATED
1	1101	UNALLOCATED

#### Advanced SIMD scalar three same

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).


31	30	29	28	24	23	22	21	20	16	15	11	10	9	5	4	0
0	1	U	1	1	1	1	0	size	1	Rm	opcode	1	Rn			Rd

U	size	opcode	Instruction Details
		00000	UNALLOCATED
		0001x	UNALLOCATED
		00100	UNALLOCATED
		011xx	UNALLOCATED
		1001x	UNALLOCATED
	1x	11011	UNALLOCATED
0		00001	<a href="#">SQADD</a>
0		00101	<a href="#">SQSUB</a>
0		00110	<a href="#">CMGT (register)</a>
0		00111	<a href="#">CMGE (register)</a>
0		01000	<a href="#">SSHL</a>
0		01001	<a href="#">SQSHL (register)</a>
0		01010	<a href="#">SRSHL</a>
0		01011	<a href="#">SQRSHL</a>
0		10000	<a href="#">ADD (vector)</a>
0		10001	<a href="#">CMTST</a>
0		10100	UNALLOCATED
0		10101	UNALLOCATED
0		10110	<a href="#">SQDMULH (vector)</a>
0		10111	UNALLOCATED
0	0x	11000	UNALLOCATED
0	0x	11001	UNALLOCATED
0	0x	11010	UNALLOCATED
0	0x	11011	<a href="#">FMULX</a>
0	0x	11100	<a href="#">FCMEQ (register)</a>
0	0x	11101	UNALLOCATED
0	0x	11110	UNALLOCATED
0	0x	11111	<a href="#">FRECPS</a>
0	1x	11000	UNALLOCATED
0	1x	11001	UNALLOCATED
0	1x	11010	UNALLOCATED
0	1x	11100	UNALLOCATED
0	1x	11101	UNALLOCATED
0	1x	11110	UNALLOCATED

U	size	opcode	Instruction Details
0	1x	11111	<a href="#">FRSQRTS</a>
1		00001	<a href="#">UQADD</a>
1		00101	<a href="#">UQSUB</a>
1		00110	<a href="#">CMHI (register)</a>
1		00111	<a href="#">CMHS (register)</a>
1		01000	<a href="#">USHL</a>
1		01001	<a href="#">UQSHL (register)</a>
1		01010	<a href="#">URSHL</a>
1		01011	<a href="#">UQRSHL</a>
1		10000	<a href="#">SUB (vector)</a>
1		10001	<a href="#">CMEQ (register)</a>
1		10100	UNALLOCATED
1		10101	UNALLOCATED
1		10110	<a href="#">SQRDMULH (vector)</a>
1		10111	UNALLOCATED
1	0x	11000	UNALLOCATED
1	0x	11001	UNALLOCATED
1	0x	11010	UNALLOCATED
1	0x	11011	UNALLOCATED
1	0x	11100	<a href="#">FCMGE (register)</a>
1	0x	11101	<a href="#">FACGE</a>
1	0x	11110	UNALLOCATED
1	0x	11111	UNALLOCATED
1	1x	11000	UNALLOCATED
1	1x	11001	UNALLOCATED
1	1x	11010	<a href="#">FABD</a>
1	1x	11100	<a href="#">FCMGT (register)</a>
1	1x	11101	<a href="#">FACGT</a>
1	1x	11110	UNALLOCATED
1	1x	11111	UNALLOCATED

#### Advanced SIMD scalar shift by immediate

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



U	immh	opcode	Instruction Details
	!= 0000	00001	UNALLOCATED
	!= 0000	00011	UNALLOCATED
	!= 0000	00101	UNALLOCATED
	!= 0000	00111	UNALLOCATED
	!= 0000	01001	UNALLOCATED
	!= 0000	01011	UNALLOCATED
	!= 0000	01101	UNALLOCATED
	!= 0000	01111	UNALLOCATED
	!= 0000	101xx	UNALLOCATED
	!= 0000	110xx	UNALLOCATED
	!= 0000	11101	UNALLOCATED
	!= 0000	11110	UNALLOCATED
	0000		UNALLOCATED
0	!= 0000	00000	SSHR
0	!= 0000	00010	SSRA
0	!= 0000	00100	SRSHR
0	!= 0000	00110	SRSRA
0	!= 0000	01000	UNALLOCATED
0	!= 0000	01010	SHL
0	!= 0000	01100	UNALLOCATED
0	!= 0000	01110	SQSHL (immediate)
0	!= 0000	10000	UNALLOCATED
0	!= 0000	10001	UNALLOCATED
0	!= 0000	10010	SQSHRN, SQSHRN2
0	!= 0000	10011	SQRSHRN, SQRSHRN2
0	!= 0000	11100	SCVTF (vector, fixed-point)
0	!= 0000	11111	FCVTZS (vector, fixed-point)
1	!= 0000	00000	USHR
1	!= 0000	00010	USRA
1	!= 0000	00100	URSHR
1	!= 0000	00110	URSRA
1	!= 0000	01000	SRI
1	!= 0000	01010	SLI
1	!= 0000	01100	SQSHLU

U	immh	opcode	Instruction Details
1	!= 0000	01110	<a href="#">UQSHL (immediate)</a>
1	!= 0000	10000	<a href="#">SQSHRUN, SQSHRUN2</a>
1	!= 0000	10001	<a href="#">SQRSHRUN, SQRSHRUN2</a>
1	!= 0000	10010	<a href="#">UQSHRN, UQSHRN2</a>
1	!= 0000	10011	<a href="#">UQRSHRN, UQRSHRN2</a>
1	!= 0000	11100	<a href="#">UCVTF (vector, fixed-point)</a>
1	!= 0000	11111	<a href="#">FCVTZU (vector, fixed-point)</a>

### Advanced SIMD scalar x indexed element

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	19	16	15	12	11	10	9	5	4	0
0	1	U	1	1	1	1	1	size	L	M	Rn	opcode	H	0	Rn	Rd		

U	size	opcode	Instruction Details	Architecture Version
		0000	UNALLOCATED	-
		0010	UNALLOCATED	-
		0100	UNALLOCATED	-
		0110	UNALLOCATED	-
		1000	UNALLOCATED	-
		1010	UNALLOCATED	-
		1110	UNALLOCATED	-
	01	0001	UNALLOCATED	-
	01	0101	UNALLOCATED	-
	01	1001	UNALLOCATED	-
0		0011	<a href="#">SQDMLAL, SQDMLAL2 (by element)</a>	-
0		0111	<a href="#">SQDMLSL, SQDMLSL2 (by element)</a>	-
0		1011	<a href="#">SQDMULL, SQDMULL2 (by element)</a>	-
0		1100	<a href="#">SQDMULH (by element)</a>	-
0		1101	<a href="#">SQRDMULH (by element)</a>	-
0		1111	UNALLOCATED	-
0	00	0001	<a href="#">FMLA (by element) — half-precision</a>	FEAT_FP16
0	00	0101	<a href="#">FMLS (by element) — half-precision</a>	FEAT_FP16
0	00	1001	<a href="#">FMUL (by element) — half-precision</a>	FEAT_FP16

U	size	opcode	Instruction Details	Architecture Version
0	1x	0001	<a href="#">FMLA</a> (by element) — - <a href="#">single-precision and double-precision</a>	
0	1x	0101	<a href="#">FMLS</a> (by element) — - <a href="#">single-precision and double-precision</a>	
0	1x	1001	<a href="#">FMUL</a> (by element) — - <a href="#">single-precision and double-precision</a>	
1		0011	UNALLOCATED	-
1		0111	UNALLOCATED	-
1		1011	UNALLOCATED	-
1		1100	UNALLOCATED	-
1		1101	<a href="#">SQRDMLAH</a> (by element)	FEAT_RDM
1		1111	<a href="#">SQRDMLSH</a> (by element)	FEAT_RDM
1	00	0001	UNALLOCATED	-
1	00	0101	UNALLOCATED	-
1	00	1001	<a href="#">FMULX</a> (by element) — - <a href="#">half-precision</a>	FEAT_FP16
1	1x	0001	UNALLOCATED	-
1	1x	0101	UNALLOCATED	-
1	1x	1001	<a href="#">FMULX</a> (by element) — - <a href="#">single-precision and double-precision</a>	

### Advanced SIMD table lookup

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29		24	23	22	21	20		16	15	14	13	12	11	10	9		5	4	0
0	Q	0	0	1	1	1	0	op2	0	Rm	0	len	op	0	0	Rn					Rd

op2	len	op	Instruction Details
x1			UNALLOCATED
00	00	0	<a href="#">TBL</a> — <a href="#">single register table</a>
00	00	1	<a href="#">TBX</a> — <a href="#">single register table</a>
00	01	0	<a href="#">TBL</a> — <a href="#">two register table</a>
00	01	1	<a href="#">TBX</a> — <a href="#">two register table</a>
00	10	0	<a href="#">TBL</a> — <a href="#">three register table</a>
00	10	1	<a href="#">TBX</a> — <a href="#">three register table</a>
00	11	0	<a href="#">TBL</a> — <a href="#">four register table</a>
00	11	1	<a href="#">TBX</a> — <a href="#">four register table</a>
1x			UNALLOCATED

### Advanced SIMD permute

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29					24	23	22	21	20			16	15	14			12	11	10	9			5	4	0	
0	Q	0	0	1	1	1	0	size	0	Rm				0	opcode				1	0	Rn				Rd			

opcode	Instruction Details
--------	---------------------

000	UNALLOCATED
001	<a href="#">UZP1</a>
010	<a href="#">TRN1</a>
011	<a href="#">ZIP1</a>
100	UNALLOCATED
101	<a href="#">UZP2</a>
110	<a href="#">TRN2</a>
111	<a href="#">ZIP2</a>

### Advanced SIMD extract

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29					24	23	22	21	20			16	15	14			11	10	9			5	4	0	
0	Q	1	0	1	1	1	0	op2	0	Rm				0	imm4				0	Rn				Rd			

op2	Instruction Details
-----	---------------------

x1	UNALLOCATED
00	<a href="#">EXT</a>
1x	UNALLOCATED

### Advanced SIMD copy

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28					21	20			16	15	14			11	10	9			5	4	0				
0	Q	op	0	1	1	1	0	0	0	0	imm5				0	imm4				1	Rn				Rd			

Q	op	imm5	imm4	Instruction Details
---	----	------	------	---------------------

		x0000		UNALLOCATED
	0		0000	<a href="#">DUP (element)</a>
	0		0001	<a href="#">DUP (general)</a>
	0		0010	UNALLOCATED
	0		0100	UNALLOCATED
	0		0110	UNALLOCATED
	0		1xxx	UNALLOCATED
0	0		0011	UNALLOCATED



Q	op	imm5	imm4	Instruction Details
0	0		0101	<a href="#">SMOV</a>
0	0		0111	<a href="#">UMOV</a>
0	1			UNALLOCATED
1	0		0011	<a href="#">INS (general)</a>
1	0		0101	<a href="#">SMOV</a>
1	0	x1000	0111	<a href="#">UMOV</a>
1	1			<a href="#">INS (element)</a>

### Advanced SIMD three same (FP16)

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).


31	30	29	28	24	23	22	21	20	16	15	14	13	11	10	9	5	4	0
0	Q	U	0	1	1	1	0	a	1	0	Rm	0	0	opcode	1	Rn	Rd	0

U	a	opcode	Instruction Details	Architecture Version
0	0	000	<a href="#">FMAXNM (vector)</a>	FEAT_FP16
0	0	001	<a href="#">FMLA (vector)</a>	FEAT_FP16
0	0	010	<a href="#">FADD (vector)</a>	FEAT_FP16
0	0	011	<a href="#">FMULX</a>	FEAT_FP16
0	0	100	<a href="#">FCMEQ (register)</a>	FEAT_FP16
0	0	101	UNALLOCATED	-
0	0	110	<a href="#">FMAX (vector)</a>	FEAT_FP16
0	0	111	<a href="#">FRECPS</a>	FEAT_FP16
0	1	000	<a href="#">FMINNM (vector)</a>	FEAT_FP16
0	1	001	<a href="#">FMLS (vector)</a>	FEAT_FP16
0	1	010	<a href="#">FSUB (vector)</a>	FEAT_FP16
0	1	011	UNALLOCATED	-
0	1	100	UNALLOCATED	-
0	1	101	UNALLOCATED	-
0	1	110	<a href="#">FMIN (vector)</a>	FEAT_FP16
0	1	111	<a href="#">FRSQRTS</a>	FEAT_FP16
1	0	000	<a href="#">FMAXNMP (vector)</a>	FEAT_FP16
1	0	001	UNALLOCATED	-
1	0	010	<a href="#">FADDP (vector)</a>	FEAT_FP16
1	0	011	<a href="#">FMUL (vector)</a>	FEAT_FP16
1	0	100	<a href="#">FCMGE (register)</a>	FEAT_FP16
1	0	101	<a href="#">FACGE</a>	FEAT_FP16

U	a	opcode	Instruction Details	Architecture Version
1	0	110	<a href="#">FMAXP (vector)</a>	FEAT_FP16
1	0	111	<a href="#">FDIV (vector)</a>	FEAT_FP16
1	1	000	<a href="#">FMINNMP (vector)</a>	FEAT_FP16
1	1	001	UNALLOCATED	-
1	1	010	<a href="#">FABD</a>	FEAT_FP16
1	1	011	UNALLOCATED	-
1	1	100	<a href="#">FCMGT (register)</a>	FEAT_FP16
1	1	101	<a href="#">FACGT</a>	FEAT_FP16
1	1	110	<a href="#">FMINP (vector)</a>	FEAT_FP16
1	1	111	UNALLOCATED	-

#### Advanced SIMD two-register miscellaneous (FP16)

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



U	a	opcode	Instruction Details	Architecture Version
		00xxx	UNALLOCATED	-
		010xx	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		11110	UNALLOCATED	-
0	0	111xx	UNALLOCATED	-
0	0	11111	UNALLOCATED	-
1	0	11100	UNALLOCATED	-
0	0	11000	<a href="#">FRINTN (vector)</a>	FEAT_FP16
0	0	11001	<a href="#">FRINTM (vector)</a>	FEAT_FP16
0	0	11010	<a href="#">FCVTNS (vector)</a>	FEAT_FP16
0	0	11011	<a href="#">FCVTMS (vector)</a>	FEAT_FP16
0	0	11100	<a href="#">FCVTAS (vector)</a>	FEAT_FP16
0	0	11101	<a href="#">SCVTF (vector, integer)</a>	FEAT_FP16
0	1	01100	<a href="#">FCMGT (zero)</a>	FEAT_FP16
0	1	01101	<a href="#">FCMEQ (zero)</a>	FEAT_FP16
0	1	01110	<a href="#">FCMLT (zero)</a>	FEAT_FP16
0	1	01111	<a href="#">FABS (vector)</a>	FEAT_FP16
0	1	11000	<a href="#">FRINTP (vector)</a>	FEAT_FP16
0	1	11001	<a href="#">FRINTZ (vector)</a>	FEAT_FP16

U	a	opcode	Instruction Details	Architecture Version
0	1	11010	<a href="#">FCVTPS (vector)</a>	FEAT_FP16
0	1	11011	<a href="#">FCVTZS (vector, integer)</a>	FEAT_FP16
0	1	11101	<a href="#">FRECPE</a>	FEAT_FP16
0	1	11111	UNALLOCATED	-
1	0	11000	<a href="#">FRINTA (vector)</a>	FEAT_FP16
1	0	11001	<a href="#">FRINTX (vector)</a>	FEAT_FP16
1	0	11010	<a href="#">FCVTNU (vector)</a>	FEAT_FP16
1	0	11011	<a href="#">FCVTMU (vector)</a>	FEAT_FP16
1	0	11100	<a href="#">FCVTAU (vector)</a>	FEAT_FP16
1	0	11101	<a href="#">UCVTF (vector, integer)</a>	FEAT_FP16
1	1	01100	<a href="#">FCMGE (zero)</a>	FEAT_FP16
1	1	01101	<a href="#">FCMLE (zero)</a>	FEAT_FP16
1	1	01110	UNALLOCATED	-
1	1	01111	<a href="#">FNEG (vector)</a>	FEAT_FP16
1	1	11000	UNALLOCATED	-
1	1	11001	<a href="#">FRINTI (vector)</a>	FEAT_FP16
1	1	11010	<a href="#">FCVTPU (vector)</a>	FEAT_FP16
1	1	11011	<a href="#">FCVTZU (vector, integer)</a>	FEAT_FP16
1	1	11101	<a href="#">FRSQRTE</a>	FEAT_FP16
1	1	11111	<a href="#">FSQRT (vector)</a>	FEAT_FP16

### Advanced SIMD three-register extension

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	16	15	14	11	10	9	5	4	0
0	Q	U	0	1	1	1	0	size	0	Rm	1	opcode	1	Rn	Rd		

Q	U	size	opcode	Instruction Details	Architecture Version
		0x	0011	UNALLOCATED	-
		11	0011	UNALLOCATED	-
		0	0000	UNALLOCATED	-
		0	0001	UNALLOCATED	-
		0	0010	<a href="#">SDOT (vector)</a>	FEAT_DotProd
		0	1xxx	UNALLOCATED	-
		1	0000	<a href="#">SQRDMLAH (vector)</a>	FEAT_RDM
		1	0001	<a href="#">SQRDMLSH (vector)</a>	FEAT_RDM
		1	0010	<a href="#">UDOT (vector)</a>	FEAT_DotProd

Q	U	size	opcode	Instruction Details	Architecture Version
1	00	1101	UNALLOCATED	-	
1	00	1111	UNALLOCATED	-	
1	1x	1101	UNALLOCATED	-	
1	10	0011	UNALLOCATED	-	
1	10	1111	UNALLOCATED	-	
0		01xx	UNALLOCATED	-	
0	1	01	1101	UNALLOCATED	-
1		0x	01xx	UNALLOCATED	-
1		1x	011x	UNALLOCATED	-
1	1	10	0101	UNALLOCATED	-

### Advanced SIMD two-register miscellaneous

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	17	16	12	11	10	9	5	4	0		
0	Q	U	0	1	1	1	0	size	1	0	0	0	0	opcode	1	0	Rn	Rd


U	size	opcode	Instruction Details
		1000x	UNALLOCATED
		10101	UNALLOCATED
	0x	011xx	UNALLOCATED
	1x	10111	UNALLOCATED
	1x	11110	UNALLOCATED
	11	10110	UNALLOCATED
0		00000	<a href="#">REV64</a>
0		00001	<a href="#">REV16 (vector)</a>
0		00010	<a href="#">SADDLP</a>
0		00011	<a href="#">SUQADD</a>
0		00100	<a href="#">CLS (vector)</a>
0		00101	<a href="#">CNT</a>
0		00110	<a href="#">SADALP</a>
0		00111	<a href="#">SQABS</a>
0		01000	<a href="#">CMGT (zero)</a>
0		01001	<a href="#">CMEQ (zero)</a>
0		01010	<a href="#">CMLT (zero)</a>
0		01011	<a href="#">ABS</a>
0		10010	<a href="#">XTN, XTN2</a>

U	size	opcode	Instruction Details
0		10011	UNALLOCATED
0		10100	SQXTN, SQXTN2
0	0x	10110	FCVTN, FCVTN2
0	0x	10111	FCVTL, FCVTL2
0	0x	11000	FRINTN (vector)
0	0x	11001	FRINTM (vector)
0	0x	11010	FCVTNS (vector)
0	0x	11011	FCVTMS (vector)
0	0x	11100	FCVTAS (vector)
0	0x	11101	SCVTF (vector, integer)
0	1x	01100	FCMGT (zero)
0	1x	01101	FCMEQ (zero)
0	1x	01110	FCMLT (zero)
0	1x	01111	FABS (vector)
0	1x	11000	FRINTP (vector)
0	1x	11001	FRINTZ (vector)
0	1x	11010	FCVTPS (vector)
0	1x	11011	FCVTZS (vector, integer)
0	1x	11100	URECPE
0	1x	11101	FRECPE
0	1x	11111	UNALLOCATED
1		00000	REV32 (vector)
1		00001	UNALLOCATED
1		00010	UADDLP
1		00011	USQADD
1		00100	CLZ (vector)
1		00110	UADALP
1		00111	SQNEG
1		01000	CMGE (zero)
1		01001	CMLE (zero)
1		01010	UNALLOCATED
1		01011	NEG (vector)
1		10010	SQXTUN, SQXTUN2
1		10011	SHLL, SHLL2

U	size	opcode	Instruction Details
1		10100	UQXTN, UQXTN2
1	0x	10110	FCVTXN, FCVTXN2
1	0x	10111	UNALLOCATED
1	0x	11000	FRINTA (vector)
1	0x	11001	FRINTX (vector)
1	0x	11010	FCVTNU (vector)
1	0x	11011	FCVTMU (vector)
1	0x	11100	FCVTAU (vector)
1	0x	11101	UCVTF (vector, integer)
1	00	00101	NOT
1	01	00101	RBIT (vector)
1	1x	00101	UNALLOCATED
1	1x	01100	FCMGE (zero)
1	1x	01101	FCMLE (zero)
1	1x	01110	UNALLOCATED
1	1x	01111	FNEG (vector)
1	1x	11000	UNALLOCATED
1	1x	11001	FRINTI (vector)
1	1x	11010	FCVTPU (vector)
1	1x	11011	FCVTZU (vector, integer)
1	1x	11100	URSQRTE
1	1x	11101	FRSQRTE
1	1x	11111	FSQRT (vector)
1	10	10110	UNALLOCATED

### Advanced SIMD across lanes

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



U	size	opcode	Instruction Details	Architecture Version
		0000x	UNALLOCATED	-
		00010	UNALLOCATED	-
		001xx	UNALLOCATED	-
		0100x	UNALLOCATED	-
		01011	UNALLOCATED	-

U	size	opcode	Instruction Details	Architecture Version
		01101	UNALLOCATED	-
		01110	UNALLOCATED	-
		10xxx	UNALLOCATED	-
		1100x	UNALLOCATED	-
		111xx	UNALLOCATED	-
0		00011	SADDLV	-
0		01010	SMAXV	-
0		11010	SMINV	-
0		11011	ADDV	-
0	00	01100	FMAXNMV — half-precision	FEAT_FP16
0	00	01111	FMAXV — half-precision	FEAT_FP16
0	01	01100	UNALLOCATED	-
0	01	01111	UNALLOCATED	-
0	10	01100	FMINNMV — half-precision	FEAT_FP16
0	10	01111	FMINV — half-precision	FEAT_FP16
0	11	01100	UNALLOCATED	-
0	11	01111	UNALLOCATED	-
1		00011	UADDLV	-
1		01010	UMAXV	-
1		11010	UMINV	-
1		11011	UNALLOCATED	-
1	0x	01100	FMAXNMV — single-precision and double-precision	-
1	0x	01111	FMAXV — single-precision and double-precision	-
1	1x	01100	FMINNMV — single-precision and double-precision	-
1	1x	01111	FMINV — single-precision and double-precision	-

#### Advanced SIMD three different

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).


31	30	29	28	24	23	22	21	20	16	15	12	11	10	9	5	4	0
0	Q	U	0	1	1	1	0	size	1	Rm	opcode	0	0	Rn			Rd

U	opcode	Instruction Details
	1111	UNALLOCATED

U	opcode	Instruction Details
0	0000	SADDL, SADDL2
0	0001	SADDW, SADDW2
0	0010	SSUBL, SSUBL2
0	0011	SSUBW, SSUBW2
0	0100	ADDHN, ADDHN2
0	0101	SABAL, SABAL2
0	0110	SUBHN, SUBHN2
0	0111	SABDL, SABDL2
0	1000	SMLAL, SMLAL2 (vector)
0	1001	SQDMLAL, SQDMLAL2 (vector)
0	1010	SMLSL, SMLSL2 (vector)
0	1011	SQDMLSL, SQDMLSL2 (vector)
0	1100	SMULL, SMULL2 (vector)
0	1101	SQDMULL, SQDMULL2 (vector)
0	1110	PMULL, PMULL2
1	0000	UADDL, UADDL2
1	0001	UADDW, UADDW2
1	0010	USUBL, USUBL2
1	0011	USUBW, USUBW2
1	0100	RADDHN, RADDHN2
1	0101	UABAL, UABAL2
1	0110	RSUBHN, RSUBHN2
1	0111	UABDL, UABDL2
1	1000	UMLAL, UMLAL2 (vector)
1	1001	UNALLOCATED
1	1010	UMLSL, UMLSL2 (vector)
1	1011	UNALLOCATED
1	1100	UMULL, UMULL2 (vector)
1	1101	UNALLOCATED
1	1110	UNALLOCATED

**Advanced SIMD three same**

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).






U	size	opcode	Instruction Details	Architecture Version
0		00000	SHADD	-
0		00001	SQADD	-
0		00010	SRHADD	-
0		00100	SHSUB	-
0		00101	SQSUB	-
0		00110	CMGT (register)	-
0		00111	CMGE (register)	-
0		01000	SSHL	-
0		01001	SQSHL (register)	-
0		01010	SRSHL	-
0		01011	SQRSHL	-
0		01100	SMAX	-
0		01101	SMIN	-
0		01110	SABD	-
0		01111	SABA	-
0		10000	ADD (vector)	-
0		10001	CMTST	-
0		10010	MLA (vector)	-
0		10011	MUL (vector)	-
0		10100	SMAXP	-
0		10101	SMINP	-
0		10110	SQDMULH (vector)	-
0		10111	ADDP (vector)	-
0	0x	11000	FMAXNM (vector)	-
0	0x	11001	FMLA (vector)	-
0	0x	11010	FADD (vector)	-
0	0x	11011	FMULX	-
0	0x	11100	FCMEQ (register)	-
0	0x	11110	FMAX (vector)	-
0	0x	11111	FRECPS	-
0	00	00011	AND (vector)	-
0	00	11101	FMLAL, FMLAL2 (vector) FMLAL	— FEAT_FHM
0	01	00011	BIC (vector, register)	-
0	01	11101	UNALLOCATED	-

U	size	opcode	Instruction Details	Architecture Version
0	1x	11000	FMINNM (vector)	-
0	1x	11001	FMLS (vector)	-
0	1x	11010	FSUB (vector)	-
0	1x	11011	UNALLOCATED	-
0	1x	11100	UNALLOCATED	-
0	1x	11110	FMIN (vector)	-
0	1x	11111	FRSQRTS	-
0	10	00011	ORR (vector, register)	-
0	10	11101	FMLS, FMLS2 (vector) — FMLS	FEAT_FHM
0	11	00011	ORN (vector)	-
0	11	11101	UNALLOCATED	-
1		00000	UHADD	-
1		00001	UQADD	-
1		00010	URHADD	-
1		00100	UHSUB	-
1		00101	UQSUB	-
1		00110	CMHI (register)	-
1		00111	CMHS (register)	-
1		01000	USHL	-
1		01001	UQSHL (register)	-
1		01010	URSHL	-
1		01011	UQRSHL	-
1		01100	UMAX	-
1		01101	UMIN	-
1		01110	UABD	-
1		01111	UABA	-
1		10000	SUB (vector)	-
1		10001	CMEQ (register)	-
1		10010	MLS (vector)	-
1		10011	PMUL	-
1		10100	UMAXP	-
1		10101	UMINP	-
1		10110	SQRDMULH (vector)	-
1		10111	UNALLOCATED	-

U	size	opcode	Instruction Details	Architecture Version
1	0x	11000	FMAXNMP (vector)	-
1	0x	11010	FADDP (vector)	-
1	0x	11011	FMUL (vector)	-
1	0x	11100	FCMGE (register)	-
1	0x	11101	FACGE	-
1	0x	11110	FMAXP (vector)	-
1	0x	11111	FDIV (vector)	-
1	00	00011	EOR (vector)	-
1	00	11001	FMLAL, FMLAL2 (vector)	FEAT_FHM
1	01	00011	BSL	-
1	01	11001	UNALLOCATED	-
1	1x	11000	FMINNMP (vector)	-
1	1x	11010	FABD	-
1	1x	11011	UNALLOCATED	-
1	1x	11100	FCMGT (register)	-
1	1x	11101	FACGT	-
1	1x	11110	FMINP (vector)	-
1	1x	11111	UNALLOCATED	-
1	10	00011	BIT	-
1	10	11001	FMLSLSL, FMLSLSL2 (vector)	FEAT_FHM
1	11	00011	BIF	-
1	11	11001	UNALLOCATED	-

#### Advanced SIMD modified immediate

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).




Q	op	cmode	o2	Instruction Details	Architecture Version
0	0xxx	1	UNALLOCATED	-	
0	0xx0	0	MOVI — 32-bit shifted immediate	-	
0	0xx1	0	ORR (vector, immediate) — 32-bit	-	
0	10xx	1	UNALLOCATED	-	
0	10x0	0	MOVI — 16-bit shifted immediate	-	
0	10x1	0	ORR (vector, immediate) — 16-bit	-	

Q	op	cmode	o2	Instruction Details	Architecture Version
0	110x	0	0	MOVI — 32-bit shifting ones	-
0	110x	1	1	UNALLOCATED	-
0	1110	0	0	MOVI — 8-bit	-
0	1110	1	1	UNALLOCATED	-
0	1111	0	0	FMOV (vector, immediate) — single-precision	-
0	1111	1	1	FMOV (vector, immediate) — half-precision	FEAT_FP16
1			1	UNALLOCATED	-
1	0xx0	0	0	MVNI — 32-bit shifted immediate	-
1	0xx1	0	0	BIC (vector, immediate) — 32-bit	-
1	10x0	0	0	MVNI — 16-bit shifted immediate	-
1	10x1	0	0	BIC (vector, immediate) — 16-bit	-
1	110x	0	0	MVNI — 32-bit shifting ones	-
0	1	1110	0	MOVI — 64-bit scalar	-
0	1	1111	0	UNALLOCATED	-
1	1	1110	0	MOVI — 64-bit vector	-
1	1	1111	0	FMOV (vector, immediate) — double-precision	-

### Advanced SIMD shift by immediate

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).




The following constraints also apply to this encoding: immh != 0000 && immh != 0000

U	opcode	Instruction Details
	00001	UNALLOCATED
	00011	UNALLOCATED
	00101	UNALLOCATED
	00111	UNALLOCATED
	01001	UNALLOCATED
	01011	UNALLOCATED
	01101	UNALLOCATED
	01111	UNALLOCATED
	10101	UNALLOCATED

U	opcode	Instruction Details
	1011x	UNALLOCATED
	110xx	UNALLOCATED
	11101	UNALLOCATED
	11110	UNALLOCATED
0	00000	SSHR
0	00010	SSRA
0	00100	SRSHR
0	00110	SRSRA
0	01000	UNALLOCATED
0	01010	SHL
0	01100	UNALLOCATED
0	01110	SQSHL (immediate)
0	10000	SHRN, SHRN2
0	10001	RSHRN, RSHRN2
0	10010	SQSHRN, SQSHRN2
0	10011	SQRSHRN, SQRSHRN2
0	10100	SSHLL, SSHLL2
0	11100	SCVTF (vector, fixed-point)
0	11111	FCVTZS (vector, fixed-point)
1	00000	USHR
1	00010	USRA
1	00100	URSHR
1	00110	URSRA
1	01000	SRI
1	01010	SLI
1	01100	SQSHLU
1	01110	UQSHL (immediate)
1	10000	SQSHRUN, SQSHRUN2
1	10001	SQRSHRUN, SQRSHRUN2
1	10010	UQSHRN, UQSHRN2
1	10011	UQRSHRN, UQRSHRN2
1	10100	USHLL, USHLL2
1	11100	UCVTF (vector, fixed-point)
1	11111	FCVTZU (vector, fixed-point)

### Advanced SIMD vector x indexed element

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).




U	size	opcode	Instruction Details	Architecture Version
01	1001	UNALLOCATED		-
0	0010	SMLAL, SMLAL2 (by element)		-
0	0011	SQDMLAL, SQDMLAL2 (by element)		-
0	0110	SMLSL, SMLSL2 (by element)		-
0	0111	SQDMLSL, SQDMLSL2 (by element)		-
0	1000	MUL (by element)		-
0	1010	SMULL, SMULL2 (by element)		-
0	1011	SQDMULL, SQDMULL2 (by element)		-
0	1100	SQDMULH (by element)		-
0	1101	SQRDMULH (by element)		-
0	1110	SDOT (by element)		FEAT_DotProd
0	0x	0000	UNALLOCATED	-
0	0x	0100	UNALLOCATED	-
0	00	0001	FMLA (by element) — half-precision	FEAT_FP16
0	00	0101	FMLS (by element) — half-precision	FEAT_FP16
0	00	1001	FMUL (by element) — half-precision	FEAT_FP16
0	01	0001	UNALLOCATED	-
0	01	0101	UNALLOCATED	-
0	1x	0001	FMLA (by element) — single-precision and double-precision	-
0	1x	0101	FMLS (by element) — single-precision and double-precision	-
0	1x	1001	FMUL (by element) — single-precision and double-precision	-
0	10	0000	FMLAL, FMLAL2 (by element) — FMLAL	FEAT_FHM
0	10	0100	FMLS, FMLS2 (by element) — FMLS	FEAT_FHM
0	11	0000	UNALLOCATED	-
0	11	0100	UNALLOCATED	-
1	0000	MLA (by element)		-

U	size	opcode	Instruction Details	Architecture Version
1		0010	<a href="#">UMLAL, UMLAL2 (by element)</a>	-
1		0100	<a href="#">MLS (by element)</a>	-
1		0110	<a href="#">UMLSL, UMLSL2 (by element)</a>	-
1		1010	<a href="#">UMULL, UMULL2 (by element)</a>	-
1		1011	UNALLOCATED	-
1		1101	<a href="#">SQRDMLAH (by element)</a>	FEAT_RDM
1		1110	<a href="#">UDOT (by element)</a>	FEAT_DotProd
1		1111	<a href="#">SQRDMLSH (by element)</a>	FEAT_RDM
1	0x	1000	UNALLOCATED	-
1	0x	1100	UNALLOCATED	-
1	00	0001	UNALLOCATED	-
1	00	0011	UNALLOCATED	-
1	00	0101	UNALLOCATED	-
1	00	0111	UNALLOCATED	-
1	00	1001	<a href="#">FMULX (by element) half-precision</a>	— FEAT_FP16
1	1x	1001	<a href="#">FMULX (by element) single-precision and double-precision</a>	— -
1	10	1000	<a href="#">FMLAL, FMLAL2 (by element) FMLAL2</a>	— FEAT_FHM
1	10	1100	<a href="#">FMLS, FMLS2 (by element) FMLS2</a>	— FEAT_FHM
1	11	0001	UNALLOCATED	-
1	11	0011	UNALLOCATED	-
1	11	0101	UNALLOCATED	-
1	11	0111	UNALLOCATED	-
1	11	1000	UNALLOCATED	-
1	11	1100	UNALLOCATED	-

### Cryptographic three-register, imm2

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).




opcode	Instruction Details	Architecture Version
00	<a href="#">SM3TT1A</a>	FEAT_SM3
01	<a href="#">SM3TT1B</a>	FEAT_SM3

opcode	Instruction Details	Architecture Version
10	<a href="#">SM3TT2A</a>	FEAT_SM3
11	<a href="#">SM3TT2B</a>	FEAT_SM3

### Cryptographic three-register SHA 512


These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



O	opcode	Instruction Details	Architecture Version
0	00	<a href="#">SHA512H</a>	FEAT_SHA512
0	01	<a href="#">SHA512H2</a>	FEAT_SHA512
0	10	<a href="#">SHA512SU1</a>	FEAT_SHA512
0	11	<a href="#">RAX1</a>	FEAT_SHA3
1	00	<a href="#">SM3PARTW1</a>	FEAT_SM3
1	01	<a href="#">SM3PARTW2</a>	FEAT_SM3
1	10	<a href="#">SM4EKEY</a>	FEAT_SM4
1	11	UNALLOCATED	-

### Cryptographic four-register


These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



Op0	Instruction Details	Architecture Version
00	<a href="#">EOR3</a>	FEAT_SHA3
01	<a href="#">BCAX</a>	FEAT_SHA3
10	<a href="#">SM3SS1</a>	FEAT_SM3
11	UNALLOCATED	-

### Cryptographic two-register SHA 512

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).




opcode	Instruction Details	Architecture Version
00	<a href="#">SHA512SU0</a>	FEAT_SHA512
01	<a href="#">SM4E</a>	FEAT_SM4
1x	UNALLOCATED	-



### Conversion between floating-point and fixed-point

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



sf	S	ptype	rmode	opcode	scale	Instruction Details	Architecture Version
				1xx		UNALLOCATED	-
			x0	00x		UNALLOCATED	-
			x1	01x		UNALLOCATED	-
			0x	00x		UNALLOCATED	-
			1x	01x		UNALLOCATED	-
		10				UNALLOCATED	-
	1					UNALLOCATED	-
0				0xxxxx		UNALLOCATED	-
0	0	00	00	010		SCVTF (scalar, fixed-point) — 32-bit to single-precision	-
0	0	00	00	011		UCVTF (scalar, fixed-point) — 32-bit to single-precision	-
0	0	00	11	000		FCVTZS (scalar, fixed-point) — single-precision to 32-bit	-
0	0	00	11	001		FCVTZU (scalar, fixed-point) — single-precision to 32-bit	-
0	0	01	00	010		SCVTF (scalar, fixed-point) — 32-bit to double-precision	-
0	0	01	00	011		UCVTF (scalar, fixed-point) — 32-bit to double-precision	-
0	0	01	11	000		FCVTZS (scalar, fixed-point) — double-precision to 32-bit	-
0	0	01	11	001		FCVTZU (scalar, fixed-point) — double-precision to 32-bit	-
0	0	11	00	010		SCVTF (scalar, fixed-point) — 32-bit to half-precision	FEAT_FP16
0	0	11	00	011		UCVTF (scalar, fixed-point) — 32-bit to half-precision	FEAT_FP16
0	0	11	11	000		FCVTZS (scalar, fixed-point) — half-precision to 32-bit	FEAT_FP16
0	0	11	11	001		FCVTZU (scalar, fixed-point) — half-precision to 32-bit	FEAT_FP16
1	0	00	00	010		SCVTF (scalar, fixed-point) — 64-bit to single-precision	-
1	0	00	00	011		UCVTF (scalar, fixed-point) — 64-bit to single-precision	-

sf	S	ptype	rmode	opcode	scale	Instruction Details	Architecture Version
1	0	00	11	000		FCVTZS (scalar, fixed-point) — single-precision to 64-bit	-
1	0	00	11	001		FCVTZU (scalar, fixed-point) — single-precision to 64-bit	-
1	0	01	00	010		SCVTF (scalar, fixed-point) — 64-bit to double-precision	-
1	0	01	00	011		UCVTF (scalar, fixed-point) — 64-bit to double-precision	-
1	0	01	11	000		FCVTZS (scalar, fixed-point) — double-precision to 64-bit	-
1	0	01	11	001		FCVTZU (scalar, fixed-point) — double-precision to 64-bit	-
1	0	11	00	010		SCVTF (scalar, fixed-point) — 64-bit to half-precision	FEAT_FP16
1	0	11	00	011		UCVTF (scalar, fixed-point) — 64-bit to half-precision	FEAT_FP16
1	0	11	11	000		FCVTZS (scalar, fixed-point) — half-precision to 64-bit	FEAT_FP16
1	0	11	11	001		FCVTZU (scalar, fixed-point) — half-precision to 64-bit	FEAT_FP16

### Conversion between floating-point and integer

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	19	18	16	15	10	9	5	4	0		
sf	0	S	1	1	1	1	0	ptype	1	rmode	opcode	0	0	0	0	0	0	Rn	Rd

sf	S	ptype	rmode	opcode	Instruction Details	Architecture Version
			x1	01x	UNALLOCATED	-
			x1	10x	UNALLOCATED	-
			1x	01x	UNALLOCATED	-
			1x	10x	UNALLOCATED	-
	0	10		0xx	UNALLOCATED	-
	0	10		10x	UNALLOCATED	-
	1				UNALLOCATED	-
0	0	00	x1	11x	UNALLOCATED	-
0	0	00	00	000	FCVTNS (scalar) — single-precision to 32-bit	-
0	0	00	00	001	FCVTNU (scalar) — single-precision to 32-bit	-
0	0	00	00	010	SCVTF (scalar, integer) — 32-bit to single-precision	-

sf	S	ptype	rmode	opcode	Instruction Details	Architecture Version
0	0	00	00	011	UCVTF (scalar, integer) — 32-bit to single-precision	-
0	0	00	00	100	FCVTAS (scalar) — single-precision to 32-bit	-
0	0	00	00	101	FCVTAU (scalar) — single-precision to 32-bit	-
0	0	00	00	110	FMOV (general) — single-precision to 32-bit	-
0	0	00	00	111	FMOV (general) — 32-bit to single-precision	-
0	0	00	01	000	FCVTPS (scalar) — single-precision to 32-bit	-
0	0	00	01	001	FCVTPU (scalar) — single-precision to 32-bit	-
0	0	00	1x	11x	UNALLOCATED	-
0	0	00	10	000	FCVTMS (scalar) — single-precision to 32-bit	-
0	0	00	10	001	FCVTMU (scalar) — single-precision to 32-bit	-
0	0	00	11	000	FCVTZS (scalar, integer) — single-precision to 32-bit	-
0	0	00	11	001	FCVTZU (scalar, integer) — single-precision to 32-bit	-
0	0	01	0x	11x	UNALLOCATED	-
0	0	01	00	000	FCVTNS (scalar) — double-precision to 32-bit	-
0	0	01	00	001	FCVTNU (scalar) — double-precision to 32-bit	-
0	0	01	00	010	SCVTF (scalar, integer) — 32-bit to double-precision	-
0	0	01	00	011	UCVTF (scalar, integer) — 32-bit to double-precision	-
0	0	01	00	100	FCVTAS (scalar) — double-precision to 32-bit	-
0	0	01	00	101	FCVTAU (scalar) — double-precision to 32-bit	-
0	0	01	01	000	FCVTPS (scalar) — double-precision to 32-bit	-
0	0	01	01	001	FCVTPU (scalar) — double-precision to 32-bit	-
0	0	01	10	000	FCVTMS (scalar) — double-precision to 32-bit	-
0	0	01	10	001	FCVTMU (scalar) — double-precision to 32-bit	-

sf	S	ptype	rmode	opcode	Instruction Details	Architecture Version
0	0	01	10	11x	UNALLOCATED	-
0	0	01	11	000	FCVTZS (scalar, integer) — double-precision to 32-bit	-
0	0	01	11	001	FCVTZU (scalar, integer) — double-precision to 32-bit	-
0	0	01	11	111	UNALLOCATED	-
0	0	10		11x	UNALLOCATED	-
0	0	11	00	000	FCVTNS (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	00	001	FCVTNU (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	00	010	SCVTF (scalar, integer) — 32-bit to half-precision	FEAT_FP16
0	0	11	00	011	UCVTF (scalar, integer) — 32-bit to half-precision	FEAT_FP16
0	0	11	00	100	FCVTAS (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	00	101	FCVTAU (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	00	110	FMOV (general) — half-precision to 32-bit	FEAT_FP16
0	0	11	00	111	FMOV (general) — 32-bit to half-precision	FEAT_FP16
0	0	11	01	000	FCVTPS (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	01	001	FCVTPU (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	10	000	FCVTMS (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	10	001	FCVTMU (scalar) — half-precision to 32-bit	FEAT_FP16
0	0	11	11	000	FCVTZS (scalar, integer) — half-precision to 32-bit	FEAT_FP16
0	0	11	11	001	FCVTZU (scalar, integer) — half-precision to 32-bit	FEAT_FP16
1	0	00		11x	UNALLOCATED	-
1	0	00	00	000	FCVTNS (scalar) — single-precision to 64-bit	-
1	0	00	00	001	FCVTNU (scalar) — single-precision to 64-bit	-
1	0	00	00	010	SCVTF (scalar, integer) — 64-bit to single-precision	-

sf	S	ptype	rmode	opcode	Instruction Details	Architecture Version
1	0	00	00	011	UCVTF (scalar, integer) — 64-bit to single-precision	-
1	0	00	00	100	FCVTAS (scalar) — single-precision to 64-bit	-
1	0	00	00	101	FCVTAU (scalar) — single-precision to 64-bit	-
1	0	00	01	000	FCVTPS (scalar) — single-precision to 64-bit	-
1	0	00	01	001	FCVTPU (scalar) — single-precision to 64-bit	-
1	0	00	10	000	FCVTMS (scalar) — single-precision to 64-bit	-
1	0	00	10	001	FCVTMU (scalar) — single-precision to 64-bit	-
1	0	00	11	000	FCVTZS (scalar, integer) — single-precision to 64-bit	-
1	0	00	11	001	FCVTZU (scalar, integer) — single-precision to 64-bit	-
1	0	01	x1	11x	UNALLOCATED	-
1	0	01	00	000	FCVTNS (scalar) — double-precision to 64-bit	-
1	0	01	00	001	FCVTNU (scalar) — double-precision to 64-bit	-
1	0	01	00	010	SCVTF (scalar, integer) — 64-bit to double-precision	-
1	0	01	00	011	UCVTF (scalar, integer) — 64-bit to double-precision	-
1	0	01	00	100	FCVTAS (scalar) — double-precision to 64-bit	-
1	0	01	00	101	FCVTAU (scalar) — double-precision to 64-bit	-
1	0	01	00	110	FMOV (general) — double-precision to 64-bit	-
1	0	01	00	111	FMOV (general) — 64-bit to double-precision	-
1	0	01	01	000	FCVTPS (scalar) — double-precision to 64-bit	-
1	0	01	01	001	FCVTPU (scalar) — double-precision to 64-bit	-
1	0	01	1x	11x	UNALLOCATED	-
1	0	01	10	000	FCVTMS (scalar) — double-precision to 64-bit	-
1	0	01	10	001	FCVTMU (scalar) — double-precision to 64-bit	-

sf	S	ptype	rmode	opcode	Instruction Details	Architecture Version
1	0	01	11	000	FCVTZS (scalar, integer) — double-precision to 64-bit	-
1	0	01	11	001	FCVTZU (scalar, integer) — double-precision to 64-bit	-
1	0	10	x0	11x	UNALLOCATED	-
1	0	10	01	110	FMOV (general) — top half of 128-bit to 64-bit	-
1	0	10	01	111	FMOV (general) — 64-bit to top half of 128-bit	-
1	0	10	1x	11x	UNALLOCATED	-
1	0	11	00	000	FCVTNS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	001	FCVTNU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	010	SCVTF (scalar, integer) — 64-bit to half-precision	FEAT_FP16
1	0	11	00	011	UCVTF (scalar, integer) — 64-bit to half-precision	FEAT_FP16
1	0	11	00	100	FCVTAS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	101	FCVTAU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	110	FMOV (general) — half-precision to 64-bit	FEAT_FP16
1	0	11	00	111	FMOV (general) — 64-bit to half-precision	FEAT_FP16
1	0	11	01	000	FCVTPS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	01	001	FCVTPU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	10	000	FCVTMS (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	10	001	FCVTMU (scalar) — half-precision to 64-bit	FEAT_FP16
1	0	11	11	000	FCVTZS (scalar, integer) — half-precision to 64-bit	FEAT_FP16
1	0	11	11	001	FCVTZU (scalar, integer) — half-precision to 64-bit	FEAT_FP16

### Floating-point data-processing (1 source)

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	15	14	10	9	5	4	0
M	0	S	1 1 1 1 0	ptype	1	opcode				1 0 0 0 0	Rn	Rd			

M	S	ptype	opcode	Instruction Details	Architecture Version
			1xxxxx	UNALLOCATED	-
	1			UNALLOCATED	-
0	0	00	000000	FMOV (register) — single-precision	-
0	0	00	000001	FABS (scalar) — single-precision	-
0	0	00	000010	FNEG (scalar) — single-precision	-
0	0	00	000011	FSQRT (scalar) — single-precision	-
0	0	00	000100	UNALLOCATED	-
0	0	00	000101	FCVT — single-precision to double-precision	-
0	0	00	000110	UNALLOCATED	-
0	0	00	000111	FCVT — single-precision to half-precision	-
0	0	00	001000	FRINTN (scalar) — single-precision	-
0	0	00	001001	FRINTP (scalar) — single-precision	-
0	0	00	001010	FRINTM (scalar) — single-precision	-
0	0	00	001011	FRINTZ (scalar) — single-precision	-
0	0	00	001100	FRINTA (scalar) — single-precision	-
0	0	00	001101	UNALLOCATED	-
0	0	00	001110	FRINTX (scalar) — single-precision	-
0	0	00	001111	FRINTI (scalar) — single-precision	-
0	0	00	0101xx	UNALLOCATED	-
0	0	00	011xxx	UNALLOCATED	-
0	0	01	000000	FMOV (register) — double-precision	-
0	0	01	000001	FABS (scalar) — double-precision	-
0	0	01	000010	FNEG (scalar) — double-precision	-
0	0	01	000011	FSQRT (scalar) — double-precision	-
0	0	01	000100	FCVT — double-precision to single-precision	-
0	0	01	000101	UNALLOCATED	-
0	0	01	000111	FCVT — double-precision to half-precision	-
0	0	01	001000	FRINTN (scalar) — double-precision	-
0	0	01	001001	FRINTP (scalar) — double-precision	-
0	0	01	001010	FRINTM (scalar) — double-precision	-
0	0	01	001011	FRINTZ (scalar) — double-precision	-
0	0	01	001100	FRINTA (scalar) — double-precision	-

M	S	ptype	opcode	Instruction Details	Architecture Version
0	0	01	001101	UNALLOCATED	-
0	0	01	001110	FRINTX (scalar) — double-precision	-
0	0	01	001111	FRINTI (scalar) — double-precision	-
0	0	01	0101xx	UNALLOCATED	-
0	0	01	011xxx	UNALLOCATED	-
0	0	10	0xxxxx	UNALLOCATED	-
0	0	11	000000	FMOV (register) — half-precision	FEAT_FP16
0	0	11	000001	FABS (scalar) — half-precision	FEAT_FP16
0	0	11	000010	FNEG (scalar) — half-precision	FEAT_FP16
0	0	11	000011	FSQRT (scalar) — half-precision	FEAT_FP16
0	0	11	000100	FCVT — half-precision to single-precision	-
0	0	11	000101	FCVT — half-precision to double-precision	-
0	0	11	00011x	UNALLOCATED	-
0	0	11	001000	FRINTN (scalar) — half-precision	FEAT_FP16
0	0	11	001001	FRINTP (scalar) — half-precision	FEAT_FP16
0	0	11	001010	FRINTM (scalar) — half-precision	FEAT_FP16
0	0	11	001011	FRINTZ (scalar) — half-precision	FEAT_FP16
0	0	11	001100	FRINTA (scalar) — half-precision	FEAT_FP16
0	0	11	001101	UNALLOCATED	-
0	0	11	001110	FRINTX (scalar) — half-precision	FEAT_FP16
0	0	11	001111	FRINTI (scalar) — half-precision	FEAT_FP16
0	0	11	01xxxx	UNALLOCATED	-
1				UNALLOCATED	-

### Floating-point compare

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	16	15	14	13	10	9	5	4	0
M	0	S	1	1	1	1	0	ptype	1	Rm	op	1	0	0	0	Rn	opcode2


M	S	ptype	op	opcode2	Instruction Details	Architecture Version
				xxxx1	UNALLOCATED	-
				xxx1x	UNALLOCATED	-
				xx1xx	UNALLOCATED	-
				x1	UNALLOCATED	-



M	S	ptype	op	opcode2	Instruction Details	Architecture Version
			1x		UNALLOCATED	-
		10			UNALLOCATED	-
		1			UNALLOCATED	-
0	0	00	00	00000	FCMP	-
0	0	00	00	01000	FCMP	-
0	0	00	00	10000	FCMPE	-
0	0	00	00	11000	FCMPE	-
0	0	01	00	00000	FCMP	-
0	0	01	00	01000	FCMP	-
0	0	01	00	10000	FCMPE	-
0	0	01	00	11000	FCMPE	-
0	0	11	00	00000	FCMP	FEAT_FP16
0	0	11	00	01000	FCMP	FEAT_FP16
0	0	11	00	10000	FCMPE	FEAT_FP16
0	0	11	00	11000	FCMPE	FEAT_FP16
1					UNALLOCATED	-

### Floating-point immediate

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).



M	S	ptype	imm5	Instruction Details	Architecture Version
			xxxx1	UNALLOCATED	-
			xxx1x	UNALLOCATED	-
			xx1xx	UNALLOCATED	-
			x1xxx	UNALLOCATED	-
			1xxxx	UNALLOCATED	-
		10		UNALLOCATED	-
		1		UNALLOCATED	-
0	0	00	00000	FMOV (scalar, immediate) single-precision	— -
0	0	01	00000	FMOV (scalar, immediate) double-precision	— -
0	0	11	00000	FMOV (scalar, immediate) half-precision	— FEAT_FP16
1				UNALLOCATED	-

### Floating-point conditional compare

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	16	15	12	11	10	9	5	4	3	0
M	0	S	1 1 1 1 0	ptype	1			Rm			cond	0 1		Rn		op		nzcv

M	S	ptype	op	Instruction Details	Architecture Version
		10		UNALLOCATED	-
		1		UNALLOCATED	-
0	0	00	0	<a href="#">FCCMP</a> — single-precision	-
0	0	00	1	<a href="#">FCCMPE</a> — single-precision	-
0	0	01	0	<a href="#">FCCMP</a> — double-precision	-
0	0	01	1	<a href="#">FCCMPE</a> — double-precision	-
0	0	11	0	<a href="#">FCCMP</a> — half-precision	FEAT_FP16
0	0	11	1	<a href="#">FCCMPE</a> — half-precision	FEAT_FP16
1				UNALLOCATED	-

### Floating-point data-processing (2 source)

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

31	30	29	28	24	23	22	21	20	16	15	12	11	10	9	5	4	0
M	0	S	1 1 1 1 0	ptype	1			Rm			opcode	1 0		Rn			Rd

M	S	ptype	opcode	Instruction Details	Architecture Version
			1xx1	UNALLOCATED	-
			1x1x	UNALLOCATED	-
			11xx	UNALLOCATED	-
		10		UNALLOCATED	-
		1		UNALLOCATED	-
0	0	00	0000	<a href="#">FMUL (scalar)</a> — single-precision	-
0	0	00	0001	<a href="#">FDIV (scalar)</a> — single-precision	-
0	0	00	0010	<a href="#">FADD (scalar)</a> — single-precision	-
0	0	00	0011	<a href="#">FSUB (scalar)</a> — single-precision	-
0	0	00	0100	<a href="#">FMAX (scalar)</a> — single-precision	-
0	0	00	0101	<a href="#">FMIN (scalar)</a> — single-precision	-
0	0	00	0110	<a href="#">FMAXNM (scalar)</a> — single-precision	-
0	0	00	0111	<a href="#">FMINNM (scalar)</a> — single-precision	-
0	0	00	1000	<a href="#">FNMUL (scalar)</a> — single-precision	-
0	0	01	0000	<a href="#">FMUL (scalar)</a> — double-precision	-

M	S	ptype	opcode	Instruction Details	Architecture Version
0	0	01	0001	<a href="#">FDIV (scalar) — double-precision</a>	-
0	0	01	0010	<a href="#">FADD (scalar) — double-precision</a>	-
0	0	01	0011	<a href="#">FSUB (scalar) — double-precision</a>	-
0	0	01	0100	<a href="#">FMAX (scalar) — double-precision</a>	-
0	0	01	0101	<a href="#">FMIN (scalar) — double-precision</a>	-
0	0	01	0110	<a href="#">FMAXNM (scalar) — double-precision</a>	-
0	0	01	0111	<a href="#">FMINNM (scalar) — double-precision</a>	-
0	0	01	1000	<a href="#">FNMUL (scalar) — double-precision</a>	-
0	0	11	0000	<a href="#">FMUL (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0001	<a href="#">FDIV (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0010	<a href="#">FADD (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0011	<a href="#">FSUB (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0100	<a href="#">FMAX (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0101	<a href="#">FMIN (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0110	<a href="#">FMAXNM (scalar) — half-precision</a>	FEAT_FP16
0	0	11	0111	<a href="#">FMINNM (scalar) — half-precision</a>	FEAT_FP16
0	0	11	1000	<a href="#">FNMUL (scalar) — half-precision</a>	FEAT_FP16
1				UNALLOCATED	-

### Floating-point conditional select

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).


31	30	29	28	24	23	22	21	20	16	15	12	11	10	9	5	4	0
M	0	S	1	1	1	1	0	ptype	1	Rm	cond	1	1	Rn			Rd

M	S	ptype	Instruction Details	Architecture Version
		10	UNALLOCATED	-
		1	UNALLOCATED	-
0	0	00	<a href="#">FCSEL — single-precision</a>	-
0	0	01	<a href="#">FCSEL — double-precision</a>	-
0	0	11	<a href="#">FCSEL — half-precision</a>	FEAT_FP16
1			UNALLOCATED	-

### Floating-point data-processing (3 source)

These instructions are under [Data Processing – Scalar Floating-Point and Advanced SIMD](#).

Chapter 4. Instruction definitions  
4.5. Index by encoding



M	S	ptype	o1	o0	Instruction Details	Architecture Version
		10			UNALLOCATED	-
		1			UNALLOCATED	-
0	0	00	0	0	FMADD — single-precision	-
0	0	00	0	1	FMSUB — single-precision	-
0	0	00	1	0	FNMADD — single-precision	-
0	0	00	1	1	FNMSUB — single-precision	-
0	0	01	0	0	FMADD — double-precision	-
0	0	01	0	1	FMSUB — double-precision	-
0	0	01	1	0	FNMADD — double-precision	-
0	0	01	1	1	FNMSUB — double-precision	-
0	0	11	0	0	FMADD — half-precision	FEAT_FP16
0	0	11	0	1	FMSUB — half-precision	FEAT_FP16
0	0	11	1	0	FNMADD — half-precision	FEAT_FP16
0	0	11	1	1	FNMSUB — half-precision	FEAT_FP16
		1			UNALLOCATED	-

## Chapter 5

# Pseudocode definitions

This chapter contains pseudocode that describes many features of the Morello architecture.

See also:

- Appendix K13, *Arm Pseudocode Definition*, *Arm<sup>®</sup> Architecture Reference Manual*, *Armv8-A*: additional information for understanding the Arm pseudocode.

## 5.1 aarch64/debug/breakpoint/AArch64.BreakpointMatch

```

1 // AArch64.BreakpointMatch()
2 // =====
3 // Breakpoint matching in an AArch64 translation regime.
4
5 boolean AArch64.BreakpointMatch(integer n, bits(64) vaddress, integer size)
6   assert !ELUsingAArch32(S1TranslationRegime());
7   assert n <= UInt(ID_AA64DFR0_EL1.BRPs);
8
9   enabled = DBGBCR_EL1[n].E == '1';
10  ispriv = PSTATE.EL != EL0;
11  linked = DBGBCR_EL1[n].BT == '0x01';
12  isbreakpt = TRUE;
13  linked_to = FALSE;
14
15  state_match = AArch64.StateMatch(DBGBCR_EL1[n].SSC, DBGBCR_EL1[n].HMC, DBGBCR_EL1[n].PMC,
16                                  linked, DBGBCR_EL1[n].LBN, isbreakpt, ispriv);
17  value_match = AArch64.BreakpointValueMatch(n, vaddress, linked_to);
18
19  if HaveAnyAArch32() && size == 4 then // Check second halfword
20    // If the breakpoint address and BAS of an Address breakpoint match the address of the
21    // second halfword of an instruction, but not the address of the first halfword, it is
22    // CONSTRAINED UNPREDICTABLE whether or not this breakpoint generates a Breakpoint debug
23    // event.
24    match_i = AArch64.BreakpointValueMatch(n, vaddress + 2, linked_to);
25    if !value_match && match_i then
26      value_match = ConstrainUnpredictableBool(Unpredictable_BPMATCHHALF);
27
28  if vaddress<1> == '1' && DBGBCR_EL1[n].BAS == '1111' then
29    // The above notwithstanding, if DBGBCR_EL1[n].BAS == '1111', then it is CONSTRAINED
30    // UNPREDICTABLE whether or not a Breakpoint debug event is generated for an instruction
31    // at the address DBGBCR_EL1[n]+2.
32    if value_match then value_match = ConstrainUnpredictableBool(Unpredictable_BPMATCHHALF);
33
34  match = value_match && state_match && enabled;
35
36  return match;

```

## 5.2 aarch64/debug/breakpoint/AArch64.BreakpointValueMatch

```

1 // AArch64.BreakpointValueMatch()
2 // =====
3
4 boolean AArch64.BreakpointValueMatch(integer n, bits(64) vaddress, boolean linked_to)
5
6   // "n" is the identity of the breakpoint unit to match against.
7   // "vaddress" is the current instruction address, ignored if linked_to is TRUE and for Context
8   // matching breakpoints.
9   // "linked_to" is TRUE if this is a call from StateMatch for linking.
10
11  // If a non-existent breakpoint then it is CONSTRAINED UNPREDICTABLE whether this gives
12  // no match or the breakpoint is mapped to another UNKNOWN implemented breakpoint.
13  if n > UInt(ID_AA64DFR0_EL1.BRPs) then
14    (c, n) = ConstrainUnpredictableInteger(0, UInt(ID_AA64DFR0_EL1.BRPs), Unpredictable_BPNOTIMPL);
15    assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
16    if c == Constraint_DISABLED then return FALSE;
17
18  // If this breakpoint is not enabled, it cannot generate a match. (This could also happen on a
19  // call from StateMatch for linking).
20  if DBGBCR_EL1[n].E == '0' then return FALSE;
21
22  context_aware = (n >= UInt(ID_AA64DFR0_EL1.BRPs) - UInt(ID_AA64DFR0_EL1.CTX_CMPs));
23
24  // If BT is set to a reserved type, behaves either as disabled or as a not-reserved type.
25  dbgtype = DBGBCR_EL1[n].BT;
26
27  if ((dbgtype IN {'011x', '11xx'}) && !HaveVirtHostExt()) || // Context matching
28     dbgtype == '010x' || // Reserved
29     (dbgtype != '0x0x' && !context_aware) || // Context matching
30     (dbgtype == '1xxx' && !HaveEL(EL2)) then // EL2 extension
31    (c, dbgtype) = ConstrainUnpredictableBits(Unpredictable_RESBPTYPE);
32    assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
33    if c == Constraint_DISABLED then return FALSE;
34    // Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
35
36  // Determine what to compare against.

```

```

37 match_addr = (dbgtype == '0x0x');
38 match_vmid = (dbgtype == '10xx');
39 match_cid = (dbgtype == '001x');
40 match_cid1 = (dbgtype IN { '101x', 'x11x' });
41 match_cid2 = (dbgtype == '11xx');
42 linked = (dbgtype == 'xxx1');
43
44 // If this is a call from StateMatch, return FALSE if the breakpoint is not programmed for a
45 // VMID and/or context ID match, or if not context-aware. The above assertions mean that the
46 // code can just test for match_addr == TRUE to confirm all these things.
47 if linked_to && (!linked || match_addr) then return FALSE;
48
49 // If called from BreakpointMatch return FALSE for Linked context ID and/or VMID matches.
50 if !linked_to && linked && !match_addr then return FALSE;
51
52 // Do the comparison.
53 if match_addr then
54     byte = UInt(vaddress<1:0>);
55     if HaveAnyAArch32() then
56         // T32 instructions can be executed at EL0 in an AArch64 translation regime.
57         assert byte IN {0,2}; // "vaddress" is halfword aligned
58         byte_select_match = (DBGBCR_EL1[n].BAS<byte> == '1');
59     else
60         assert byte == 0; // "vaddress" is word aligned
61         byte_select_match = TRUE; // DBGBCR_EL1[n].BAS<byte> is RES1
62     top = AddrTop(vaddress, PSTATE.EL);
63     BVR_match = vaddress<top:2> == DBGBCR_EL1[n]<top:2> && byte_select_match;
64 elseif match_cid then
65     if IsInHost() then
66         BVR_match = (CONTEXTIDR_EL2 == DBGBCR_EL1[n]<31:0>);
67     else
68         BVR_match = (PSTATE.EL IN {EL0, EL1} && CONTEXTIDR_EL1 == DBGBCR_EL1[n]<31:0>);
69 elseif match_cid1 then
70     BVR_match = (PSTATE.EL IN {EL0, EL1} && !IsInHost() && CONTEXTIDR_EL1 == DBGBCR_EL1[n]<31:0>);
71 if match_vmid then
72     if !Have16bitVMID() || VTCR_EL2.VS == '0' then
73         vmid = ZeroExtend(VTTBR_EL2.VMID<7:0>, 16);
74         bvr_vmid = ZeroExtend(DBGBCR_EL1[n]<39:32>, 16);
75     else
76         vmid = VTTBR_EL2.VMID;
77         bvr_vmid = DBGBCR_EL1[n]<47:32>;
78     BXVR_match = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
79         !IsInHost() &&
80         vmid == bvr_vmid);
81 elseif match_cid2 then
82     BXVR_match = (!IsSecure() && HaveVirtHostExt() &&
83         DBGBCR_EL1[n]<63:32> == CONTEXTIDR_EL2);
84
85 bvr_match_valid = (match_addr || match_cid || match_cid1);
86 bxvr_match_valid = (match_vmid || match_cid2);
87
88 match = (!bxvr_match_valid || BXVR_match) && (!bvr_match_valid || BVR_match);
89
90 return match;

```

## 5.3 aarch64/debug/breakpoint/AArch64.StateMatch

```

1 // AArch64.StateMatch()
2 // =====
3 // Determine whether a breakpoint or watchpoint is enabled in the current mode and state.
4
5 boolean AArch64.StateMatch(bits(2) SSC, bit HMC, bits(2) PxC, boolean linked, bits(4) LBN,
6     boolean isbreakpnt, boolean ispriv)
7 // "SSC", "HMC", "PxC" are the control fields from the DBGBCR[n] or DBGWCR[n] register.
8 // "linked" is TRUE if this is a linked breakpoint/watchpoint type.
9 // "LBN" is the linked breakpoint number from the DBGBCR[n] or DBGWCR[n] register.
10 // "isbreakpnt" is TRUE for breakpoints, FALSE for watchpoints.
11 // "ispriv" is valid for watchpoints, and selects between privileged and unprivileged accesses.
12
13 // If parameters are set to a reserved type, behaves as either disabled or a defined type
14 (c, SSC, HMC, PxC) = CheckValidStateMatch(SSC, HMC, PxC, isbreakpnt);
15 if c == Constraint_DISABLED then return FALSE;
16 // Otherwise the HMC,SSC,PxC values are either valid or the values returned by
17 // CheckValidStateMatch are valid.
18
19 EL3_match = HaveEL(EL3) && HMC == '1' && SSC<0> == '0';
20 EL2_match = HaveEL(EL2) && ((HMC == '1' && (SSC:PxC != '1000')) || SSC == '11');
21 EL1_match = PxC<0> == '1';
22 EL0_match = PxC<1> == '1';

```

```

23
24     if !ispriv && !isbreakpnt then
25         priv_match = ELO_match;
26     else
27         case PSTATE.EL of
28             when EL3 priv_match = EL3_match;
29             when EL2 priv_match = EL2_match;
30             when EL1 priv_match = EL1_match;
31             when ELO priv_match = ELO_match;
32
33         case SSC of
34             when '00' security_state_match = TRUE; // Both
35             when '01' security_state_match = !IsSecure(); // Non-secure only
36             when '10' security_state_match = IsSecure(); // Secure only
37             when '11' security_state_match = (HMC == '1' || IsSecure()); // HMC=1 -> Both, 0 -> Secure only
38
39     if linked then
40         // "LBN" must be an enabled context-aware breakpoint unit. If it is not context-aware then
41         // it is CONSTRAINED UNPREDICTABLE whether this gives no match, or LBN is mapped to some
42         // UNKNOWN breakpoint that is context-aware.
43         lbn = UInt(LBN);
44         first_ctx_cmp = (UInt(ID_AA64DFR0_EL1.BRPs) - UInt(ID_AA64DFR0_EL1.CTX_CMPs));
45         last_ctx_cmp = UInt(ID_AA64DFR0_EL1.BRPs);
46         if (lbn < first_ctx_cmp || lbn > last_ctx_cmp) then
47             (c, lbn) = ConstrainUnpredictableInteger(first_ctx_cmp, last_ctx_cmp,
48                 ↪Unpredictable_BPNOTCXCP);
49             assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
50             case c of
51                 when Constraint_DISABLED return FALSE; // Disabled
52                 when Constraint_NONE linked = FALSE; // No linking
53                 // Otherwise ConstrainUnpredictableInteger returned a context-aware breakpoint
54
55     if linked then
56         vaddress = bits(64) UNKNOWN;
57         linked_to = TRUE;
58         linked_match = AArch64.BreakpointValueMatch(lbn, vaddress, linked_to);
59     return priv_match && security_state_match && (!linked || linked_match);

```

## 5.4 aarch64/debug/enables/AArch64.GenerateDebugExceptions

```

1 // AArch64.GenerateDebugExceptions()
2 // =====
3
4 boolean AArch64.GenerateDebugExceptions()
5     return AArch64.GenerateDebugExceptionsFrom(PSTATE.EL, IsSecure(), PSTATE.D);

```

## 5.5 aarch64/debug/enables/AArch64.GenerateDebugExceptionsFrom

```

1 // AArch64.GenerateDebugExceptionsFrom()
2 // =====
3
4 boolean AArch64.GenerateDebugExceptionsFrom(bits(2) from, boolean secure, bit mask)
5
6     if OSLSR_EL1.OSLK == '1' || DoubleLockStatus() || Halted() then
7         return FALSE;
8
9     route_to_el2 = HaveEL(EL2) && !secure && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1');
10    target = (if route_to_el2 then EL2 else EL1);
11
12    enabled = !HaveEL(EL3) || !secure || MDCR_EL3.SDD == '0';
13
14    if from == target then
15        enabled = enabled && MDCR_EL1.KDE == '1' && mask == '0';
16    else
17        enabled = enabled && UInt(target) > UInt(from);
18
19    return enabled;

```

## 5.6 aarch64/debug/pmu/AArch64.CheckForPMUOverflow



```

1 // AArch64.CheckForPMUOverflow()
2 // =====
3 // Signal Performance Monitors overflow IRQ and CTI overflow events
4
5 boolean AArch64.CheckForPMUOverflow()
6
7 pmuirq = PMCR_ELO.E == '1' && PMINTENSET_EL1<31> == '1' && PMOVSSET_EL0<31> == '1';
8 for n = 0 to UInt(PMCR_ELO.N) - 1
9     if HaveEL(EL2) then
10        E = (if n < UInt(MDCR_EL2.HPMN) then PMCR_ELO.E else MDCR_EL2.HPME);
11    else
12        E = PMCR_ELO.E;
13    if E == '1' && PMINTENSET_EL1<n> == '1' && PMOVSSET_EL0<n> == '1' then pmuirq = TRUE;
14
15    SetInterruptRequestLevel(InterruptID_PMUIRQ, if pmuirq then HIGH else LOW);
16
17    CTI_SetEventLevel(CrossTriggerIn_PMUOverflow, if pmuirq then HIGH else LOW);
18
19    // The request remains set until the condition is cleared. (For example, an interrupt handler
20    // or cross-triggered event handler clears the overflow status flag by writing to PMOVSLR_EL0.)
21
22    return pmuirq;

```

## 5.7 aarch64/debug/pmu/AArch64.CountEvents

```

1 // AArch64.CountEvents()
2 // =====
3 // Return TRUE if counter "n" should count its event. For the cycle counter, n == 31.
4
5 boolean AArch64.CountEvents(integer n)
6     assert n == 31 || n < UInt(PMCR_ELO.N);
7
8     // Event counting is disabled in Debug state
9     debug = Halted();
10
11    // In Non-secure state, some counters are reserved for EL2
12    if HaveEL(EL2) then
13        E = if n < UInt(MDCR_EL2.HPMN) || n == 31 then PMCR_ELO.E else MDCR_EL2.HPME;
14    else
15        E = PMCR_ELO.E;
16    enabled = E == '1' && PMINTENSET_EL0<n> == '1';
17
18    // Event counting in Secure state is prohibited unless any one of:
19    // * EL3 is not implemented
20    // * EL3 is using AArch64 and MDCR_EL3.SPME == 1
21    prohibited = HaveEL(EL3) && IsSecure() && MDCR_EL3.SPME == '0';
22
23    // Event counting at EL2 is prohibited if all of:
24    // * The HPMD Extension is implemented
25    // * Executing at EL2
26    // * PMNx is not reserved for EL2
27    // * MDCR_EL2.HPMD == 1
28    if !prohibited && HaveEL(EL2) && HaveHPMDExt() && PSTATE.EL == EL2 && (n < UInt(MDCR_EL2.HPMN) || n ==
29        ↪31) then
30        prohibited = (MDCR_EL2.HPMD == '1');
31
32    // The IMPLEMENTATION DEFINED authentication interface might override software controls
33    if prohibited && !HaveNoSecurePMUDisableOverride() then
34        prohibited = !ExternalSecureNoninvasiveDebugEnabled();
35    // For the cycle counter, PMCR_ELO.DP enables counting when otherwise prohibited
36    if prohibited && n == 31 then prohibited = (PMCR_ELO.DP == '1');
37
38    // Event counting can be filtered by the {P, U, NSK, NSU, NSH, M} bits
39    filter = if n == 31 then PMCCFILTR_EL0[31:0] else PMEVTYPER_EL0[n]<31:0>;
40
41    P = filter<31>;
42    U = filter<30>;
43    NSK = if HaveEL(EL3) then filter<29> else '0';
44    NSU = if HaveEL(EL3) then filter<28> else '0';
45    NSH = if HaveEL(EL2) then filter<27> else '0';
46    M = if HaveEL(EL3) then filter<26> else '0';
47
48    case PSTATE.EL of
49        when EL0 filtered = if IsSecure() then U == '1' else U != NSU;
50        when EL1 filtered = if IsSecure() then P == '1' else P != NSK;
51        when EL2 filtered = (NSH == '0');
52        when EL3 filtered = (M != P);
53
54    return !debug && enabled && !prohibited && !filtered;

```

## 5.8 aarch64/debug/statisticalprofiling/CheckProfilingBufferAccess

```

1 // CheckProfilingBufferAccess()
2 // =====
3
4 SysRegAccess CheckProfilingBufferAccess()
5     if !HaveStatisticalProfiling() || PSTATE.EL == EL0 || UsingAArch32() then
6         return SysRegAccess_UNDEFINED;
7
8     if PSTATE.EL == EL1 && EL2Enabled() && MDCR_EL2.E2PB<0> != '1' then
9         return SysRegAccess_TrapToEL2;
10
11    if HaveEL(EL3) && PSTATE.EL != EL3 && MDCR_EL3.NSPB != SCR_EL3.NS:'1' then
12        return SysRegAccess_TrapToEL3;
13
14    return SysRegAccess_OK;

```

## 5.9 aarch64/debug/statisticalprofiling/CheckStatisticalProfilingAccess

```

1 // CheckStatisticalProfilingAccess()
2 // =====
3
4 SysRegAccess CheckStatisticalProfilingAccess()
5     if !HaveStatisticalProfiling() || PSTATE.EL == EL0 || UsingAArch32() then
6         return SysRegAccess_UNDEFINED;
7
8     if PSTATE.EL == EL1 && EL2Enabled() && MDCR_EL2.TPMS == '1' then
9         return SysRegAccess_TrapToEL2;
10
11    if HaveEL(EL3) && PSTATE.EL != EL3 && MDCR_EL3.NSPB != SCR_EL3.NS:'1' then
12        return SysRegAccess_TrapToEL3;
13
14    return SysRegAccess_OK;

```

## 5.10 aarch64/debug/statisticalprofiling/CollectContextIDR1

```

1 // CollectContextIDR1()
2 // =====
3
4 boolean CollectContextIDR1()
5     if !StatisticalProfilingEnabled() then return FALSE;
6     if PSTATE.EL == EL2 then return FALSE;
7     if EL2Enabled() && HCR_EL2.TGE == '1' then return FALSE;
8     return PMSCR_EL1.CX == '1';

```

## 5.11 aarch64/debug/statisticalprofiling/CollectContextIDR2

```

1 // CollectContextIDR2()
2 // =====
3
4 boolean CollectContextIDR2()
5     if !StatisticalProfilingEnabled() then return FALSE;
6     if EL2Enabled() then return FALSE;
7     return PMSCR_EL2.CX == '1';

```

## 5.12 aarch64/debug/statisticalprofiling/CollectPhysicalAddress

```

1 // CollectPhysicalAddress()
2 // =====
3
4 boolean CollectPhysicalAddress()
5     if !StatisticalProfilingEnabled() then return FALSE;
6     (secure, el) = ProfilingBufferOwner();
7     if !secure && HaveEL(EL2) then
8         return PMSCR_EL2.PA == '1' && (el == EL2 || PMSCR_EL1.PA == '1');
9     else
10        return PMSCR_EL1.PA == '1';

```

## 5.13 aarch64/debug/statisticalprofiling/CollectRecord

```

1 // CollectRecord()
2 // =====
3
4 boolean CollectRecord(bits(64) events, integer total_latency, OpType optype)
5     assert StatisticalProfilingEnabled();
6
7     // Filtering by event
8     if PMSFCR_EL1.FE == '1' && !IsZero(PMSEVFR_EL1) then
9         bits(64) mask = 0xFFFFF000FF00F0AA<63:0>; // Bits [63:48,31:24,15:12,7,5,3,1]
10        if HaveStatisticalProfiling() then
11            mask<11> = '1'; // Alignment flag
12            e = events AND mask;
13            m = PMSEVFR_EL1 AND mask;
14            if !IsZero(NOT(e) AND m) then return FALSE;
15
16        // Filtering by type
17        if PMSFCR_EL1.FT == '1' && !IsZero(PMSFCR_EL1.<B,LD,ST>) then
18            case optype of
19                when OpType_Branch
20                    if PMSFCR_EL1.B == '0' then return FALSE;
21                when OpType_Load
22                    if PMSFCR_EL1.LD == '0' then return FALSE;
23                when OpType_Store
24                    if PMSFCR_EL1.ST == '0' then return FALSE;
25                when OpType_LoadAtomic
26                    if PMSFCR_EL1.<LD,ST> == '00' then return FALSE;
27                otherwise
28                    return FALSE;
29
30        // Filtering by latency
31        if PMSFCR_EL1.FL == '1' && !IsZero(PMSLATFR_EL1.MINLAT) then
32            if total_latency < UInt(PMSLATFR_EL1.MINLAT) then
33                return FALSE;
34
35        // Check for UNPREDICTABLE cases
36        if ((PMSFCR_EL1.FE == '1' && !IsZero(PMSEVFR_EL1)) ||
37            (PMSFCR_EL1.FT == '1' && !IsZero(PMSFCR_EL1.<B,LD,ST>)) ||
38            (PMSFCR_EL1.FL == '1' && !IsZero(PMSLATFR_EL1.MINLAT))) then
39            return ConstrainUnpredictableBool(Unpredictable_BADPMSFCR);
40
41        return TRUE;

```

## 5.14 aarch64/debug/statisticalprofiling/CollectTimeStamp

```

1 // CollectTimeStamp()
2 // =====
3
4 TimeStamp CollectTimeStamp()
5     if !StatisticalProfilingEnabled() then return TimeStamp_None;
6     (secure, el) = ProfilingBufferOwner();
7     if el == EL2 then
8         if PMSCR_EL2.TS == '0' then return TimeStamp_None;
9     else
10        if PMSCR_EL1.TS == '0' then return TimeStamp_None;
11    if EL2Enabled() then
12        pct = PMSCR_EL2.PCT == '01' && (el == EL2 || PMSCR_EL1.PCT == '01');
13    else
14        pct = PMSCR_EL1.PCT == '01';
15    return (if pct then TimeStamp_Physical else TimeStamp_Virtual);

```

## 5.15 aarch64/debug/statisticalprofiling/OpType

```

1 enumeration OpType {
2     OpType_Load, // Any memory-read operation other than atomics, compare-and-swap, and swap
3     OpType_Store, // Any memory-write operation, including atomics without return
4     OpType_LoadAtomic, // Atomics with return, compare-and-swap and swap
5     OpType_Branch, // Software write to the PC
6     OpType_Other // Any other class of operation
7 };

```

## 5.16 aarch64/debug/statisticalprofiling/ProfilingBufferEnabled

```

1 // ProfilingBufferEnabled()
2 // =====
3
4 boolean ProfilingBufferEnabled()
5     if !HaveStatisticalProfiling() then return FALSE;
6     (secure, el) = ProfilingBufferOwner();
7     non_secure_bit = if secure then '0' else '1';
8     return (!ELUsingAArch32(el) && non_secure_bit == SCR_EL3.NS &&
9             PMBLIMITR_EL1.E == '1' && PMBSR_EL1.S == '0');

```

## 5.17 aarch64/debug/statisticalprofiling/ProfilingBufferOwner

```

1 // ProfilingBufferOwner()
2 // =====
3
4 (boolean, bits(2)) ProfilingBufferOwner()
5     secure = if HaveEL(EL3) then (MDCR_EL3.NSPB<1> == '0') else IsSecure();
6     el = if !secure && HaveEL(EL2) && MDCR_EL2.E2PB == '00' then EL2 else EL1;
7     return (secure, el);

```

## 5.18 aarch64/debug/statisticalprofiling/ProfilingSynchronizationBarrier

```

1 // Barrier to ensure that all existing profiling data has been formatted, and profiling buffer
2 // addresses have been translated such that writes to the profiling buffer have been initiated.
3 // A following DSB completes when writes to the profiling buffer have completed.
4 ProfilingSynchronizationBarrier();

```

## 5.19 aarch64/debug/statisticalprofiling/StatisticalProfilingEnabled

```

1 // StatisticalProfilingEnabled()
2 // =====
3
4 boolean StatisticalProfilingEnabled()
5     if !HaveStatisticalProfiling() || UsingAArch32() || !ProfilingBufferEnabled() then
6         return FALSE;
7
8     in_host = EL2Enabled() && HCR_EL2.TGE == '1';
9     (secure, el) = ProfilingBufferOwner();
10    if UInt(el) < UInt(PSTATE.EL) || secure != IsSecure() || (in_host && el == EL1) then
11        return FALSE;
12
13    case PSTATE.EL of
14        when EL3 Unreachable();
15        when EL2 spe_bit = PMSCR_EL2.E2SPE;
16        when EL1 spe_bit = PMSCR_EL1.E1SPE;
17        when EL0 spe_bit = (if in_host then PMSCR_EL2.E0HSPE else PMSCR_EL1.E0SPE);
18
19    return spe_bit == '1';

```

## 5.20 aarch64/debug/statisticalprofiling/SysRegAccess

```

1 enumeration SysRegAccess { SysRegAccess_OK,
2                           SysRegAccess_UNDEFINED,
3                           SysRegAccess_TrapToEL1,
4                           SysRegAccess_TrapToEL2,
5                           SysRegAccess_TrapToEL3 };

```

## 5.21 aarch64/debug/statisticalprofiling/TimeStamp

```

1 enumeration TimeStamp {
2     TimeStamp_None,           // No timestamp
3     TimeStamp_CoreSight,     // CoreSight time (IMPLEMENTATION DEFINED)
4     TimeStamp_Virtual,       // Physical counter value minus CNTVOFF_EL2
5     TimeStamp_Physical };    // Physical counter value with no offset

```

## 5.22 aarch64/debug/takeexceptiondbg/AArch64.TakeExceptionInDebugState

```

1 // AArch64.TakeExceptionInDebugState()
2 // =====
3 // Take an exception in Debug state to an Exception Level using AArch64.
4
5 AArch64.TakeExceptionInDebugState(bits(2) target_el, ExceptionRecord exception)
6     assert HaveEL(target_el) && !ELUsingAArch32(target_el) && UInt(target_el) >= UInt(PSTATE.EL);
7
8     sync_errors = HaveIESB() && SCTLR[].IESB == '1';
9     // SCTLR[].IESB might be ignored in Debug state.
10    if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then
11        sync_errors = FALSE;
12
13    SynchronizeContext();
14
15    // If coming from AArch32 state, the top parts of the X[] registers might be set to zero
16    from_32 = UsingAArch32();
17    if from_32 then AArch64.MaybeZeroRegisterUppers();
18
19    AArch64.ReportException(exception, target_el);
20
21    PSTATE.EL = target_el;
22    PSTATE.nRW = '0';
23    PSTATE.SP = '1';
24
25    SPSR[] = bits(32) UNKNOWN;
26
27    if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
28        CELR[] = CapSetValue(PCC, bits(64) UNKNOWN);
29    else
30        ELR[] = bits(64) UNKNOWN;
31
32    // PSTATE.{SS,D,A,I,F} are not observable and ignored in Debug state, so behave as if UNKNOWN.
33    PSTATE.<SS,D,A,I,F> = bits(5) UNKNOWN;
34    PSTATE.IL = '0';
35    if from_32 then // Coming from AArch32
36        PSTATE.IT = '00000000';
37        PSTATE.T = '0'; // PSTATE.J is RES0
38    if (HavePANExt() && (PSTATE.EL == EL1 || (PSTATE.EL == EL2 && ELIsInHost(EL0))) &&
39        SCTLR[].SPAN == '0') then
40        PSTATE.PAN = '1';
41    if HaveUAOExt() then PSTATE.UAO = '0';
42    if HaveSSBSEExt() then PSTATE.SSBS = bit UNKNOWN;
43
44    DSPSR_EL0 = bits(32) UNKNOWN;
45    CDLR_EL0 = Capability UNKNOWN;
46
47    EDSCR.ERR = '1';
48    UpdateEDSCRFields(); // Update EDSCR processor state flags.
49
50    if sync_errors then
51        SynchronizeErrors();
52
53    EndOfInstruction();

```

## 5.23 aarch64/debug/watchpoint/AArch64.WatchpointByteMatch

```

1 // AArch64.WatchpointByteMatch()
2 // =====
3
4 boolean AArch64.WatchpointByteMatch(integer n, bits(64) vaddress)
5
6     el = PSTATE.EL;
7     top = AddrTop(vaddress, el);
8     bottom = if DBGWVR_EL1[n]<2> == '1' then 2 else 3; // Word or doubleword
9     byte_select_match = (DBGWCR_EL1[n].BAS<UInt(vaddress<bottom-1:0>)> != '0');
10    mask = UInt(DBGWCR_EL1[n].MASK);
11

```

```

12 // If DBGWCR_EL1[n].MASK is non-zero value and DBGWCR_EL1[n].BAS is not set to '11111111', or
13 // DBGWCR_EL1[n].BAS specifies a non-contiguous set of bytes behavior is CONSTRAINED
14 // UNPREDICTABLE.
15 if mask > 0 && !IsOnes(DBGWCR_EL1[n].BAS) then
16     byte_select_match = ConstrainUnpredictableBool(Unpredictable_WPMASKANDBAS);
17 else
18     LSB = (DBGWCR_EL1[n].BAS AND NOT(DBGWCR_EL1[n].BAS - 1)); MSB = (DBGWCR_EL1[n].BAS + LSB);
19     if !IsZero(MSB AND (MSB - 1)) then // Not contiguous
20         byte_select_match = ConstrainUnpredictableBool(Unpredictable_WPBASCONTIGUOUS);
21         bottom = 3; // For the whole doubleword
22
23 // If the address mask is set to a reserved value, the behavior is CONSTRAINED UNPREDICTABLE.
24 if mask > 0 && mask <= 2 then
25     (c, mask) = ConstrainUnpredictableInteger(3, 31, Unpredictable_RESWPMASK);
26     assert c IN {Constraint_DISABLED, Constraint_NONE, Constraint_UNKNOWN};
27     case c of
28         when Constraint_DISABLED return FALSE; // Disabled
29         when Constraint_NONE mask = 0; // No masking
30         // Otherwise the value returned by ConstrainUnpredictableInteger is a not-reserved value
31
32     if mask > bottom then
33         WVR_match = (vaddress<top:mask> == DBGWVR_EL1[n]<top:mask>);
34         // If masked bits of DBGWVR_EL1[n] are not zero, the behavior is CONSTRAINED UNPREDICTABLE.
35         if WVR_match && !IsZero(DBGWVR_EL1[n]<mask-1:bottom>) then
36             WVR_match = ConstrainUnpredictableBool(Unpredictable_WPMASKEDBITS);
37     else
38         WVR_match = vaddress<top:bottom> == DBGWVR_EL1[n]<top:bottom>;
39
40     return WVR_match && byte_select_match;

```

## 5.24 aarch64/debug/watchpoint/AArch64.WatchpointMatch

```

1 // AArch64.WatchpointMatch()
2 // =====
3 // Watchpoint matching in an AArch64 translation regime.
4
5 boolean AArch64.WatchpointMatch(integer n, bits(64) vaddress, integer size, boolean ispriv,
6     boolean iswrite)
7     assert !ELUsingAArch32(S1TranslationRegime());
8     assert n <= UInt(ID_AA64DFR0_EL1.WRPs);
9
10 // "ispriv" is FALSE for LDTR/STTR instructions executed at EL1 and all
11 // load/stores at EL0, TRUE for all other load/stores. "iswrite" is TRUE for stores, FALSE for
12 // loads.
13 enabled = DBGWCR_EL1[n].E == '1';
14 linked = DBGWCR_EL1[n].WT == '1';
15 isbreakpnt = FALSE;
16
17 state_match = AArch64.StateMatch(DBGWCR_EL1[n].SSC, DBGWCR_EL1[n].HMC, DBGWCR_EL1[n].PAC,
18     linked, DBGWCR_EL1[n].LBN, isbreakpnt, ispriv);
19
20 ls_match = (DBGWCR_EL1[n].LSC<(if iswrite then 1 else 0)> == '1');
21
22 value_match = FALSE;
23 for byte = 0 to size - 1
24     value_match = value_match || AArch64.WatchpointByteMatch(n, vaddress + byte);
25
26 return value_match && state_match && ls_match && enabled;

```

## 5.25 aarch64/exceptions/aborts/AArch64.Abort

```

1 // AArch64.Abort()
2 // =====
3 // Abort and Debug exception handling in an AArch64 translation regime.
4
5 AArch64.Abort(bits(64) vaddress, FaultRecord fault)
6
7     if IsDebugException(fault) then
8         if fault.acctype == AccType_IFETCH then
9             AArch64.BreakpointException(fault);
10        else
11            AArch64.WatchpointException(vaddress, fault);
12    elseif fault.acctype == AccType_IFETCH then
13        AArch64.InstructionAbort(vaddress, fault);
14    else
15        AArch64.DataAbort(vaddress, fault);

```

## 5.26 aarch64/exceptions/aborts/AArch64.AbortSyndrome

```

1 // AArch64.AbortSyndrome()
2 // =====
3 // Creates an exception syndrome record for Abort and Watchpoint exceptions
4 // from an AArch64 translation regime.
5
6 ExceptionRecord AArch64.AbortSyndrome(Exception exceptype, FaultRecord fault, bits(64) vaddress)
7     exception = ExceptionSyndrome(exceptype);
8
9     d_side = exceptype IN {Exception_DataAbort, Exception_Watchpoint};
10
11     exception.syndrome = AArch64.FaultSyndrome(d_side, fault);
12     exception.vaddress = ZeroExtend(vaddress);
13     if IPValid(fault) then
14         exception.ipavalid = TRUE;
15         exception.ipaddress = fault.ipaddress;
16     else
17         exception.ipavalid = FALSE;
18
19     return exception;

```

## 5.27 aarch64/exceptions/aborts/AArch64.CheckPCAlignment

```

1 // AArch64.CheckPCAlignment()
2 // =====
3
4 AArch64.CheckPCAlignment()
5
6     bits(64) pc = ThisInstrAddr();
7     if pc<1:0> != '00' then
8         AArch64.PCAlignmentFault();

```

## 5.28 aarch64/exceptions/aborts/AArch64.DataAbort

```

1 // AArch64.DataAbort()
2 // =====
3
4 AArch64.DataAbort(bits(64) vaddress, FaultRecord fault)
5
6     bits(2) cap_target_el;
7     if fault.statuscode IN {Fault_CapTag, Fault_CapSeal, Fault_CapPerm, Fault_CapBounds} then
8         cap_target_el = TargetELForCapabilityExceptions();
9     else
10        cap_target_el = EL0;
11        route_to_el3 = (HaveEL(EL3) && SCR_EL3.EA == '1' && IsExternalAbort(fault)) || (cap_target_el == EL3);
12        route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() && (HCR_EL2.TGE == '1' ||
13            (HaveRASExt() && HCR_EL2.TEA == '1' && IsExternalAbort(fault)) ||
14            (cap_target_el == EL2) ||
15            IsSecondStage(fault)));
16
17        bits(64) preferred_exception_return = ThisInstrAddr();
18        vect_offset = 0x0;
19        exception = AArch64.AbortSyndrome(Exception_DataAbort, fault, vaddress);
20        if PSTATE.EL == EL3 || route_to_el3 then
21            AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
22        elseif PSTATE.EL == EL2 || route_to_el2 then
23            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
24        else
25            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.29 aarch64/exceptions/aborts/AArch64.InstructionAbort

```

1 // AArch64.InstructionAbort()
2 // =====
3
4 AArch64.InstructionAbort(bits(64) vaddress, FaultRecord fault)
5     bits(2) cap_target_el;
6     if fault.statuscode IN {Fault_CapTag, Fault_CapSeal, Fault_CapPerm, Fault_CapBounds} then
7         cap_target_el = TargetELForCapabilityExceptions();

```

```

8     else
9         cap_target_el = EL0;
10        route_to_el3 = (HaveEL(EL3) && SCR_EL3.EA == '1' && IsExternalAbort(fault)) || (cap_target_el == EL3);
11        route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
12                       (HCR_EL2.TGE == '1' || IsSecondStage(fault) ||
13                       (HaveRASExt() && HCR_EL2.TEA == '1' && IsExternalAbort(fault))));
14
15        bits(64) preferred_exception_return = ThisInstrAddr();
16        vect_offset = 0x0;
17
18        exception = AArch64.AbortSyndrome(Exception_InstructionAbort, fault, vaddress);
19
20        if PSTATE.EL == EL3 || route_to_el3 then
21            AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
22        elseif PSTATE.EL == EL2 || route_to_el2 then
23            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
24        else
25            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.30 aarch64/exceptions/aborts/AArch64.PCAlignmentFault

```

1 // AArch64.PCAlignmentFault()
2 // =====
3 // Called on unaligned program counter in AArch64 state.
4
5 AArch64.PCAlignmentFault()
6
7     bits(64) preferred_exception_return = ThisInstrAddr();
8     vect_offset = 0x0;
9
10    exception = ExceptionSyndrome(Exception_PCAlignment);
11    exception.vaddress = ThisInstrAddr();
12
13    if UInt(PSTATE.EL) > UInt(EL1) then
14        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
15    elseif EL2Enabled() && HCR_EL2.TGE == '1' then
16        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
17    else
18        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.31 aarch64/exceptions/aborts/AArch64.SPAlignmentFault

```

1 // AArch64.SPAlignmentFault()
2 // =====
3 // Called on an unaligned stack pointer in AArch64 state.
4
5 AArch64.SPAlignmentFault()
6
7     bits(64) preferred_exception_return = ThisInstrAddr();
8     vect_offset = 0x0;
9
10    exception = ExceptionSyndrome(Exception_SPAlignment);
11
12    if UInt(PSTATE.EL) > UInt(EL1) then
13        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
14    elseif EL2Enabled() && HCR_EL2.TGE == '1' then
15        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16    else
17        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.32 aarch64/exceptions/aborts/CapabilityFault

```

1 // CapabilityFault()
2 // =====
3 // Generate a FaultRecord for a capability fault
4
5 FaultRecord CapabilityFault(Fault faulttype, AccType acctype, boolean iswrite)
6     ipaddress = bits(48) UNKNOWN;
7     level = integer UNKNOWN;
8     extflag = bit UNKNOWN;
9     secondstage = FALSE;
10    s2fswalk = FALSE;

```



```

11     extflag = bit UNKNOWN;
12     boolean ns = FALSE;
13     errortype = bits(2) UNKNOWN;
14     return AArch64.CreateFaultRecord(faulttype, ipaddress, level, acctype, iswrite,
15                                     extflag, errortype, secondstage, s2fslwalk);

```

### 5.33 aarch64/exceptions/aborts/CheckCapability

```

1 // CheckCapability()
2 // =====
3 // Check whether a capability is valid for accessing a given range of memory
4 // with a required set of permissions. If not generate an appropriate fault
5
6 bits(64) CheckCapability(Capability c, bits(64) address, integer size, bits(64) requested_perms, AccType
7     ↪acctype)
8
9 // The below replicates and condenses the logic used in address translation
10 // to recover the address as used for translation for input to bounds checks.
11 el = AArch64.AccessUsesEL(acctype);
12 msbit = AddrTop(address, el);
13 sl_enabled = AArch64.IsStageOneEnabled(acctype);
14 bits(64) addressforbounds = address;
15
16 if msbit != 63 then
17     if sl_enabled then
18         if (PSTATE.EL IN {EL0, EL1} || ELIsInHost(el)) && address<msbit> == '1' then
19             addressforbounds = SignExtend(address<msbit:0>);
20         else
21             addressforbounds = ZeroExtend(address<msbit:0>);
22     else
23         addressforbounds = ZeroExtend(address<msbit:0>);
24
25 Fault fault_type = Fault_None;
26 if CapIsTagClear(c) then
27     fault_type = Fault_CapTag;
28 elseif CapIsSealed(c) then
29     fault_type = Fault_CapSeal;
30 elseif !CapCheckPermissions(c, requested_perms) then
31     fault_type = Fault_CapPerm;
32 elseif ((requested_perms AND CAP_PERM_EXECUTE) != CAP_PERM_NONE) && !CapIsExecutePermitted(c) then
33     fault_type = Fault_CapPerm;
34 elseif !CapIsRangeInBounds(c, addressforbounds, size<64:0>) then
35     fault_type = Fault_CapBounds;
36
37 if fault_type != Fault_None then
38     boolean is_store = CapPermsInclude(requested_perms, CAP_PERM_STORE);
39     FaultRecord fault = CapabilityFault(fault_type, acctype, is_store);
40     AArch64.Abort(address, fault);
41
42 return address;

```

### 5.34 aarch64/exceptions/aborts/CheckPCCCapability

```

1 // CheckPCCCapability()
2 // =====
3 // Check whether the current PCC is valid for instruction fetch and if not
4 // generate an appropriate fault
5
6 bits(64) CheckPCCCapability()
7     return CheckCapability(PCC, CapGetValue(PCC), 4, CAP_PERM_EXECUTE, AccType_IFETCH);

```

### 5.35 aarch64/exceptions/asynch/AArch64.TakePhysicalFIQException

```

1 // AArch64.TakePhysicalFIQException()
2 // =====
3
4 AArch64.TakePhysicalFIQException()
5
6 route_to_el3 = HaveEL(EL3) && SCR_EL3.FIQ == '1';
7 route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
8     (HCR_EL2.TGE == '1' || HCR_EL2.FMO == '1'));
9 bits(64) preferred_exception_return = ThisInstrAddr();

```

```

10 vect_offset = 0x100;
11 exception = ExceptionSyndrome(Exception_FIQ);
12
13 if route_to_el3 then
14     AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
15 elseif PSTATE.EL == EL2 || route_to_el2 then
16     assert PSTATE.EL != EL3;
17     AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
18 else
19     assert PSTATE.EL IN {EL0, EL1};
20     AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.36 aarch64/exceptions/asynch/AArch64.TakePhysicalIRQException

```

1 // AArch64.TakePhysicalIRQException()
2 // =====
3 // Take an enabled physical IRQ exception.
4
5 AArch64.TakePhysicalIRQException()
6
7     route_to_el3 = HaveEL(EL3) && SCR_EL3.IRQ == '1';
8     route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
9         (HCR_EL2.TGE == '1' || HCR_EL2.IMO == '1'));
10    bits(64) preferred_exception_return = ThisInstrAddr();
11    vect_offset = 0x80;
12
13    exception = ExceptionSyndrome(Exception_IRQ);
14
15    if route_to_el3 then
16        AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
17    elseif PSTATE.EL == EL2 || route_to_el2 then
18        assert PSTATE.EL != EL3;
19        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
20    else
21        assert PSTATE.EL IN {EL0, EL1};
22        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.37 aarch64/exceptions/asynch/AArch64.TakePhysicalSErrorException

```

1 // AArch64.TakePhysicalSErrorException()
2 // =====
3
4 AArch64.TakePhysicalSErrorException(boolean impdef_syndrome, bits(24) syndrome)
5
6     route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1';
7     route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
8         (HCR_EL2.TGE == '1' || (!IsInHost() && HCR_EL2.AMO == '1')));
9     bits(64) preferred_exception_return = ThisInstrAddr();
10    vect_offset = 0x180;
11
12    exception = ExceptionSyndrome(Exception_SError);
13    exception.syndrome<24> = if impdef_syndrome then '1' else '0';
14    exception.syndrome<23:0> = syndrome;
15
16    ClearPendingPhysicalSError();
17
18    if PSTATE.EL == EL3 || route_to_el3 then
19        AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
20    elseif PSTATE.EL == EL2 || route_to_el2 then
21        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
22    else
23        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.38 aarch64/exceptions/asynch/AArch64.TakeVirtualFIQException

```

1 // AArch64.TakeVirtualFIQException()
2 // =====
3
4 AArch64.TakeVirtualFIQException()
5     assert PSTATE.EL IN {EL0, EL1} && EL2Enabled();
6     assert HCR_EL2.TGE == '0' && HCR_EL2.FMO == '1'; // Virtual IRQ enabled if TGE==0 and FMO==1
7

```

```

8     bits(64) preferred_exception_return = ThisInstrAddr();
9     vect_offset = 0x100;
10
11     exception = ExceptionSyndrome(Exception_FIQ);
12
13     AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.39 aarch64/exceptions/asynch/AArch64.TakeVirtualIRQException

```

1 // AArch64.TakeVirtualIRQException()
2 // =====
3
4 AArch64.TakeVirtualIRQException()
5     assert PSTATE.EL IN {EL0, EL1} && EL2Enabled();
6     assert HCR_EL2.TGE == '0' && HCR_EL2.IMO == '1'; // Virtual IRQ enabled if TGE==0 and IMO==1
7
8     bits(64) preferred_exception_return = ThisInstrAddr();
9     vect_offset = 0x80;
10
11     exception = ExceptionSyndrome(Exception_IRQ);
12
13     AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.40 aarch64/exceptions/asynch/AArch64.TakeVirtualSErrorException

```

1 // AArch64.TakeVirtualSErrorException()
2 // =====
3
4 AArch64.TakeVirtualSErrorException(boolean impdef_syndrome, bits(24) syndrome)
5
6     assert PSTATE.EL IN {EL0, EL1} && EL2Enabled();
7     assert HCR_EL2.TGE == '0' && HCR_EL2.AMO == '1'; // Virtual SError enabled if TGE==0 and AMO==1
8
9     bits(64) preferred_exception_return = ThisInstrAddr();
10    vect_offset = 0x180;
11
12    exception = ExceptionSyndrome(Exception_SError);
13    if HaveRASExt() then
14        exception.syndrome<24> = VESR_EL2.IDS;
15        exception.syndrome<23:0> = VESR_EL2.ISS;
16    else
17        exception.syndrome<24> = if impdef_syndrome then '1' else '0';
18        if impdef_syndrome then exception.syndrome<23:0> = syndrome;
19
20    ClearPendingVirtualSError();
21    AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.41 aarch64/exceptions/debug/AArch64.BreakpointException

```

1 // AArch64.BreakpointException()
2 // =====
3
4 AArch64.BreakpointException(FaultRecord fault)
5     assert PSTATE.EL != EL3;
6
7     route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
8         (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));
9
10    bits(64) preferred_exception_return = ThisInstrAddr();
11    vect_offset = 0x0;
12
13    vaddress = bits(64) UNKNOWN;
14    exception = AArch64.AbortSyndrome(Exception_Breakpoint, fault, vaddress);
15
16    if PSTATE.EL == EL2 || route_to_el2 then
17        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
18    else
19        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.42 aarch64/exceptions/debug/AArch64.SoftwareBreakpoint

```

1 // AArch64.SoftwareBreakpoint()
2 // =====
3
4 AArch64.SoftwareBreakpoint(bits(16) immediate)
5
6     route_to_el2 = (PSTATE.EL IN {EL0, EL1} &&
7                     EL2Enabled() && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));
8
9     bits(64) preferred_exception_return = ThisInstrAddr();
10    vect_offset = 0x0;
11
12    exception = ExceptionSyndrome(Exception_SoftwareBreakpoint);
13    exception.syndrome<15:0> = immediate;
14
15    if UInt(PSTATE.EL) > UInt(EL1) then
16        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
17    elseif route_to_el2 then
18        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
19    else
20        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.43 aarch64/exceptions/debug/AArch64.SoftwareStepException

```

1 // AArch64.SoftwareStepException()
2 // =====
3
4 AArch64.SoftwareStepException()
5     assert PSTATE.EL != EL3;
6
7     route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
8                     (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));
9
10    bits(64) preferred_exception_return = ThisInstrAddr();
11    vect_offset = 0x0;
12
13    exception = ExceptionSyndrome(Exception_SoftwareStep);
14    if SoftwareStep_DidNotStep() then
15        exception.syndrome<24> = '0';
16    else
17        exception.syndrome<24> = '1';
18        exception.syndrome<6> = if SoftwareStep_SteppedEX() then '1' else '0';
19
20    if PSTATE.EL == EL2 || route_to_el2 then
21        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
22    else
23        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.44 aarch64/exceptions/debug/AArch64.VectorCatchException

```

1 // AArch64.VectorCatchException()
2 // =====
3 // Vector Catch taken from EL0 or EL1 to EL2. This can only be called when debug exceptions are
4 // being routed to EL2, as Vector Catch is a legacy debug event.
5
6 AArch64.VectorCatchException(FaultRecord fault)
7     assert PSTATE.EL != EL2;
8     assert EL2Enabled() && (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1');
9
10    bits(64) preferred_exception_return = ThisInstrAddr();
11    vect_offset = 0x0;
12
13    vaddress = bits(64) UNKNOWN;
14    exception = AArch64.AbortSyndrome(Exception_VectorCatch, fault, vaddress);
15
16    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);

```

## 5.45 aarch64/exceptions/debug/AArch64.WatchpointException

```

1 // AArch64.WatchpointException()
2 // =====
3
4 AArch64.WatchpointException(bits(64) vaddress, FaultRecord fault)
5     assert PSTATE.EL != EL3;
6
7     route_to_el2 = (PSTATE.EL IN {EL0, EL1} && EL2Enabled() &&
8         (HCR_EL2.TGE == '1' || MDCR_EL2.TDE == '1'));
9
10    bits(64) preferred_exception_return = ThisInstrAddr();
11    vect_offset = 0x0;
12
13    exception = AArch64.AbortSyndrome(Exception_Watchpoint, fault, vaddress);
14
15    if PSTATE.EL == EL2 || route_to_el2 then
16        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
17    else
18        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.46 aarch64/exceptions/exceptions/AArch64.ExceptionClass

```

1 // AArch64.ExceptionClass()
2 // =====
3 // Returns the Exception Class and Instruction Length fields to be reported in ESR
4
5 (integer,bit) AArch64.ExceptionClass(Exception exceptype, bits(2) target_el)
6
7     il = if ThisInstrLength() == 32 then '1' else '0';
8     from_32 = UsingAArch32();
9     assert from_32 || il == '1'; // AArch64 instructions always 32-bit
10
11     case exceptype of
12         when Exception_Uncategorized      ec = 0x00; il = '1';
13         when Exception_WFxTrap            ec = 0x01;
14         when Exception_CP15RRTTrap        ec = 0x03;          assert from_32;
15         when Exception_CP15RRTTrap        ec = 0x04;          assert from_32;
16         when Exception_CP14RRTTrap        ec = 0x05;          assert from_32;
17         when Exception_CP14DTTTrap        ec = 0x06;          assert from_32;
18         when Exception_AdvSIMDFPAccessTrap ec = 0x07;
19         when Exception_FPIDTrap           ec = 0x08;
20         when Exception_CP14RRTTrap        ec = 0x0C;          assert from_32;
21         when Exception_IllegalState        ec = 0x0E; il = '1';
22         when Exception_SupervisorCall      ec = 0x11;
23         when Exception_HypervisorCall      ec = 0x12;
24         when Exception_MonitorCall        ec = 0x13;
25         when Exception_SystemRegisterTrap ec = 0x18;          assert !from_32;
26         when Exception_InstructionAbort    ec = 0x20; il = '1';
27         when Exception_PCAlignment        ec = 0x22; il = '1';
28         when Exception_DataAbort          ec = 0x24;
29         when Exception_SPCAlignment        ec = 0x26; il = '1'; assert !from_32;
30         when Exception_FPTrappedException ec = 0x28;
31         when Exception_CapabilityAccess    ec = 0x29;
32         when Exception_CapabilitySysRegTrap ec = 0x2A;
33         when Exception_SError              ec = 0x2F; il = '1';
34         when Exception_Breakpoint         ec = 0x30; il = '1';
35         when Exception_SoftwareStep        ec = 0x32; il = '1';
36         when Exception_Watchpoint         ec = 0x34; il = '1';
37         when Exception_SoftwareBreakpoint ec = 0x38;
38         when Exception_VectorCatch        ec = 0x3A; il = '1'; assert from_32;
39         otherwise                          Unreachable();
40
41     if ec IN {0x20,0x24,0x30,0x32,0x34} && target_el == PSTATE.EL then
42         ec = ec + 1;
43
44     if ec IN {0x11,0x12,0x13,0x28,0x38} && !from_32 then
45         ec = ec + 4;
46
47     return (ec,il);

```

## 5.47 aarch64/exceptions/exceptions/AArch64.ReportException

```

1 // AArch64.ReportException()
2 // =====
3 // Report syndrome information for exception taken to AArch64 state.
4

```

```

5  AArch64.ReportException(ExceptionRecord exception, bits(2) target_el)
6
7      Exception exceptype = exception.exceptype;
8
9      (ec,il) = AArch64.ExceptionClass(exceptype, target_el);
10     iss = exception.syndrome;
11
12     // IL is not valid for Data Abort exceptions without valid instruction syndrome information
13     if ec IN {0x24,0x25} && iss<24> == '0' then
14         il = '1';
15
16     ESR[target_el] = ec<5:0>:il:iss;
17
18     if exceptype IN {Exception_InstructionAbort, Exception_PCAlignment, Exception_DataAbort,
19                    Exception_Watchpoint} then
20         FAR[target_el] = exception.vaddress;
21     else
22         FAR[target_el] = bits(64) UNKNOWN;
23
24     if target_el == EL2 then
25         if exception.ipavalid then
26             HPFAR_EL2<39:4> = exception.ipaddress<47:12>;
27         else
28             HPFAR_EL2<39:4> = bits(36) UNKNOWN;
29
30     return;

```

## 5.48 aarch64/exceptions/exceptions/AArch64.ResetControlRegisters

```

1  // Resets System registers and memory-mapped control registers that have architecturally-defined
2  // reset values to those values.
3  AArch64.ResetControlRegisters(boolean cold_reset);

```

## 5.49 aarch64/exceptions/exceptions/AArch64.TakeReset

```

1  // AArch64.TakeReset ()
2  // =====
3  // Reset into AArch64 state
4
5  AArch64.TakeReset(boolean cold_reset)
6      assert !HighestELUsingAArch32();
7
8      // Enter the highest implemented Exception level in AArch64 state
9      PSTATE.nRW = '0';
10     if HaveEL(EL3) then
11         PSTATE.EL = EL3;
12     elseif HaveEL(EL2) then
13         PSTATE.EL = EL2;
14     else
15         PSTATE.EL = EL1;
16
17     // Reset the system registers and other system components
18     AArch64.ResetControlRegisters(cold_reset);
19
20     // Reset all other PSTATE fields
21     PSTATE.SP = '1';           // Select stack pointer
22     PSTATE.<D,A,I,F> = '1111'; // All asynchronous exceptions masked
23     PSTATE.SS = '0';         // Clear software step bit
24     PSTATE.C64 = '0';       // Set default instruction set state
25     PSTATE.IL = '0';       // Clear Illegal Execution state bit
26
27     // All registers, bits and fields not reset by the above pseudocode or by the BranchTo() call
28     // below are UNKNOWN bitstrings after reset. In particular, the return information registers
29     // ELR_ELx and SPSR_ELx have UNKNOWN values, so that it
30     // is impossible to return from a reset in an architecturally defined way.
31     AArch64.ResetGeneralRegisters();
32     AArch64.ResetSIMDFPRegisters();
33     AArch64.ResetSpecialRegisters();
34     ResetExternalDebugRegisters(cold_reset);
35
36     bits(64) rv;           // IMPLEMENTATION DEFINED reset vector
37
38     if HaveEL(EL3) then
39         rv = RVBAR_EL3;
40     elseif HaveEL(EL2) then

```

```

41     rv = RVBAR_EL2;
42     else
43         rv = RVBAR_EL1;
44
45     // The reset vector must be correctly aligned
46     assert IsZero(rv<63:PAMax()) && IsZero(rv<1:0>);
47
48     BranchTo(rv, BranchType_RESET);

```

## 5.50 aarch64/exceptions/ieeefp/AArch64.FPTrappedException

```

1 // AArch64.FPTrappedException()
2 // =====
3
4 AArch64.FPTrappedException(boolean is_ase, integer element, bits(8) accumulated_exceptions)
5     exception = ExceptionSyndrome(Exception_FPTrappedException);
6     if is_ase then
7         if boolean IMPLEMENTATION_DEFINED "vector instructions set TFV to 1" then
8             exception.syndrome<23> = '1'; // TFV
9         else
10            exception.syndrome<23> = '0'; // TFV
11    else
12        exception.syndrome<23> = '1'; // TFV
13        exception.syndrome<10:8> = bits(3) UNKNOWN; // VECITR
14        if exception.syndrome<23> == '1' then
15            exception.syndrome<7,4:0> = accumulated_exceptions<7,4:0>; // IDF,IXF,UFF,OFF,DZF,IOF
16        else
17            exception.syndrome<7,4:0> = bits(6) UNKNOWN;
18
19        route_to_el2 = EL2Enabled() && HCR_EL2.TGE == '1';
20
21        bits(64) preferred_exception_return = ThisInstrAddr();
22        vect_offset = 0x0;
23
24        if UInt(PSTATE.EL) > UInt(EL1) then
25            AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
26        elseif route_to_el2 then
27            AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
28        else
29            AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.51 aarch64/exceptions/syscalls/AArch64.CallHypervisor

```

1 // AArch64.CallHypervisor()
2 // =====
3 // Performs a HVC call
4
5 AArch64.CallHypervisor(bits(16) immediate)
6     assert HaveEL(EL2);
7
8     SSAdvance();
9     bits(64) preferred_exception_return = NextInstrAddr();
10    vect_offset = 0x0;
11
12    exception = ExceptionSyndrome(Exception_HypervisorCall);
13    exception.syndrome<15:0> = immediate;
14
15    if PSTATE.EL == EL3 then
16        AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);
17    else
18        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);

```

## 5.52 aarch64/exceptions/syscalls/AArch64.CallSecureMonitor

```

1 // AArch64.CallSecureMonitor()
2 // =====
3
4 AArch64.CallSecureMonitor(bits(16) immediate)
5     assert HaveEL(EL3) && !ELUsingAArch32(EL3);
6     SSAdvance();
7     bits(64) preferred_exception_return = NextInstrAddr();
8     vect_offset = 0x0;

```

```

9
10     exception = ExceptionSyndrome(Exception_MonitorCall);
11     exception.syndrome<15:0> = immediate;
12
13     AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);

```

## 5.53 aarch64/exceptions/syscalls/AArch64.CallSupervisor

```

1 // AArch64.CallSupervisor()
2 // =====
3 // Calls the Supervisor
4
5 AArch64.CallSupervisor(bits(16) immediate)
6
7     SSAdvance();
8     route_to_el2 = PSTATE.EL == EL0 && EL2Enabled() && HCR_EL2.TGE == '1';
9
10    bits(64) preferred_exception_return = NextInstrAddr();
11    vect_offset = 0x0;
12
13    exception = ExceptionSyndrome(Exception_SupervisorCall);
14    exception.syndrome<15:0> = immediate;
15
16    if UInt(PSTATE.EL) > UInt(EL1) then
17        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
18    elseif route_to_el2 then
19        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
20    else
21        AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.54 aarch64/exceptions/takeexception/AArch64.TakeException

```

1 // AArch64.TakeException()
2 // =====
3 // Take an exception to an Exception Level using AArch64.
4
5 AArch64.TakeException(bits(2) target_el, ExceptionRecord exception,
6     bits(64) preferred_exception_return, integer vect_offset)
7     assert HaveEL(target_el) && !ELUsingAArch32(target_el) && UInt(target_el) >= UInt(PSTATE.EL);
8
9     sync_errors = HaveIESB() && SCTLR[].IESB == '1';
10    if sync_errors && InsertIESBBeforeException(target_el) then
11        SynchronizeErrors();
12        iesb_req = FALSE;
13        sync_errors = FALSE;
14        TakeUnmaskedPhysicalSErrorInterrupts(iesb_req);
15
16    SynchronizeContext();
17
18    // If coming from AArch32 state, the top parts of the X[] registers might be set to zero
19    from_32 = UsingAArch32();
20    if from_32 then AArch64.MaybeZeroRegisterUppers();
21
22    if UInt(target_el) > UInt(PSTATE.EL) then
23        boolean lower_32;
24        if target_el == EL3 then
25            if EL2Enabled() then
26                lower_32 = ELUsingAArch32(EL2);
27            else
28                lower_32 = ELUsingAArch32(EL1);
29        elseif IsInHost() && PSTATE.EL == EL0 && target_el == EL2 then
30            lower_32 = ELUsingAArch32(EL0);
31        else
32            lower_32 = ELUsingAArch32(target_el - 1);
33        vect_offset = vect_offset + (if lower_32 then 0x600 else 0x400);
34
35    elseif PSTATE.SP == '1' && !IsInRestricted() then
36        vect_offset = vect_offset + 0x200;
37
38    spsr = GetPSRFromPSTATE();
39
40    if !(exception.exceptype IN {Exception_IRQ, Exception_FIQ}) then
41        AArch64.ReportException(exception, target_el);
42
43    PSTATE.EL = target_el;

```



```

44     PSTATE.nRW = '0';
45     PSTATE.SP = '1';
46
47     SPSR[] = spsr;
48
49     if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
50         CELR[] = CapSetValue(PCC, preferred_exception_return);
51     else
52         ELR[] = preferred_exception_return;
53
54     PSTATE.SS = '0';
55     PSTATE.<D,A,I,F> = '1111';
56     PSTATE.IL = '0';
57     if from_32 then // Coming from AArch32
58         PSTATE.IT = '00000000';
59         PSTATE.T = '0'; // PSTATE.J is RES0
60     if (HavePANExt() && (PSTATE.EL == EL1 || (PSTATE.EL == EL2 && ELIsInHost(EL0))) &&
61         SCTRL[].SPAN == '0') then
62         PSTATE.PAN = '1';
63     if HaveUAOExt() then PSTATE.UAO = '0';
64     if HaveSSBSExt() then PSTATE.SSBS = SCTRL[].DSSBS;
65
66     if IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
67         PSTATE.C64 = CCTRL[].C64E;
68         Capability c = CVBAR[];
69         bits(64) v = CapGetValue(c);
70         c = CapSetValue(c, v<63:11>:vect_offset<10:0>);
71         BranchToCapability(c, BranchType_EXCEPTION);
72     else
73         PSTATE.C64 = '0';
74         BranchTo(VBAR[]<63:11>:vect_offset<10:0>, BranchType_EXCEPTION);
75
76     if sync_errors then
77         SynchronizeErrors();
78         iesb_req = TRUE;
79         TakeUnmaskedPhysicalSErrorInterrupts(iesb_req);
80
81     EndOfInstruction();

```

## 5.55 aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrap

```

1 // AArch64.AArch32SystemAccessTrap()
2 // =====
3 // Trapped AArch32 system register access.
4
5 AArch64.AArch32SystemAccessTrap(bits(2) target_el, integer ec)
6     assert HaveEL(target_el) && target_el != ELO && UInt(target_el) >= UInt(PSTATE.EL);
7
8     bits(64) preferred_exception_return = ThisInstrAddr();
9     vect_offset = 0x0;
10
11     exception = AArch64.AArch32SystemAccessTrapSyndrome(ThisInstr(), ec);
12     AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);

```

## 5.56 aarch64/exceptions/traps/AArch64.AArch32SystemAccessTrapSyndrome

```

1 // AArch64.AArch32SystemAccessTrapSyndrome()
2 // =====
3 // Returns the syndrome information for traps on AArch32 MCR, MCRR, MRC, MRRC, and VMRS, VMSR instructions,
4 // other than traps that are due to HCPTR or CPACR.
5
6 ExceptionRecord AArch64.AArch32SystemAccessTrapSyndrome(bits(32) instr, integer ec)
7     ExceptionRecord exception;
8
9     case ec of
10     when 0x0     exception = ExceptionSyndrome(ExceptionUncategorized);
11     when 0x3     exception = ExceptionSyndrome(Exception_CP15RTTTrap);
12     when 0x4     exception = ExceptionSyndrome(Exception_CP15RRTTrap);
13     when 0x5     exception = ExceptionSyndrome(Exception_CP14RTTTrap);
14     when 0x6     exception = ExceptionSyndrome(Exception_CP14DTTTrap);
15     when 0x7     exception = ExceptionSyndrome(Exception_AdvSMDFPAccessTrap);
16     when 0x8     exception = ExceptionSyndrome(Exception_FPIDTrap);
17     when 0xC     exception = ExceptionSyndrome(Exception_CP14RRTTrap);
18     otherwise   Unreachable();
19

```

```

20  bits(20) iss = Zeros();
21
22  if exception.exceptype IN {Exception_FPIDTrap, Exception_CP14RTTrap, Exception_CP15RTTrap} then
23  // Trapped MRC/MCR, VMRS on FPSID
24  if exception.exceptype != Exception_FPIDTrap then // When trap is not for VMRS
25  iss<19:17> = instr<7:5>; // opc2
26  iss<16:14> = instr<23:21>; // opc1
27  iss<13:10> = instr<19:16>; // CRn
28  iss<4:1> = instr<3:0>; // CRm
29
30  else
31  iss<19:17> = '000';
32  iss<16:14> = '111';
33  iss<13:10> = instr<19:16>; // reg
34  iss<4:1> = '0000';
35
36  if instr<20> == '1' && instr<15:12> == '1111' then // MRC, Rt==15
37  iss<9:5> = '11111';
38  elsif instr<20> == '0' && instr<15:12> == '1111' then // MCR, Rt==15
39  iss<9:5> = bits(5) UNKNOWN;
40  else
41  iss<9:5> = LookUpRIndex(UInt(instr<15:12>), PSTATE.M)<4:0>;
42  elsif exception.exceptype IN {Exception_CP14RRTTrap, Exception_AdvSIMDFPAccessTrap,
43  Exception_CP15RRTTrap} then
44  // Trapped MRRC/MCRR, VMRS/VMRSR
45  iss<19:16> = instr<7:4>; // opc1
46  if instr<19:16> == '1111' then // Rt2==15
47  iss<14:10> = bits(5) UNKNOWN;
48  else
49  iss<14:10> = LookUpRIndex(UInt(instr<19:16>), PSTATE.M)<4:0>;
50
51  if instr<15:12> == '1111' then // Rt==15
52  iss<9:5> = bits(5) UNKNOWN;
53  else
54  iss<9:5> = LookUpRIndex(UInt(instr<15:12>), PSTATE.M)<4:0>;
55  iss<4:1> = instr<3:0>; // CRm
56  elsif exception.exceptype == Exception_CP14DTTrap then
57  // Trapped LDC/STC
58  iss<19:12> = instr<7:0>; // imm8
59  iss<4> = instr<23>; // U
60  iss<2:1> = instr<24,21>; // P,W
61  if instr<19:16> == '1111' then // Rn==15, LDC(Literal addressing)/STC
62  iss<9:5> = bits(5) UNKNOWN;
63  iss<3> = '1';
64  elsif exception.exceptype == Exception_Uncategorized then
65  // Trapped for unknown reason
66  iss<9:5> = LookUpRIndex(UInt(instr<19:16>), PSTATE.M)<4:0>; // Rn
67  iss<3> = '0';
68
69  iss<0> = instr<20>; // Direction
70
71  exception.syndrome<24:20> = ConditionSyndrome();
72  exception.syndrome<19:0> = iss;
73
74  return exception;

```

## 5.57 aarch64/exceptions/traps/AArch64.AdvSIMDFPAccessTrap

```

1  // AArch64.AdvSIMDFPAccessTrap()
2  // =====
3  // Trapped access to Advanced SIMD or FP registers due to CPACR[].
4
5  AArch64.AdvSIMDFPAccessTrap(bits(2) target_el)
6  bits(64) preferred_exception_return = ThisInstrAddr();
7  vect_offset = 0x0;
8
9  route_to_el2 = (target_el == EL1 && EL2Enabled() && HCR_EL2.TGE == '1');
10
11  if route_to_el2 then
12  exception = ExceptionSyndrome(Exception_Uncategorized);
13  AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
14  else
15  exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
16  exception.syndrome<24:20> = ConditionSyndrome();
17  AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);
18
19  return;

```

## 5.58 aarch64/exceptions/traps/AArch64.CheckCP15InstrCoarseTraps

```

1 // AArch64.CheckCP15InstrCoarseTraps()
2 // =====
3 // Check for coarse-grained AArch32 CP15 traps in HSTR_EL2 and HCR_EL2.
4
5 boolean AArch64.CheckCP15InstrCoarseTraps(integer CRn, integer nreg, integer CRm)
6
7 // Check for coarse-grained Hyp traps
8 if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then
9 // Check for MCR, MRC, MCRR and MRRC disabled by HSTR_EL2<CRn/CRm>
10 major = if nreg == 1 then CRn else CRm;
11 if !IsInHost() && !(major IN {4,14}) && HSTR_EL2<major> == '1' then
12 return TRUE;
13
14 // Check for MRC and MCR disabled by HCR_EL2.TIDCP
15 if (HCR_EL2.TIDCP == '1' && nreg == 1 &&
16 ((CRn == 9 && CRm IN {0,1,2, 5,6,7,8 }) ||
17 (CRn == 10 && CRm IN {0,1, 4, 8 }) ||
18 (CRn == 11 && CRm IN {0,1,2,3,4,5,6,7,8,15}))) then
19 return TRUE;
20
21 return FALSE;

```

## 5.59 aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDEnabled

```

1 // AArch64.CheckFPAdvSIMDEnabled()
2 // =====
3 // Check against CPACR[]
4
5 AArch64.CheckFPAdvSIMDEnabled()
6 if PSTATE.EL IN {EL0, EL1} && !IsInHost() then
7 // Check if access disabled in CPACR_EL1
8 case CPACR[].FPEN of
9 when 'x0' disabled = TRUE;
10 when '01' disabled = PSTATE.EL == EL0;
11 when '11' disabled = FALSE;
12 if disabled then AArch64.AdvSIMDFPAccessTrap(EL1);
13
14 AArch64.CheckFPAdvSIMDTrap(); // Also check against CPTR_EL2 and CPTR_EL3

```

## 5.60 aarch64/exceptions/traps/AArch64.CheckFPAdvSIMDTrap

```

1 // AArch64.CheckFPAdvSIMDTrap()
2 // =====
3 // Check against CPTR_EL2 and CPTR_EL3.
4
5 AArch64.CheckFPAdvSIMDTrap()
6
7 if PSTATE.EL IN {EL0, EL1, EL2} && EL2Enabled() then
8 // Check if access disabled in CPTR_EL2
9 if HaveVirtHostExt() && HCR_EL2.E2H == '1' then
10 case CPTR_EL2.FPEN of
11 when 'x0' disabled = !(PSTATE.EL == EL1 && HCR_EL2.TGE == '1');
12 when '01' disabled = (PSTATE.EL == EL0 && HCR_EL2.TGE == '1');
13 when '11' disabled = FALSE;
14 if disabled then AArch64.AdvSIMDFPAccessTrap(EL2);
15 else
16 if CPTR_EL2.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL2);
17
18 if HaveEL(EL3) then
19 // Check if access disabled in CPTR_EL3
20 if CPTR_EL3.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL3);
21
22 return;

```

## 5.61 aarch64/exceptions/traps/AArch64.CheckForSMCUnDefOrTrap

```

1 // AArch64.CheckForSMCUnDefOrTrap()
2 // =====

```

```

3 // Check for UNDEFINED or trap on SMC instruction
4
5 AArch64.CheckForSMCUndefOrTrap(bits(16) imm)
6   route_to_el2 = PSTATE.EL == EL1 && EL2Enabled() && HCR_EL2.TSC == '1';
7   if !HaveEL(EL3) || PSTATE.EL == EL0 then
8     UNDEFINED;
9   route_to_el2 = PSTATE.EL == EL1 && EL2Enabled() && HCR_EL2.TSC == '1';
10  if route_to_el2 then
11    bits(64) preferred_exception_return = ThisInstrAddr();
12    vect_offset = 0x0;
13    exception = ExceptionSyndrome(Exception_MonitorCall);
14    exception.syndrome<15:0> = imm;
15    AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);

```

## 5.62 aarch64/exceptions/traps/AArch64.CheckForWFXTrap

```

1 // AArch64.CheckForWFXTrap()
2 // =====
3 // Check for trap on WFE or WFI instruction
4
5 AArch64.CheckForWFXTrap(bits(2) target_el, boolean is_wfe)
6   assert HaveEL(target_el);
7
8   case target_el of
9     when EL1 trap = (if is_wfe then SCTLR[.nTWE else SCTLR[.nTWI]) == '0';
10    when EL2 trap = (if is_wfe then HCR_EL2.TWE else HCR_EL2.TWI) == '1';
11    when EL3 trap = (if is_wfe then SCR_EL3.TWE else SCR_EL3.TWI) == '1';
12    if trap then
13      AArch64.WFXTrap(target_el, is_wfe);

```

## 5.63 aarch64/exceptions/traps/AArch64.CheckIllegalState

```

1 // AArch64.CheckIllegalState()
2 // =====
3 // Check PSTATE.IL bit and generate Illegal Execution state exception if set.
4
5 AArch64.CheckIllegalState()
6   if PSTATE.IL == '1' then
7     route_to_el2 = PSTATE.EL == EL0 && EL2Enabled() && HCR_EL2.TGE == '1';
8
9     bits(64) preferred_exception_return = ThisInstrAddr();
10    vect_offset = 0x0;
11
12    exception = ExceptionSyndrome(Exception_IllegalState);
13
14    if UInt(PSTATE.EL) > UInt(EL1) then
15      AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
16    elseif route_to_el2 then
17      AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
18    else
19      AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.64 aarch64/exceptions/traps/AArch64.MonitorModeTrap

```

1 // AArch64.MonitorModeTrap()
2 // =====
3 // Trapped use of Monitor mode features in a Secure EL1 AArch32 mode
4
5 AArch64.MonitorModeTrap()
6   bits(64) preferred_exception_return = ThisInstrAddr();
7   vect_offset = 0x0;
8
9   exception = ExceptionSyndrome(Exception_Uncategorized);
10
11   AArch64.TakeException(EL3, exception, preferred_exception_return, vect_offset);

```

## 5.65 aarch64/exceptions/traps/AArch64.SystemAccessTrap

```

1 // AArch64.SystemAccessTrap()
2 // =====
3 // Trapped access to AArch64 system register or system instruction.
4
5 AArch64.SystemAccessTrap(bits(2) target_el, integer ec)
6     assert HaveEL(target_el) && target_el != EL0 && UInt(target_el) >= UInt(PSTATE.EL);
7
8     bits(64) preferred_exception_return = ThisInstrAddr();
9     vect_offset = 0x0;
10
11     exception = AArch64.SystemAccessTrapSyndrome(ThisInstr(), ec);
12     AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);

```

## 5.66 aarch64/exceptions/traps/AArch64.SystemAccessTrapSyndrome

```

1 // AArch64.SystemAccessTrapSyndrome()
2 // =====
3 // Returns the syndrome information for traps on AArch64 MSR/MRS instructions.
4
5 ExceptionRecord AArch64.SystemAccessTrapSyndrome(bits(32) instr, integer ec)
6     ExceptionRecord exception;
7     case ec of
8         when 0x0 // Trapped access due to unknown
9             ↪reason.
10            exception = ExceptionSyndrome(Exception_Uncategorized);
11        when 0x7 // Trapped access to SVE, Advance
12            ↪SIMD&FP system register.
13            exception = ExceptionSyndrome(Exception_AdvSIMDFPAccessTrap);
14            exception.syndrome<24:20> = ConditionSyndrome();
15        when 0x18 // Trapped access to system register
16            ↪or system instruction.
17            exception = ExceptionSyndrome(Exception_SystemRegisterTrap);
18            instr = ThisInstr();
19            exception.syndrome<21:20> = instr<20:19>; // Op0
20            exception.syndrome<19:17> = instr<7:5>; // Op2
21            exception.syndrome<16:14> = instr<18:16>; // Op1
22            exception.syndrome<13:10> = instr<15:12>; // CRn
23            exception.syndrome<9:5> = instr<4:0>; // Rt
24            exception.syndrome<4:1> = instr<11:8>; // CRm
25            exception.syndrome<0> = instr<21>; // Direction
26        when 0x29 // Trapped access to 64-bit System register which is part of
27            ↪Capability functionality
28            exception = ExceptionSyndrome(Exception_CapabilityAccess);
29        when 0x2a // Trapped access to Capability
30            ↪system register
31            exception = ExceptionSyndrome(Exception_CapabilitySysRegTrap);
32            instr = ThisInstr();
33            exception.syndrome<21:20> = '1':instr<19>; // Op0
34            exception.syndrome<19:17> = instr<7:5>; // Op2
35            exception.syndrome<16:14> = instr<18:16>; // Op1
36            exception.syndrome<13:10> = instr<15:12>; // CRn
37            exception.syndrome<9:5> = instr<4:0>; // Rt
38            exception.syndrome<4:1> = instr<11:8>; // CRm
39            exception.syndrome<0> = instr<20>; // Direction
40    otherwise
41        Unreachable();
42    return exception;

```

## 5.67 aarch64/exceptions/traps/AArch64.UndefinedFault

```

1 // AArch64.UndefinedFault()
2 // =====
3
4 AArch64.UndefinedFault()
5
6     route_to_el2 = PSTATE.EL == EL0 && EL2Enabled() && HCR_EL2.TGE == '1';
7     bits(64) preferred_exception_return = ThisInstrAddr();
8     vect_offset = 0x0;
9
10    exception = ExceptionSyndrome(Exception_Uncategorized);
11
12    if UInt(PSTATE.EL) > UInt(EL1) then
13        AArch64.TakeException(PSTATE.EL, exception, preferred_exception_return, vect_offset);
14    elseif route_to_el2 then

```

```

15     AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16     else
17     AArch64.TakeException(EL1, exception, preferred_exception_return, vect_offset);

```

## 5.68 aarch64/exceptions/traps/AArch64.WFxTrap

```

1 // AArch64.WFxTrap()
2 // =====
3
4 AArch64.WFxTrap(bits(2) target_el, boolean is_wfe)
5     assert UInt(target_el) > UInt(PSTATE.EL);
6
7     bits(64) preferred_exception_return = ThisInstrAddr();
8     vect_offset = 0x0;
9
10    exception = ExceptionSyndrome(Exception_WFxTrap);
11    exception.syndrome<24:20> = ConditionSyndrome();
12    exception.syndrome<0> = if is_wfe then '1' else '0';
13
14    if target_el == EL1 && EL2Enabled() && HCR_EL2.TGE == '1' then
15        AArch64.TakeException(EL2, exception, preferred_exception_return, vect_offset);
16    else
17        AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);

```

## 5.69 aarch64/exceptions/traps/CapabilityAccessTrap

```

1 // CapabilityAccessTrap()
2 // =====
3 // Trapped access to Capabilities to CPACR_EL1 or CPTR_EL2 or CPTR_EL3.
4
5 CapabilityAccessTrap(bits(2) target_el)
6
7     bits(64) preferred_exception_return = ThisInstrAddr();
8     vect_offset = 0x0;
9
10    exception = ExceptionSyndrome(Exception_CapabilityAccess);
11    AArch64.TakeException(target_el, exception, preferred_exception_return, vect_offset);
12
13    return;

```

## 5.70 aarch64/exceptions/traps/CheckCapabilitiesEnabled

```

1 // CheckCapabilitiesEnabled()
2 // =====
3 // Check against CPACR_EL1, CPTR_EL2 and CPTR_EL3 and trap if not enabled.
4
5 CheckCapabilitiesEnabled()
6     if PSTATE.EL IN {EL0, EL1} then
7         case CPACR_EL1.CEN of
8             when 'x0' disabled = TRUE;
9             when '01' disabled = PSTATE.EL == EL0;
10            when '11' disabled = FALSE;
11
12            // Special case when CPACR_EL1.CEN does not cause traps
13            if HaveEL(EL2) && !IsSecure() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' then
14                disabled = FALSE;
15
16            if disabled then
17                if HaveEL(EL2) && HCR_EL2.TGE == '1' then
18                    CapabilityAccessTrap(EL2);
19                else
20                    CapabilityAccessTrap(EL1);
21
22            // Also check against CPTR_EL2 and CPTR_EL3
23            if HaveEL(EL2) && !IsSecure() then
24                if HCR_EL2.E2H == '1' then
25                    case CPTR_EL2.CEN of
26                        when 'x0' disabled = (PSTATE.EL IN {EL0, EL1, EL2});
27                        when '01' disabled = (PSTATE.EL == EL0 && HCR_EL2.TGE == '1');
28                        when '11' disabled = FALSE;
29                    if disabled then CapabilityAccessTrap(EL2);
30            else

```

```

31         if CPTR_EL2.TC == '1' then CapabilityAccessTrap(EL2);
32
33     if HaveEL(EL3) then
34         if CPTR_EL3.EC == '0' then CapabilityAccessTrap(EL3);
35
36     return;

```

## 5.71 aarch64/exceptions/traps/CheckFPAdvSIMDEnabled64

```

1 // CheckFPAdvSIMDEnabled64()
2 // =====
3 // AArch64 instruction wrapper
4
5 CheckFPAdvSIMDEnabled64()
6     AArch64.CheckFPAdvSIMDEnabled();

```

## 5.72 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL0

```

1 // IsAccessToCapabilitiesDisabledAtEL0()
2 // =====
3 // Check if access to capabilities is disabled at EL0
4
5 boolean IsAccessToCapabilitiesDisabledAtEL0()
6     if IsAccessToCapabilitiesDisabledAtEL1() then
7         return TRUE;
8     elsif !(HaveEL(EL2) && !IsSecure() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1') && CPACR_EL1.CEN ==
9         ↪ '01' then
10         return TRUE;
11     else
12         return HaveEL(EL2) && !IsSecure() && HCR_EL2.E2H == '1' && CPTR_EL2.CEN == '01';

```

## 5.73 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL1

```

1 // IsAccessToCapabilitiesDisabledAtEL1()
2 // =====
3 // Check if access to capabilities is disabled at EL1
4
5 boolean IsAccessToCapabilitiesDisabledAtEL1()
6     if IsAccessToCapabilitiesDisabledAtEL2() then
7         return TRUE;
8     else
9         return !(HaveEL(EL2) && !IsSecure() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1') && CPACR_EL1.CEN
10         ↪ == 'x0';

```

## 5.74 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL2

```

1 // IsAccessToCapabilitiesDisabledAtEL2()
2 // =====
3 // Check if access to capabilities is disabled at EL2
4
5 boolean IsAccessToCapabilitiesDisabledAtEL2()
6     if IsAccessToCapabilitiesDisabledAtEL3() then
7         return TRUE;
8     elsif HaveEL(EL2) && !IsSecure() then
9         return (HCR_EL2.E2H == '1' && CPTR_EL2.CEN == 'x0') || (HCR_EL2.E2H == '0' && CPTR_EL2.TC == '1');
10    else
11        return FALSE;

```

## 5.75 aarch64/exceptions/traps/IsAccessToCapabilitiesDisabledAtEL3

```

1 // IsAccessToCapabilitiesDisabledAtEL3()
2 // =====
3 // Check if access to capabilities is disabled at EL3
4
5 boolean IsAccessToCapabilitiesDisabledAtEL3()
6     return HaveEL(EL3) && CPTR_EL3.EC == '0';

```

## 5.76 aarch64/exceptions/traps/IsAccessToCapabilitiesEnabledAtEL

```

1 // IsAccessToCapabilitiesEnabledAtEL()
2 // =====
3 // Check if access to capabilities is enabled at a particular EL
4
5 boolean IsAccessToCapabilitiesEnabledAtEL(bits(2) el)
6     case el of
7         when EL3 return !IsAccessToCapabilitiesDisabledAtEL3();
8         when EL2 return !IsAccessToCapabilitiesDisabledAtEL2();
9         when EL1 return !IsAccessToCapabilitiesDisabledAtEL1();
10        when EL0 return !IsAccessToCapabilitiesDisabledAtEL0();

```

## 5.77 aarch64/exceptions/traps/IsInC64

```

1 // IsInC64()
2 // =====
3 // Return whether the current instruction set is C64
4
5 boolean IsInC64()
6     return PSTATE.C64 == '1';

```

## 5.78 aarch64/exceptions/traps/IsTagSettingDisabled

```

1 // IsTagSettingDisabled()
2 // =====
3 // Check if instructions that explicitly set capability tags are disabled
4
5 boolean IsTagSettingDisabled()
6
7     if PSTATE.EL == EL0 || PSTATE.EL == EL1 then
8         if (EL2Enabled() && !ELUsingAArch32(EL2) && CHCR_EL2.SETTAG == '1') then
9             return TRUE;
10        elseif (HaveEL(EL3) && !ELUsingAArch32(EL3) && CSCR_EL3.SETTAG == '1') then
11            return TRUE;
12        elseif PSTATE.EL == EL2 then
13            if HaveEL(EL3) && !ELUsingAArch32(EL3) && CSCR_EL3.SETTAG == '1' then
14                return TRUE;
15        return FALSE;

```

## 5.79 aarch64/exceptions/traps/TargetELForCapabilityExceptions

```

1 // TargetELForCapabilityExceptions()
2 // =====
3 // Return the target exception level to which capability-related exceptions are routed
4
5 bits(2) TargetELForCapabilityExceptions()
6     bits(2) lowest_el;
7     if HighestEL() == EL1 || !IsAccessToCapabilitiesDisabledAtEL1() then
8         if EL2Enabled() && !ELUsingAArch32(EL2) && HCR_EL2.TGE == '1' then
9             lowest_el = EL2;
10        else
11            lowest_el = EL1;
12        elseif HighestEL() == EL2 || (!IsAccessToCapabilitiesDisabledAtEL2() && EL2Enabled()) then
13            lowest_el = EL2;
14        else
15            lowest_el = EL3;
16
17        if UInt(lowest_el) < UInt(PSTATE.EL) then
18            return PSTATE.EL;
19        else
20            return lowest_el;

```

## 5.80 aarch64/functions/aborts/AArch64.CreateFaultRecord



```

1 // AArch64.CreateFaultRecord()
2 // =====
3
4 FaultRecord AArch64.CreateFaultRecord(Fault statuscode, bits(48) ipaddress,
5 integer level, AccType acctype, boolean write, bit extflag,
6 bits(2) errortype, boolean secondstage, boolean s2fslwalk)
7
8 FaultRecord fault;
9 fault.statuscode = statuscode;
10 fault.domain = bits(4) UNKNOWN; // Not used from AArch64
11 fault.debugmoe = bits(4) UNKNOWN; // Not used from AArch64
12 fault.errortype = errortype;
13 fault.ipaddress = ipaddress;
14 fault.level = level;
15 fault.acctype = acctype;
16 fault.write = write;
17 fault.extflag = extflag;
18 fault.secondstage = secondstage;
19 fault.s2fslwalk = s2fslwalk;
20
21 return fault;

```

## 5.81 aarch64/functions/aborts/AArch64.FaultSyndrome

```

1 // AArch64.FaultSyndrome()
2 // =====
3 // Creates an exception syndrome value for Abort and Watchpoint exceptions taken to
4 // an Exception Level using AArch64.
5
6 bits(25) AArch64.FaultSyndrome(boolean d_side, FaultRecord fault)
7 assert fault.statuscode != Fault_None;
8
9
10 bits(25) iss = Zeros();
11 if HaveRASExt() && IsExternalSyncAbort(fault) then iss<12:11> = fault.errortype; // SET
12 if d_side then
13     if IsSecondStage(fault) && !fault.s2fslwalk then iss<24:14> = LSInstructionSyndrome();
14     if fault.acctype IN {AccType_DC, AccType_DC_UNPRIV, AccType_IC, AccType_AT} then
15         iss<8> = '1'; iss<6> = '1';
16     else
17         iss<6> = if fault.write then '1' else '0';
18     if IsExternalAbort(fault) then iss<9> = fault.extflag;
19     iss<7> = if fault.s2fslwalk then '1' else '0';
20     iss<5:0> = EncodeLDFSC(fault.statuscode, fault.level);
21
22 return iss;

```

## 5.82 aarch64/functions/exclusive/AArch64.ExclusiveMonitorsPass

```

1 // AArch64.ExclusiveMonitorsPass()
2 // =====
3
4 // Return TRUE if the Exclusives monitors for the current PE include all of the addresses
5 // associated with the virtual address region of size bytes starting at address.
6 // The immediately following memory write must be to the same addresses.
7
8 boolean AArch64.ExclusiveMonitorsPass(bits(64) address, integer size)
9
10 // It is IMPLEMENTATION DEFINED whether the detection of memory aborts happens
11 // before or after the check on the local Exclusives monitor. As a result a failure
12 // of the local monitor can occur on some implementations even if the memory
13 // access would give an memory abort.
14
15 acctype = AccType_ATOMIC;
16 iswrite = TRUE;
17
18 aligned = (address == Align(address, size));
19 if !aligned then
20     secondstage = FALSE;
21     AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
22
23 passed = AArch64.IsExclusiveVA(address, ProcessorID(), size);
24 if !passed then
25     return FALSE;
26 memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, aligned, size);
27

```

## 5.83. aarch64/functions/exclusive/AArch64.IsExclusiveVA

```

28 // Check for aborts or debug exceptions
29 if IsFault(memaddrdesc) then
30     AArch64.Abort(address, memaddrdesc.fault);
31
32 passed = IsExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
33 ClearExclusiveLocal(ProcessorID());
34
35 if passed then
36     if memaddrdesc.memattrs.shareable then
37         passed = IsExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);
38
39 return passed;

```

## 5.83 aarch64/functions/exclusive/AArch64.IsExclusiveVA

```

1 // An optional IMPLEMENTATION DEFINED test for an exclusive access to a virtual
2 // address region of size bytes starting at address.
3 //
4 // It is permitted (but not required) for this function to return FALSE and
5 // cause a store exclusive to fail if the virtual address region is not
6 // totally included within the region recorded by MarkExclusiveVA().
7 //
8 // It is always safe to return TRUE which will check the physical address only.
9 boolean AArch64.IsExclusiveVA(bits(64) address, integer processorid, integer size);

```

## 5.84 aarch64/functions/exclusive/AArch64.MarkExclusiveVA

```

1 // Optionally record an exclusive access to the virtual address region of size bytes
2 // starting at address for processorid.
3 AArch64.MarkExclusiveVA(bits(64) address, integer processorid, integer size);

```

## 5.85 aarch64/functions/exclusive/AArch64.SetExclusiveMonitors

```

1 // AArch64.SetExclusiveMonitors()
2 // =====
3
4 // Sets the Exclusives monitors for the current PE to record the addresses associated
5 // with the virtual address region of size bytes starting at address.
6
7 AArch64.SetExclusiveMonitors(bits(64) address, integer size)
8
9     acctype = AccType_ATOMIC;
10    iswrite = FALSE;
11    aligned = (address == Align(address, size));
12    memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, aligned, size);
13
14    // Check for aborts or debug exceptions
15    if IsFault(memaddrdesc) then
16        return;
17
18    if memaddrdesc.memattrs.shareable then
19        MarkExclusiveGlobal(memaddrdesc.paddress, ProcessorID(), size);
20
21    MarkExclusiveLocal(memaddrdesc.paddress, ProcessorID(), size);
22
23    AArch64.MarkExclusiveVA(address, ProcessorID(), size);

```

## 5.86 aarch64/functions/fusedrstep/FPRSqrtStepFused

```

1 // FPRSqrtStepFused()
2 // =====
3
4 bits(N) FPRSqrtStepFused(bits(N) op1, bits(N) op2)
5     assert N IN {16, 32, 64};
6     bits(N) result;
7     op1 = FPNeg(op1);
8     (type1, sign1, value1) = FPUnpack(op1, FPCR);
9     (type2, sign2, value2) = FPUnpack(op2, FPCR);

```

```

10 (done,result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
11 if !done then
12     inf1 = (type1 == FPType_Infinity);
13     inf2 = (type2 == FPType_Infinity);
14     zero1 = (type1 == FPType_Zero);
15     zero2 = (type2 == FPType_Zero);
16     if (inf1 && zero2) || (zero1 && inf2) then
17         result = FPOnePointFive('0');
18     elsif inf1 || inf2 then
19         result = FPInfinity(sign1 EOR sign2);
20     else
21         // Fully fused multiply-add and halve
22         result_value = (3.0 + (value1 * value2)) / 2.0;
23         if result_value == 0.0 then
24             // Sign of exact zero result depends on rounding mode
25             sign = if FPRoundingMode(FPCR) == FPRounding_NEGINF then '1' else '0';
26             result = FPZero(sign);
27         else
28             result = FPRound(result_value, FPCR);
29     return result;

```

## 5.87 aarch64/functions/fusedrstep/FPRecipStepFused

```

1 // FPRecipStepFused()
2 // =====
3
4 bits(N) FPRecipStepFused(bits(N) op1, bits(N) op2)
5     assert N IN {16, 32, 64};
6     bits(N) result;
7     op1 = FPNeg(op1);
8     (type1,sign1,value1) = FPUnpack(op1, FPCR);
9     (type2,sign2,value2) = FPUnpack(op2, FPCR);
10    (done,result) = FPProcessNaNs(type1, type2, op1, op2, FPCR);
11    if !done then
12        inf1 = (type1 == FPType_Infinity);
13        inf2 = (type2 == FPType_Infinity);
14        zero1 = (type1 == FPType_Zero);
15        zero2 = (type2 == FPType_Zero);
16        if (inf1 && zero2) || (zero1 && inf2) then
17            result = FPTwo('0');
18        elsif inf1 || inf2 then
19            result = FPInfinity(sign1 EOR sign2);
20        else
21            // Fully fused multiply-add
22            result_value = 2.0 + (value1 * value2);
23            if result_value == 0.0 then
24                // Sign of exact zero result depends on rounding mode
25                sign = if FPRoundingMode(FPCR) == FPRounding_NEGINF then '1' else '0';
26                result = FPZero(sign);
27            else
28                result = FPRound(result_value, FPCR);
29    return result;

```

## 5.88 aarch64/functions/memory/AArch64.CheckAlignment

```

1 // AArch64.CheckAlignment()
2 // =====
3
4 boolean AArch64.CheckAlignment(bits(64) address, integer alignment, AccType acctype,
5                               boolean iswrite)
6
7     aligned = (address == Align(address, alignment));
8     atomic = acctype IN { AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDEREDATOMIC,
9                          ↪ AccType_ORDEREDATOMICRW };
9     ordered = acctype IN { AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED,
10                           ↪ AccType_ORDEREDATOMIC, AccType_ORDEREDATOMICRW };
10    vector = acctype == AccType_VEC;
11    check = (atomic || ordered || SCTLR[.A == '1']);
12
13    if check && !aligned then
14        secondstage = FALSE;
15        AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
16
17    return aligned;

```

## 5.89 aarch64/functions/memory/AArch64.MemSingle

```

1 // AArch64.MemSingle[] - non-assignment (read) form
2 // =====
3 // Perform an atomic, little-endian read of 'size' bytes.
4
5 bits(size*8) AArch64.MemSingle(bits(64) address, integer size, AccType acctype, boolean wasaligned)
6     assert size IN {1, 2, 4, 8, 16};
7     assert address == Align(address, size);
8
9     AddressDescriptor memaddrdesc;
10    bits(size*8) value;
11    iswrite = FALSE;
12
13    // MMU or MPU
14    memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
15    // Check for aborts or debug exceptions
16    if IsFault(memaddrdesc) then
17        AArch64.Abort(address, memaddrdesc.fault);
18
19    // Memory array access
20    accdesc = CreateAccessDescriptor(acctype);
21    value = _Mem[memaddrdesc, size, accdesc];
22    return value;
23
24 // AArch64.MemSingle[] - assignment (write) form
25 // =====
26 // Perform an atomic, little-endian write of 'size' bytes.
27
28 AArch64.MemSingle(bits(64) address, integer size, AccType acctype, boolean wasaligned) = bits(size*8) value
29     assert size IN {1, 2, 4, 8, 16};
30     assert address == Align(address, size);
31
32     AddressDescriptor memaddrdesc;
33     iswrite = TRUE;
34
35     // MMU or MPU
36     memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
37
38     // Check for aborts or debug exceptions
39     if IsFault(memaddrdesc) then
40         AArch64.Abort(address, memaddrdesc.fault);
41
42     // Effect on exclusives
43     if memaddrdesc.memattr.shareable then
44         ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);
45
46     // Memory array access
47     accdesc = CreateAccessDescriptor(acctype);
48     _Mem[memaddrdesc, size, accdesc] = value;
49     return;

```

## 5.90 aarch64/functions/bits/memory/AArch64.TaggedMemSingle

```

1 // AArch64.TaggedMemSingle[] - non-assignment (read) form
2 // =====
3 // Perform an atomic, little-endian read of 'size' bytes with capability tags.
4
5 (bits(size DIV 16), bits(size*8)) AArch64.TaggedMemSingle(bits(64) address, integer size, AccType acctype,
6     ↪boolean wasaligned)
7     assert size IN {16, 32};
8     assert address == Align(address, 16);
9
10    AddressDescriptor memaddrdesc;
11    bits(size*8) value;
12    bits(size DIV 16) tags;
13    iswrite = FALSE;
14
15    // MMU or MPU
16    memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, size);
17
18    // Check for aborts or debug exceptions
19    if IsFault(memaddrdesc) then
20        AArch64.Abort(address, memaddrdesc.fault);
21
22    accdesc = CreateAccessDescriptor(acctype);

```

```

23 // Memory array access
24 if memaddrdesc.memattr.readtagzero then
25     value = _ReadMem(memaddrdesc, size, accdesc);
26     tags = Zeros(size DIV 16);
27 else
28     (tags, value) = _ReadTaggedMem(memaddrdesc, size, accdesc);
29
30     if tags != Zeros(size DIV 16) then
31         CheckLoadTagsPermission(memaddrdesc, acctype);
32
33     return (tags, value);
34
35 // AArch64.TaggedMemSingle[] - assignment (write) form
36 // =====
37 // Perform an atomic, little-endian write of 'size' bytes with capability tags.
38
39 AArch64.TaggedMemSingle(bits(64) address, integer size, AccType acctype, boolean wasaligned, bits(size DIV
    ↪16) tags, bits(size*8) value)
40     assert size IN {16, 32};
41     assert address == Align(address, 16);
42
43     AddressDescriptor memaddrdesc;
44     iswrite = TRUE;
45
46     // MMU or MPU
47     boolean valid_cap = (tags != Zeros(size DIV 16));
48     memaddrdesc = AArch64.TranslateAddressWithTag(address, acctype, iswrite, wasaligned, size, valid_cap);
49
50     // Check for aborts or debug exceptions
51     if IsFault(memaddrdesc) then
52         AArch64.Abort(address, memaddrdesc.fault);
53
54     // Effect on exclusives
55     if memaddrdesc.memattr.shareable then
56         ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);
57
58     accdesc = CreateAccessDescriptor(acctype);
59
60     if tags != Zeros(size DIV 16) then
61         CheckStoreTagsPermission(memaddrdesc, acctype);
62
63     // Memory array access
64     _WriteTaggedMem(memaddrdesc, size, accdesc, tags, value);
65     return;

```

## 5.91 aarch64/functions/memory/AArch64.TranslateAddressForAtomicAccess

```

1 // AArch64.TranslateAddressForAtomicAccess()
2 // =====
3 // Performs an alignment check for atomic memory operations.
4 // Also translates 64-bit Virtual Address into Physical Address.
5
6 AddressDescriptor AArch64.TranslateAddressForAtomicAccess(bits(64) address, integer sizeinbits)
7     boolean iswrite = FALSE;
8     size = sizeinbits DIV 8;
9
10     assert size IN {1, 2, 4, 8, 16};
11
12     aligned = AArch64.CheckAlignment(address, size, AccType_ATOMICRW, iswrite);
13
14     // MMU or MPU lookup
15     memaddrdesc = AArch64.TranslateAddress(address, AccType_ATOMICRW, iswrite, aligned, size);
16
17     // Check for aborts or debug exceptions
18     if IsFault(memaddrdesc) then
19         AArch64.Abort(address, memaddrdesc.fault);
20
21     // Effect on exclusives
22     if memaddrdesc.memattr.shareable then
23         ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), size);
24
25     return memaddrdesc;

```

## 5.92 aarch64/functions/memory/CapabilityTag

```

1 // CapabilityTag() - non-assignment (read) form
2 // =====
3 // Reads a single capability tag from memory
4
5 bits(1) AArch64.CapabilityTag(bits(64) address, AccType acctype)
6
7     boolean iswrite = FALSE;
8     CheckCapabilityAlignment(address, acctype, iswrite);
9
10    AddressDescriptor memaddrdesc;
11
12    // MMU or MPU
13    boolean wasaligned = TRUE;
14    memaddrdesc = AArch64.TranslateAddress(address, acctype, iswrite, wasaligned, CAPABILITY_DBYTES DIV 8);
15
16    // Check for aborts or debug exceptions
17    if IsFault(memaddrdesc) then
18        AArch64.Abort(address, memaddrdesc.fault);
19
20    accdesc = CreateAccessDescriptor(acctype);
21
22    bits(1) tag;
23    if memaddrdesc.memattrs.readtagzero then
24        tag = '0';
25    else
26        bits(48) paddress = memaddrdesc.paddress.address;
27
28        assert paddress == Align(paddress, CAPABILITY_DBYTES);
29        tag = _ReadTags(memaddrdesc, 1, accdesc);
30
31        if tag == '1' then
32            CheckLoadTagsPermission(memaddrdesc, acctype);
33
34    return tag;
35
36 // CapabilityTag() - assignment (write) form
37 // =====
38 // Writes a single capability tag from memory
39
40 AArch64.CapabilityTag(bits(64) address, AccType acctype) = bits(1) tag
41
42     boolean iswrite = TRUE;
43     CheckCapabilityAlignment(address, acctype, iswrite);
44
45     AddressDescriptor memaddrdesc;
46     boolean wasaligned = TRUE;
47
48     // MMU or MPU
49     boolean valid_cap = (tag == '1');
50     memaddrdesc = AArch64.TranslateAddressWithTag(address, acctype, iswrite, wasaligned,
51         ↪CAPABILITY_DBYTES, valid_cap);
52
53     // Check for aborts or debug exceptions
54     if IsFault(memaddrdesc) then
55         AArch64.Abort(address, memaddrdesc.fault);
56
57     // Effect on exclusives
58     if memaddrdesc.memattrs.shareable then
59         ClearExclusiveByAddress(memaddrdesc.paddress, ProcessorID(), CAPABILITY_DBYTES);
60
61     accdesc = CreateAccessDescriptor(acctype);
62
63     bits(48) paddress = memaddrdesc.paddress.address;
64
65     assert paddress == Align(paddress, CAPABILITY_DBYTES);
66
67     if tag == '1' then
68         CheckStoreTagsPermission(memaddrdesc, acctype);
69
70     _WriteTags(memaddrdesc, 1, tag, accdesc);
71
72     return;

```

## 5.93 aarch64/functions/memory/CheckSPAlignment

```

1 // CheckSPAlignment()
2 // =====
3 // Check correct stack pointer alignment for AArch64 state.
4

```

```

5 CheckSPAlignment()
6   bits(64) sp = SP[];
7   if PSTATE.EL == EL0 then
8     stack_align_check = (SCTLR[].SA0 != '0');
9   else
10    stack_align_check = (SCTLR[].SA != '0');
11
12   if stack_align_check && sp != Align(sp, 16) then
13     AArch64.SPAlignmentFault();
14
15   return;

```

## 5.94 aarch64/functions/memory/Mem

```

1  constant integer CAPABILITY_DBYTES = 16;
2  constant integer LOG2_CAPABILITY_DBYTES = 4;
3
4  // Mem[] - non-assignment (read) form
5  // =====
6  // Perform a read of 'size' bytes. The access byte order is reversed for a big-endian access.
7  // Instruction fetches would call AArch64.MemSingle directly.
8
9  bits(size*8) Mem[bits(64) address, integer size, AccType acctype]
10  assert size IN {1, 2, 4, 8, 16};
11  bits(size*8) value;
12  boolean iswrite = FALSE;
13
14  aligned = AArch64.CheckAlignment(address, size, acctype, iswrite);
15  if size != 16 || !(acctype IN {AccType_VEC, AccType_VECSTREAM}) then
16    atomic = aligned;
17  else
18    // 128-bit SIMD&FP loads are treated as a pair of 64-bit single-copy atomic accesses
19    // 64-bit aligned.
20    atomic = address == Align(address, 8);
21
22  if !atomic then
23    assert size > 1;
24    value<7:0> = AArch64.MemSingle[address, 1, acctype, aligned];
25
26    // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
27    // access will generate an Alignment Fault, as to get this far means the first byte did
28    // not, so we must be changing to a new translation page.
29    if !aligned then
30      c = ConstrainUnpredictable(Unpredictable_DEVPAGE2);
31      assert c IN {Constraint_FAULT, Constraint_NONE};
32      if c == Constraint_NONE then aligned = TRUE;
33
34      for i = 1 to size-1
35        value<8*i+7:8*i> = AArch64.MemSingle[address+i, 1, acctype, aligned];
36    elseif size == 16 && acctype IN {AccType_VEC, AccType_VECSTREAM} then
37      value<63:0> = AArch64.MemSingle[address, 8, acctype, aligned];
38      value<127:64> = AArch64.MemSingle[address+8, 8, acctype, aligned];
39    else
40      value = AArch64.MemSingle[address, size, acctype, aligned];
41
42  if BigEndian() then
43    value = BigEndianReverse(value);
44  return value;
45
46  // Mem[] - assignment (write) form
47  // =====
48  // Perform a write of 'size' bytes. The byte order is reversed for a big-endian access.
49
50  Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value
51  boolean iswrite = TRUE;
52
53  if BigEndian() then
54    value = BigEndianReverse(value);
55
56  aligned = AArch64.CheckAlignment(address, size, acctype, iswrite);
57  if size != 16 || !(acctype IN {AccType_VEC, AccType_VECSTREAM}) then
58    atomic = aligned;
59  else
60    // 128-bit SIMD&FP stores are treated as a pair of 64-bit single-copy atomic accesses
61    // 64-bit aligned.
62    atomic = address == Align(address, 8);
63
64  if !atomic then
65    assert size > 1;

```

```

66     AArch64.MemSingle[address, 1, acctype, aligned] = value<7:0>;
67
68     // For subsequent bytes it is CONSTRAINED UNPREDICTABLE whether an unaligned Device memory
69     // access will generate an Alignment Fault, as to get this far means the first byte did
70     // not, so we must be changing to a new translation page.
71     if !aligned then
72         c = ConstrainUnpredictable(Unpredictable_DEVPAGE2);
73         assert c IN {Constraint_FAULT, Constraint_NONE};
74         if c == Constraint_NONE then aligned = TRUE;
75
76     for i = 1 to size-1
77         AArch64.MemSingle[address+i, 1, acctype, aligned] = value<8*i+7:8*i>;
78     elseif size == 16 && acctype IN {AccType_VEC, AccType_VECSTREAM} then
79         AArch64.MemSingle[address, 8, acctype, aligned] = value<63:0>;
80         AArch64.MemSingle[address+8, 8, acctype, aligned] = value<127:64>;
81     else
82         AArch64.MemSingle[address, size, acctype, aligned] = value;
83     return;
84
85 CheckCapabilityAlignment(bits(64) address, AccType acctype, boolean iswrite)
86
87     if (address != Align(address, CAPABILITY_DBYTES)) then
88         secondstage = FALSE;
89         AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
90
91 CheckCapabilityStorePairAlignment(bits(64) address, AccType acctype, boolean iswrite)
92
93     boolean atomic = (acctype == AccType_ATOMIC) || (acctype == AccType_ORDEREDATOMIC);
94     integer size = if atomic then CAPABILITY_DBYTES*2 else CAPABILITY_DBYTES;
95
96     if (address != Align(address, size)) then
97         secondstage = FALSE;
98         AArch64.Abort(address, AArch64.AlignmentFault(acctype, iswrite, secondstage));
99
100 Capability MemC(bits(64) address, AccType acctype)
101     boolean iswrite = FALSE;
102     bits(8*CAPABILITY_DBYTES) data;
103     bits(CAPABILITY_DBYTES DIV 16) tag;
104     Capability cap;
105
106     CheckCapabilityAlignment(address, acctype, iswrite);
107     (tag, data) = AArch64.TaggedMemSingle(address, CAPABILITY_DBYTES, acctype, TRUE);
108
109     cap = CapabilityFromData(CAPABILITY_DBITS, tag<0>, data<CAPABILITY_DBITS-1:0>);
110
111     return cap;
112
113 MemC(bits(64) address, AccType acctype) = Capability value
114     boolean iswrite = TRUE;
115     bits(CAPABILITY_DBITS) data;
116     bits(CAPABILITY_DBYTES DIV 16) tag;
117
118     (tag<0>, data) = DataFromCapability(CAPABILITY_DBITS, value);
119
120     CheckCapabilityAlignment(address, acctype, iswrite);
121     AArch64.TaggedMemSingle(address, CAPABILITY_DBYTES, acctype, TRUE, tag, data<CAPABILITY_DBYTES*8-1:0>);
122
123 // At the time of writing, array form doesn't support tuple assignment
124
125 (Capability, Capability) MemCP(bits(64) address, AccType acctype)
126     boolean iswrite = FALSE;
127     integer size = CAPABILITY_DBYTES*2;
128     bits(8*size) data;
129     bits(size DIV 16) tags;
130     Capability cap1;
131     Capability cap2;
132
133     CheckCapabilityAlignment(address, acctype, iswrite);
134     (tags, data) = AArch64.TaggedMemSingle(address, size, acctype, TRUE);
135
136     bits(CAPABILITY_DBITS) data1 = data<CAPABILITY_DBITS-1:0>;
137     bits(CAPABILITY_DBITS) data2 = data<(CAPABILITY_DBITS*2)-1:CAPABILITY_DBITS>;
138     cap1 = CapabilityFromData(CAPABILITY_DBITS, tags<0>, data1);
139     cap2 = CapabilityFromData(CAPABILITY_DBITS, tags<1>, data2);
140
141     return (cap1, cap2);
142
143 MemCP(bits(64) address, AccType acctype, Capability value1, Capability value2)
144     boolean iswrite = TRUE;
145     integer size = CAPABILITY_DBYTES*2;
146     bits(size DIV 16) tags;
147     bits(8*size) data;

```



```

148
149     (tags<0>, data<CAPABILITY_DBITS-1:0>) = DataFromCapability(CAPABILITY_DBITS,
150     ↪value1);
151     (tags<1>, data<(CAPABILITY_DBITS*2)-1:CAPABILITY_DBITS>) = DataFromCapability(CAPABILITY_DBITS,
152     ↪value2);
153
154     CheckCapabilityStorePairAlignment(address, acctype, iswrite);
155     AArch64.TaggedMemSingle(address, size, acctype, TRUE, tags, data);
156
157     constant integer CAPABILITY_DBITS = CAPABILITY_DBYTES * 8;

```

## 5.95 aarch64/functions/memory/MemAtomic

```

1 // MemAtomic()
2 // =====
3 // Performs load and store memory operations for a given virtual address.
4
5 bits(size) MemAtomic(VirtualAddress base, MemAtomicOp op, bits(size) value, AccType ldacctype, AccType
6 ↪stacctype)
7     bits(64) address = VAddress(base);
8     VCheckAddress(base, address, size DIV 8, CAP_PERM_LOAD, ldacctype);
9     VCheckAddress(base, address, size DIV 8, CAP_PERM_STORE, stacctype);
10    bits(size) newvalue;
11    memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, size);
12    ldaccdesc = CreateAccessDescriptor(ldacctype);
13    staccdesc = CreateAccessDescriptor(stacctype);
14
15    // All observers in the shareability domain observe the
16    // following load and store atomically.
17    oldvalue = _Mem[memaddrdesc, size DIV 8, ldaccdesc];
18    if BigEndian() then
19        oldvalue = BigEndianReverse(oldvalue);
20
21    case op of
22        when MemAtomicOp_ADD newvalue = oldvalue + value;
23        when MemAtomicOp_BIC newvalue = oldvalue AND NOT(value);
24        when MemAtomicOp_EOR newvalue = oldvalue EOR value;
25        when MemAtomicOp_ORR newvalue = oldvalue OR value;
26        when MemAtomicOp_SMAX newvalue = if SInt(oldvalue) > SInt(value) then oldvalue else value;
27        when MemAtomicOp_SMIN newvalue = if SInt(oldvalue) > SInt(value) then value else oldvalue;
28        when MemAtomicOp_UMAX newvalue = if UInt(oldvalue) > UInt(value) then oldvalue else value;
29        when MemAtomicOp_UMIN newvalue = if UInt(oldvalue) > UInt(value) then value else oldvalue;
30        when MemAtomicOp_SWP newvalue = value;
31
32    if BigEndian() then
33        newvalue = BigEndianReverse(newvalue);
34    _Mem[memaddrdesc, size DIV 8, staccdesc] = newvalue;
35
36    // Load operations return the old (pre-operation) value
37    return oldvalue;

```

## 5.96 aarch64/functions/memory/MemAtomicC

```

1 // MemAtomicC()
2 // =====
3 // Performs load capability and store capability memory operations for a given virtual address.
4
5 Capability MemAtomicC(bits(64) address, MemAtomicOp op, Capability value, AccType ldacctype, AccType
6 ↪stacctype)
7
8     memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, CAPABILITY_DBYTES*8);
9     ldaccdesc = CreateAccessDescriptor(ldacctype);
10    staccdesc = CreateAccessDescriptor(stacctype);
11
12    // All observers in the shareability domain observe the
13    // following load and store atomically.
14
15    // Memory array access
16    integer size = CAPABILITY_DBYTES;
17    bits(8 * size) olddata;
18    bits(size DIV 16) oldtag;
19    if memaddrdesc.memattr.readtagzero then
20        olddata = _ReadMem(memaddrdesc, size, ldaccdesc);
21        oldtag = Zeros(size DIV 16);
22    else

```

```

22     (oldtag, olddata) = _ReadTaggedMem(memaddrdesc, size, ldaccdesc);
23
24     if oldtag != Zeros(size DIV 16) then
25         CheckLoadTagsPermission(memaddrdesc, ldacctype);
26
27     // This is only used for Cap_SWP instruction
28     assert(op == MemAtomicOp_SWP);
29     bits(8*size) newdata;
30     bits(size DIV 16) newtag;
31     (newtag<0>, newdata) = DataFromCapability(8*size, value);
32
33     if newtag != Zeros(size DIV 16) then
34         CheckStoreTagsPermission(memaddrdesc, stacctype);
35
36     _WriteTaggedMem(memaddrdesc, size, staccdesc, newtag, newdata);
37
38     // Load operations return the old (pre-operation) capability value
39     return CapabilityFromData(CAPABILITY_DBITS, oldtag<0>, olddata<CAPABILITY_DBITS-1:0>);

```

## 5.97 aarch64/functions/memory/MemAtomicCompareAndSwap

```

1 // MemAtomicCompareAndSwap()
2 // =====
3 // Compares the value stored at the passed-in memory address against the passed-in expected
4 // value. If the comparison is successful, the value at the passed-in memory address is swapped
5 // with the passed-in new_value.
6
7 bits(size) MemAtomicCompareAndSwap(VirtualAddress base, bits(size) expectedvalue,
8                                   bits(size) newvalue, AccType ldacctype, AccType stacctype)
9
10 bits(64) address = VAddress(base);
11 VACheckAddress(base, address, size DIV 8, CAP_PERM_LOAD, ldacctype);
12 VACheckAddress(base, address, size DIV 8, CAP_PERM_STORE, stacctype);
13 memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, size);
14 ldaccdesc = CreateAccessDescriptor(ldacctype);
15 staccdesc = CreateAccessDescriptor(stacctype);
16
17 // All observers in the shareability domain observe the
18 // following load and store atomically.
19 oldvalue = _Mem[memaddrdesc, size DIV 8, ldaccdesc];
20 if BigEndian() then
21     oldvalue = BigEndianReverse(oldvalue);
22
23 if oldvalue == expectedvalue then
24     if BigEndian() then
25         newvalue = BigEndianReverse(newvalue);
26     _Mem[memaddrdesc, size DIV 8, staccdesc] = newvalue;
27 return oldvalue;

```

## 5.98 aarch64/functions/memory/MemAtomicCompareAndSwapC

```

1 // MemAtomicCompareAndSwapC()
2 // =====
3 // Compares the Capability stored at the passed-in memory address against the passed-in expected
4 // Capability. If the comparison is successful, the value at the passed-in memory address is swapped
5 // with the passed-in new_value.
6
7 Capability MemAtomicCompareAndSwapC(VirtualAddress vaddr, bits(64) address, Capability expectedcap,
8                                    Capability newcap, AccType ldacctype, AccType stacctype)
9
10 memaddrdesc = AArch64.TranslateAddressForAtomicAccess(address, CAPABILITY_DBYTES*8);
11 ldaccdesc = CreateAccessDescriptor(ldacctype);
12 staccdesc = CreateAccessDescriptor(stacctype);
13
14 // Check of SC
15 integer size = CAPABILITY_DBYTES;
16 bits(8*size) newdata;
17 bits(size DIV 16) newtag;
18 (newtag<0>, newdata) = DataFromCapability(8*size, newcap);
19 if newtag != Zeros(size DIV 16) then
20     CheckStoreTagsPermission(memaddrdesc, stacctype);
21
22 // Memory array access
23 bits(8 * size) olddata;
24 bits(size DIV 16) oldtag;
25 if memaddrdesc.memattrs.readtagzero then
26     olddata = _ReadMem(memaddrdesc, size, ldaccdesc);

```

```

26     oldtag = Zeros(size DIV 16);
27     else
28         (oldtag, olddata) = _ReadTaggedMem(memaddrdesc, size, ldaccdesc);
29
30         // Check of LC
31         if oldtag != Zeros(size DIV 16) then
32             CheckLoadTagsPermission(memaddrdesc, ldacctype);
33
34         Capability oldcap = CapabilityFromData(CAPABILITY_DBITS, oldtag<0>, olddata<CAPABILITY_DBITS-1:0>);
35         oldcap = CapSquashPostLoadCap(oldcap, vaddr);
36
37         if CapIsEqual(oldcap, expectedcap) then
38             _WriteTaggedMem(memaddrdesc, size, staccdesc, newtag, newdata);
39
40     return oldcap;

```

## 5.99 aarch64/functions/ras/AArch64.ESBOperation

```

1 // AArch64.ESBOperation()
2 // =====
3 // Perform the AArch64 ESB operation, either for ESB executed in AArch64 state, or for
4 // ESB in AArch32 state when SError interrupts are routed to an Exception level using
5 // AArch64
6
7 AArch64.ESBOperation()
8
9     route_to_el3 = HaveEL(EL3) && SCR_EL3.EA == '1';
10    route_to_el2 = (EL2Enabled() &&
11                  (HCR_EL2.TGE == '1' || HCR_EL2.AMO == '1'));
12
13    target = if route_to_el3 then EL3 elsif route_to_el2 then EL2 else EL1;
14
15    if target == EL1 then
16        mask_active = PSTATE.EL IN {EL0, EL1};
17    elsif HaveVirtHostExt() && target == EL2 && HCR_EL2.<E2H,TGE> == '11' then
18        mask_active = PSTATE.EL IN {EL0, EL2};
19    else
20        mask_active = PSTATE.EL == target;
21
22    mask_set = PSTATE.A == '1';
23    intdis = Halted() || ExternalDebugInterruptsDisabled(target);
24    masked = (UInt(target) < UInt(PSTATE.EL)) || intdis || (mask_active && mask_set);
25
26    // Check for a masked Physical SError pending
27    if IsPhysicalSErrorPending() && masked then
28        implicit_esb = FALSE;
29        syndrome = AArch64.PhysicalSErrorSyndrome(implicit_esb);
30        DISR_EL1 = AArch64.ReportDeferredSError(syndrome)<31:0>;
31        ClearPendingPhysicalSError(); // Set ISR_EL1.A to 0
32
33    return;

```

## 5.100 aarch64/functions/ras/AArch64.PhysicalSErrorSyndrome

```

1 // Return the SError syndrome
2 bits(25) AArch64.PhysicalSErrorSyndrome(boolean implicit_esb);

```

## 5.101 aarch64/functions/ras/AArch64.ReportDeferredSError

```

1 // AArch64.ReportDeferredSError()
2 // =====
3 // Generate deferred SError syndrome
4
5 bits(64) AArch64.ReportDeferredSError(bits(25) syndrome)
6     bits(64) target;
7     target<31> = '1'; // A
8     target<24> = syndrome<24>; // IDS
9     target<23:0> = syndrome<23:0>; // ISS
10    return target;

```

## 5.102 aarch64/functions/ras/AArch64.vESBOperation

```

1 // AArch64.vESBOperation()
2 // =====
3 // Perform the AArch64 ESB operation for virtual SError interrupts, either for ESB
4 // executed in AArch64 state, or for ESB in AArch32 state with EL2 using AArch64 state
5
6 AArch64.vESBOperation()
7     assert PSTATE.EL IN {EL0, EL1} && EL2Enabled();
8
9     // If physical SError interrupts are routed to EL2, and TGE is not set, then a virtual
10    // SError interrupt might be pending
11    vSEI_enabled = HCR_EL2.TGE == '0' && HCR_EL2.AMO == '1';
12    vSEI_pending = vSEI_enabled && HCR_EL2.VSE == '1';
13    vintdis      = Halted() || ExternalDebugInterruptsDisabled(EL1);
14    vmasked      = vintdis || PSTATE.A == '1';
15
16    // Check for a masked virtual SError pending
17    if vSEI_pending && vmasked then
18        VDISR_EL2 = AArch64.ReportDeferredSError (VSESR_EL2<24:0><31:0>;
19        HCR_EL2.VSE = '0'; // Clear pending virtual SError
20
21    return;

```

## 5.103 aarch64/functions/registers/AArch64.MaybeZeroRegisterUppers

```

1 // AArch64.MaybeZeroRegisterUppers ()
2 // =====
3 // On taking an exception to AArch64 from AArch32, it is CONSTRAINED UNPREDICTABLE whether the top
4 // 32 bits of registers visible at any lower Exception level using AArch32 are set to zero.
5
6 AArch64.MaybeZeroRegisterUppers()
7     assert UsingAArch32(); // Always called from AArch32 state before entering AArch64 state
8
9     if PSTATE.EL == EL0 && !ELUsingAArch32(EL1) then
10        first = 0; last = 14; include_R15 = FALSE;
11    elseif PSTATE.EL IN {EL0, EL1} && EL2Enabled() && !ELUsingAArch32(EL2) then
12        first = 0; last = 30; include_R15 = FALSE;
13    else
14        first = 0; last = 30; include_R15 = TRUE;
15
16    for n = first to last
17        if (n != 15 || include_R15) && ConstrainUnpredictableBool(Unpredictable_ZEROUPPER) then
18            _R[n]<63:32> = Zeros();
19
20    return;

```

## 5.104 aarch64/functions/registers/AArch64.ResetGeneralRegisters

```

1 // AArch64.ResetGeneralRegisters()
2 // =====
3
4 AArch64.ResetGeneralRegisters()
5
6     for i = 0 to 30
7         C[i] = CapNull();
8     return;

```

## 5.105 aarch64/functions/registers/AArch64.ResetSIMDFPRegisters

```

1 // AArch64.ResetSIMDFPRegisters()
2 // =====
3
4 AArch64.ResetSIMDFPRegisters()
5
6     for i = 0 to 31
7         V[i] = bits(128) UNKNOWN;
8
9     return;

```

## 5.106 aarch64/functions/registers/AArch64.ResetSpecialRegisters

```

1 // AArch64.ResetSpecialRegisters()
2 // =====
3
4 AArch64.ResetSpecialRegisters()
5
6 // AArch64 special registers
7 SP_EL0 = bits(129) UNKNOWN;
8 SP_EL1 = bits(129) UNKNOWN;
9 ELR_EL1 = bits(129) UNKNOWN;
10 SPSR_EL1 = bits(32) UNKNOWN;
11 if HaveEL(EL2) then
12     SP_EL2 = bits(129) UNKNOWN;
13     ELR_EL2 = bits(129) UNKNOWN;
14     SPSR_EL2 = bits(32) UNKNOWN;
15 if HaveEL(EL3) then
16     SP_EL3 = bits(129) UNKNOWN;
17     ELR_EL3 = bits(129) UNKNOWN;
18     SPSR_EL3 = bits(32) UNKNOWN;
19
20 // AArch32 special registers that are not architecturally mapped to AArch64 registers
21 if HaveAArch32EL(EL1) then
22     SPSR_fiq = bits(32) UNKNOWN;
23     SPSR_irq = bits(32) UNKNOWN;
24     SPSR_abt = bits(32) UNKNOWN;
25     SPSR_und = bits(32) UNKNOWN;
26
27 // External debug special registers
28 DSPSR_EL0 = bits(32) UNKNOWN;
29 CDLR_EL0 = bits(129) UNKNOWN;
30
31 return;

```

## 5.107 aarch64/functions/registers/AArch64.ResetSystemRegisters

```

1 AArch64.ResetSystemRegisters(boolean cold_reset);

```

## 5.108 aarch64/functions/registers/C

```

1 // C[] - assignment form
2 // =====
3 // Write to capability register from a 129-bit value.
4
5 C[integer n] = Capability value
6     assert n >= 0 && n <= 31;
7     if n != 31 then
8         _R[n] = ZeroExtend(value);
9     return;
10
11 // C[] - non-assignment form
12 // =====
13 // Read from capability register with implicit slice of 129 bits.
14
15 Capability C[integer n]
16     assert n >= 0 && n <= 31;
17     if n != 31 then
18         return _R[n]<128:0>;
19     else
20         return CapNull();

```

## 5.109 aarch64/functions/registers/CSP

```

1 // CSP[] - assignment form
2 // =====
3 // Write to stack pointer from a capability value.
4
5 CSP[] = Capability value
6     if IsInRestricted() then
7         RSP_EL0 = value;

```

```

8     elsif PSTATE.SP == '0' then
9         SP_ELO = value;
10    else
11        case PSTATE.EL of
12            when EL0 SP_ELO = value;
13            when EL1 SP_EL1 = value;
14            when EL2 SP_EL2 = value;
15            when EL3 SP_EL3 = value;
16        return;
17
18    // CSP[] - non-assignment form
19    // =====
20    // Read capability stack pointer
21
22    Capability CSP[]
23    if IsInRestricted() then
24        return RSP_ELO;
25    elsif PSTATE.SP == '0' then
26        return SP_ELO;
27    else
28        case PSTATE.EL of
29            when EL0 return SP_ELO;
30            when EL1 return SP_EL1;
31            when EL2 return SP_EL2;
32            when EL3 return SP_EL3;

```

## 5.110 aarch64/functions/registers/CapIsSystemAccessEnabled

```

1 // CapIsSystemAccessEnabled()
2 // =====
3 // Returns whether access to system resources is enabled
4
5 boolean CapIsSystemAccessEnabled()
6     if Halted() then
7         return TRUE;
8     else
9         return CapIsSystemAccessPermitted(PCC[]);

```

## 5.111 aarch64/functions/registers/Capability

```

1 type Capability;

```

## 5.112 aarch64/functions/registers/DDC

```

1 // DDC[] - assignment form
2 // =====
3 // Write to default data capability
4
5 DDC[] = Capability value
6     DDC = value;
7     if IsInRestricted() then
8         RDDC_EL0 = value;
9     elsif PSTATE.SP == '0' then
10        DDC_EL0 = value;
11    else
12        case PSTATE.EL of
13            when EL0 DDC_EL0 = value;
14            when EL1 DDC_EL1 = value;
15            when EL2 DDC_EL2 = value;
16            when EL3 DDC_EL3 = value;
17
18    // DDC[] - non-assignment form
19    // =====
20    // Read default data capability
21
22    Capability DDC[]
23    if IsInRestricted() then
24        return RDDC_EL0;
25    elsif PSTATE.SP == '0' then
26        return DDC_EL0;
27    else
28        case PSTATE.EL of

```

```

29         when EL0 return DDC_EL0;
30         when EL1 return DDC_EL1;
31         when EL2 return DDC_EL2;
32         when EL3 return DDC_EL3;

```

## 5.113 aarch64/functions/registers/IsInRestricted

```

1 // IsInRestricted()
2 // =====
3 // Returns whether the PE is in Restricted state
4
5 boolean IsInRestricted()
6     if Halted() then
7         return FALSE;
8     else
9         return !CapIsExecutive(PCC[]);

```

## 5.114 aarch64/functions/registers/PC

```

1 // PC - non-assignment form
2 // =====
3 // Read program counter.
4
5 bits(64) PC[]
6     return CapGetValue(PCC);
7
8 VirtualAddress BaseReg[integer n, boolean is_prefetch]
9     if !IsInC64() then
10        bits(64) address;
11        if n == 31 then
12            if !is_prefetch then
13                CheckSPAlignment();
14            address = SP[];
15        else
16            address = X[n];
17        return VAFromBits64(address);
18    else
19        Capability address;
20        if n == 31 then
21            if !is_prefetch then
22                CheckSPAlignment();
23            address = CSP[];
24        else
25            address = C[n];
26        return VAFromCapability(address);
27
28 VirtualAddress AltBaseReg[integer n, boolean is_prefetch]
29     if !IsInC64() then
30        Capability address;
31        if n == 31 then
32            if !is_prefetch then
33                CheckSPAlignment();
34            address = CSP[];
35        else
36            address = C[n];
37        return VAFromCapability(address);
38    else
39        bits(64) address;
40        if n == 31 then
41            if !is_prefetch then
42                CheckSPAlignment();
43            address = SP[];
44        else
45            address = X[n];
46        return VAFromBits64(address);
47
48 VirtualAddress BaseReg[integer n]
49     return BaseReg[n, FALSE];
50
51 VirtualAddress AltBaseReg[integer n]
52     return AltBaseReg[n, FALSE];
53
54 BaseReg[integer n] = VirtualAddress address
55     if !IsInC64() then
56         if n == 31 then

```

```

57     SP[] = VAToBits64(address);
58     else
59       X[n] = VAToBits64(address);
60   else
61     if n == 31 then
62       CSP[] = VAToCapability(address);
63     else
64       C[n] = VAToCapability(address);
65
66 AltBaseReg[integer n] = VirtualAddress address
67   if !IsInC64() then
68     if n == 31 then
69       CSP[] = VAToCapability(address);
70     else
71       C[n] = VAToCapability(address);
72   else
73     if n == 31 then
74       SP[] = VAToBits64(address);
75     else
76       X[n] = VAToBits64(address);
  
```

## 5.115 aarch64/functions/registers/PCC

```

1 // PCC[] - assignment form
2 // =====
3 // Write to program counter capability
4
5 PCC[] = Capability value
6   PCC = ZeroExtend(value);
7
8 // PCC[] - non-assignment form
9 // =====
10 // Read program counter capability
11
12 Capability PCC[]
13   return PCC;
  
```

## 5.116 aarch64/functions/registers/SP

```

1 // SP[] - assignment form
2 // =====
3 // Write to stack pointer from either a 32-bit or a 64-bit value.
4
5 SP[] = bits(width) value
6   assert width IN {32,64};
7   if IsInRestricted() then
8     RSP_EL0 = ZeroExtend(value);
9   elsif PSTATE.SP == '0' then
10    SP_EL0 = ZeroExtend(value);
11   else
12     case PSTATE.EL of
13       when EL0 SP_EL0 = ZeroExtend(value);
14       when EL1 SP_EL1 = ZeroExtend(value);
15       when EL2 SP_EL2 = ZeroExtend(value);
16       when EL3 SP_EL3 = ZeroExtend(value);
17
18     return;
19
20 // SP[] - non-assignment form
21 // =====
22 // Read stack pointer with implicit slice of 8, 16, 32 or 64 bits.
23
24 bits(width) SP[]
25   assert width IN {8,16,32,64};
26   if IsInRestricted() then
27     return RSP_EL0<width-1:0>;
28   elsif PSTATE.SP == '0' then
29     return SP_EL0<width-1:0>;
30   else
31     case PSTATE.EL of
32       when EL0 return SP_EL0<width-1:0>;
33       when EL1 return SP_EL1<width-1:0>;
34       when EL2 return SP_EL2<width-1:0>;
35       when EL3 return SP_EL3<width-1:0>;
  
```



## 5.117 aarch64/functions/registers/V

```
1 // V[] - assignment form
2 // =====
3 // Write to SIMD&FP register with implicit extension from
4 // 8, 16, 32, 64 or 128 bits.
5
6 V[integer n] = bits(width) value
7     assert n >= 0 && n <= 31;
8     assert width IN {8,16,32,64,128};
9     _V[n] = ZeroExtend(value);
10    return;
11
12 // V[] - non-assignment form
13 // =====
14 // Read from SIMD&FP register with implicit slice of 8, 16
15 // 32, 64 or 128 bits.
16
17 bits(width) V[integer n]
18     assert n >= 0 && n <= 31;
19     assert width IN {8,16,32,64,128};
20     return _V[n]<width-1:0>;
```

## 5.118 aarch64/functions/registers/VirtualAddress

```
1 type VirtualAddress is (
2     VirtualAddressType vatype,
3     Capability base,
4     bits(64) offset,
5     bits(1) isPCC
6 )
```

## 5.119 aarch64/functions/registers/VirtualAddressType

```
1 enumeration VirtualAddressType { VA_Bits64, VA_Capability };
```

## 5.120 aarch64/functions/registers/Vpart

```
1 // Vpart[] - non-assignment form
2 // =====
3 // Reads a 128-bit SIMD&FP register in up to two parts:
4 // part 0 returns the bottom 8, 16, 32 or 64 bits of a value held in the register;
5 // part 1 returns the top half of the bottom 64 bits or the top half of the 128-bit
6 // value held in the register.
7
8 bits(width) Vpart[integer n, integer part]
9     assert n >= 0 && n <= 31;
10    assert part IN {0, 1};
11    if part == 0 then
12        assert width IN {8,16,32,64};
13        return _V[n]<width-1:0>;
14    else
15        assert width IN {32,64};
16        return _V[n]<(width * 2)-1:width>;
17
18 // Vpart[] - assignment form
19 // =====
20 // Writes a 128-bit SIMD&FP register in up to two parts:
21 // part 0 zero extends a 8, 16, 32, or 64-bit value to fill the whole register;
22 // part 1 inserts a 64-bit value into the top half of the register.
23
24 Vpart[integer n, integer part] = bits(width) value
25     assert n >= 0 && n <= 31;
26     assert part IN {0, 1};
27     if part == 0 then
28         assert width IN {8,16,32,64};
29         _V[n] = ZeroExtend(value);
30     else
31         assert width == 64;
32         _V[n]<(width * 2)-1:width> = value<width-1:0>;
```

## 5.121 aarch64/functions/registers/X

```
1 // X[] - assignment form
2 // =====
3 // Write to general-purpose register from either a 32-bit or a 64-bit value.
4
5 X[integer n] = bits(width) value
6     assert n >= 0 && n <= 31;
7     assert width IN {32,64};
8     if n != 31 then
9         _R[n] = ZeroExtend(value);
10    return;
11
12 // X[] - non-assignment form
13 // =====
14 // Read from general-purpose register with implicit slice of 8, 16, 32 or 64 bits.
15
16 bits(width) X[integer n]
17     assert n >= 0 && n <= 31;
18     assert width IN {8,16,32,64};
19     if n != 31 then
20         return _R[n]<width-1:0>;
21     else
22         return Zeros(width);
```

## 5.122 aarch64/functions/sysregisters/CCTLR

```
1 // CCTLR[] - non-assignment form
2 // =====
3
4 CCTLRType CCTLR[bits(2) e1]
5     bits(32) r;
6     case e1 of
7         when EL0 r = CCTLR_EL0;
8         when EL1 r = CCTLR_EL1;
9         when EL2 r = CCTLR_EL2;
10        when EL3 r = CCTLR_EL3;
11        otherwise Unreachable();
12    return r;
13
14 // CCTLR[] - non-assignment form
15 // =====
16
17 CCTLRType CCTLR[]
18     return CCTLR[PSTATE.EL];
```

## 5.123 aarch64/functions/sysregisters/CELR

```
1 // CELR[] - non-assignment form
2 // =====
3
4 Capability CELR[bits(2) e1]
5     Capability r;
6     case e1 of
7         when EL1 r = ELR_EL1;
8         when EL2 r = ELR_EL2;
9         when EL3 r = ELR_EL3;
10        otherwise Unreachable();
11    return r;
12
13 // CELR[] - assignment form
14 // =====
15
16 CELR[bits(2) e1] = Capability value
17     case e1 of
18         when EL1 ELR_EL1 = value;
19         when EL2 ELR_EL2 = value;
20         when EL3 ELR_EL3 = value;
21        otherwise Unreachable();
22    return;
23
24 // CELR[] - non-assignment form
25 // =====
```

```

26
27 Capability CELR[]
28     return CELR[PSTATE.EL];
29
30 // CELR[] - assignment form
31 // =====
32
33 CELR[] = Capability value
34     CELR[PSTATE.EL] = value;
35     return;

```

## 5.124 aarch64/functions/sysregisters/CNTKCTL

```

1 // CNTKCTL[] - non-assignment form
2 // =====
3
4 CNTKCTLType CNTKCTL[]
5     bits(32) r;
6     if IsInHost() then
7         r = CNTKCTL_EL2;
8         return r;
9     r = CNTKCTL_EL1;
10    return r;

```

## 5.125 aarch64/functions/sysregisters/CNTKCTLType

```

1 type CNTKCTLType;

```

## 5.126 aarch64/functions/sysregisters/CPACR

```

1 // CPACR[] - non-assignment form
2 // =====
3
4 CPACRType CPACR[]
5     bits(32) r;
6     if IsInHost() then
7         r = CPTR_EL2;
8         return r;
9     r = CPACR_EL1;
10    return r;

```

## 5.127 aarch64/functions/sysregisters/CPACRType

```

1 type CPACRType;

```

## 5.128 aarch64/functions/sysregisters/CVBAR

```

1 // CVBAR[] - non-assignment form
2 // =====
3
4 Capability CVBAR[bits(2) regime]
5     Capability r;
6     case regime of
7         when EL1 r = VBAR_EL1;
8         when EL2 r = VBAR_EL2;
9         when EL3 r = VBAR_EL3;
10        otherwise Unreachable();
11    return r;
12
13 // CVBAR[] - non-assignment form
14 // =====
15
16 Capability CVBAR[]
17     return CVBAR[PSTATE.EL];

```

## 5.129 aarch64/functions/sysregisters/ELR

```
1 // ELR[] - non-assignment form
2 // =====
3
4 bits(64) ELR[bits(2) el]
5   bits(64) r;
6   case el of
7     when EL1 r = ELR_EL1<63:0>;
8     when EL2 r = ELR_EL2<63:0>;
9     when EL3 r = ELR_EL3<63:0>;
10    otherwise Unreachable();
11   return r;
12
13 // ELR[] - non-assignment form
14 // =====
15
16 bits(64) ELR[]
17   assert PSTATE.EL != EL0;
18   return ELR[PSTATE.EL];
19
20 // ELR[] - assignment form
21 // =====
22
23 ELR[bits(2) el] = bits(64) value
24   bits(64) r = value;
25   case el of
26     when EL1
27       ELR_EL1 = ZeroExtend(r);
28     when EL2
29       ELR_EL2 = ZeroExtend(r);
30     when EL3
31       ELR_EL3 = ZeroExtend(r);
32     otherwise Unreachable();
33   return;
34
35 // ELR[] - assignment form
36 // =====
37
38 ELR[] = bits(64) value
39   assert PSTATE.EL != EL0;
40   ELR[PSTATE.EL] = value;
41   return;
```

## 5.130 aarch64/functions/sysregisters/ESR

```
1 type CCTLRType;
2
3 // ESR[] - non-assignment form
4 // =====
5
6 ESRTYPE ESR[bits(2) regime]
7   bits(32) r;
8   case regime of
9     when EL1 r = ESR_EL1;
10    when EL2 r = ESR_EL2;
11    when EL3 r = ESR_EL3;
12    otherwise Unreachable();
13   return r;
14
15 // ESR[] - non-assignment form
16 // =====
17
18 ESRTYPE ESR[]
19   return ESR[S1TranslationRegime()];
20
21 // ESR[] - assignment form
22 // =====
23
24 ESR[bits(2) regime] = ESRTYPE value
25   bits(32) r = value;
26   case regime of
27     when EL1 ESR_EL1 = r;
28     when EL2 ESR_EL2 = r;
29     when EL3 ESR_EL3 = r;
30     otherwise Unreachable();
31   return;
```

```

32
33 // ESR[] - assignment form
34 // =====
35
36 ESR[] = ESRType value
37     ESR[S1TranslationRegime()] = value;

```

## 5.131 aarch64/functions/sysregisters/ESRType

```

1 type ESRType;

```

## 5.132 aarch64/functions/sysregisters/FAR

```

1 // FAR[] - non-assignment form
2 // =====
3
4 bits(64) FAR[bits(2) regime]
5     bits(64) r;
6     case regime of
7         when EL1 r = FAR_EL1;
8         when EL2 r = FAR_EL2;
9         when EL3 r = FAR_EL3;
10        otherwise Unreachable();
11    return r;
12
13 // FAR[] - non-assignment form
14 // =====
15
16 bits(64) FAR[]
17     return FAR[S1TranslationRegime()];
18
19 // FAR[] - assignment form
20 // =====
21
22 FAR[bits(2) regime] = bits(64) value
23     bits(64) r = value;
24     case regime of
25         when EL1 FAR_EL1 = r;
26         when EL2 FAR_EL2 = r;
27         when EL3 FAR_EL3 = r;
28         otherwise Unreachable();
29    return;
30
31 // FAR[] - assignment form
32 // =====
33
34 FAR[] = bits(64) value
35     FAR[S1TranslationRegime()] = value;
36    return;

```

## 5.133 aarch64/functions/sysregisters/MAIR

```

1 // MAIR[] - non-assignment form
2 // =====
3
4 MAIRType MAIR[bits(2) regime]
5     bits(64) r;
6     case regime of
7         when EL1 r = MAIR_EL1;
8         when EL2 r = MAIR_EL2;
9         when EL3 r = MAIR_EL3;
10        otherwise Unreachable();
11    return r;
12
13 // MAIR[] - non-assignment form
14 // =====
15
16 MAIRType MAIR[]
17     return MAIR[S1TranslationRegime()];

```

## 5.134 aarch64/functions/sysregisters/MAIRType

```
1 type MAIRType;
```

## 5.135 aarch64/functions/sysregisters/SCTLR

```
1 // SCTLR[] - non-assignment form
2 // =====
3
4 SCTLRType SCTLR[bits(2) regime]
5     bits(64) r;
6     case regime of
7         when EL1 r = SCTLR_EL1;
8         when EL2 r = SCTLR_EL2;
9         when EL3 r = SCTLR_EL3;
10        otherwise Unreachable();
11    return r;
12
13 // SCTLR[] - non-assignment form
14 // =====
15
16 SCTLRType SCTLR[]
17     return SCTLR[S1TranslationRegime()];
```

## 5.136 aarch64/functions/sysregisters/SCTLRType

```
1 type SCTLRType;
```

## 5.137 aarch64/functions/sysregisters/VBAR

```
1 // VBAR[] - non-assignment form
2 // =====
3
4 bits(64) VBAR[bits(2) regime]
5     bits(64) r;
6     case regime of
7         when EL1 r = VBAR_EL1<63:0>;
8         when EL2 r = VBAR_EL2<63:0>;
9         when EL3 r = VBAR_EL3<63:0>;
10        otherwise Unreachable();
11    return r;
12
13 // VBAR[] - non-assignment form
14 // =====
15
16 bits(64) VBAR[]
17     return VBAR[S1TranslationRegime()];
```

## 5.138 aarch64/functions/system/AArch64.CheckSystemAccess

```
1 // AArch64.CheckSystemAccess()
2 // =====
3 // Checks if an AArch64 MSR, MRS or SYS instruction is allowed from the current exception level and
4 // ↪ security state.
5 // Also checks for traps by TIDCP and NV access.
6
7 AArch64.CheckSystemAccess(bits(2) op0, bits(3) op1, bits(4) crn, bits(4) crm, bits(3) op2, bits(5) rt, bit
8 ↪ read)
9     boolean unallocated = FALSE;
10    boolean need_secure = FALSE;
11    bits(2) min_EL;
12
13 // Check for traps by HCR_EL2.TIDCP
14 if PSTATE.EL IN {EL0, EL1} && EL2Enabled() && HCR_EL2.TIDCP == '1' && op0 == 'x1' && crn == 'lx11' then
15     // At EL0, it is IMPLEMENTATION_DEFINED whether attempts to execute system
16     // register access instructions with reserved encodings are trapped to EL2 or UNDEFINED
```

```

15   rcs_el0_trap = boolean IMPLEMENTATION_DEFINED "Reserved Control Space EL0 Trapped";
16   if PSTATE.EL == EL1 || rcs_el0_trap then
17       AArch64.SystemAccessTrap(EL2, 0x18); // Exception_SystemRegisterTrap
18
19   // Check for unallocated encodings
20   case op1 of
21       when '00x', '010'
22           min_EL = EL1;
23       when '011'
24           min_EL = EL0;
25       when '100'
26           min_EL = EL2;
27       when '101'
28           if !HaveVirtHostExt() then UNDEFINED;
29           min_EL = EL2;
30       when '110'
31           min_EL = EL3;
32       when '111'
33           min_EL = EL1;
34           need_secure = TRUE;
35           // RSP_EL0 and RCSP_EL0 are available from EL0, and not Secure-only
36           if op0 == '11' && crn == '0100' && crm == '0001' && op2 == '011' then
37               min_EL = EL0;
38               need_secure = FALSE;
39
40   if UInt(PSTATE.EL) < UInt(min_EL) then
41       UNDEFINED;
42   elseif need_secure && !IsSecure() then
43       UNDEFINED;

```

## 5.139 aarch64/functions/system/AArch64.ExecutingATS1xPInstr

```

1 // AArch64.ExecutingATS1xPInstr()
2 // =====
3 // Return TRUE if current instruction is AT S1E1R/WP
4
5 boolean AArch64.ExecutingATS1xPInstr()
6     if !HavePrivAExt() then return FALSE;
7
8     instr = ThisInstr();
9     if instr<22+:10> == '1101010100' then
10         op1 = instr<16+:3>;
11         CRn = instr<12+:4>;
12         CRm = instr<8+:4>;
13         op2 = instr<5+:3>;
14         return op1 == '000' && CRn == '0111' && CRm == '1001' && op2 IN {'000', '001'};
15     else
16         return FALSE;

```

## 5.140 aarch64/functions/system/AArch64.SysInstr

```

1 // Execute a system instruction with write (source operand).
2 AArch64.SysInstr(integer op0, integer op1, integer crn, integer crm, integer op2, bits(64) val);

```

## 5.141 aarch64/functions/system/AArch64.SysInstrInputIsCapability

```

1 // AArch64.SysInstrInputIsCapability()
2 // =====
3
4 // Does the specified system instruction take a capability as input?
5
6 boolean AArch64.SysInstrInputIsCapability(integer op0, integer op1, integer crn, integer crm, integer op2)
7
8     // This returns TRUE for the ZVA, IVAC, CVAC, CVAU, CVAP, CVADP, CIVAC operations for DC,
9     // and IC IVAU.
10    return (PSTATE.C64 == '1' &&
11            op0 == 1 && op1 == 3 && crn == 7 && crm IN {4, 5, 6, 10, 11, 12, 13, 14} && op2 == 1);

```

## 5.142 aarch64/functions/system/AArch64.SysInstrWithCapability

```

1 // Execute a system instruction taking a source capability as input.
2 AArch64.SysInstrWithCapability(integer op0, integer op1, integer crn, integer crm, integer op2, Capability
  ↪ val);

```

## 5.143 aarch64/functions/system/AArch64.SysInstrWithResult

```

1 // Execute a system instruction with read (result operand).
2 // Returns the result of the instruction.
3 bits(64) AArch64.SysInstrWithResult(integer op0, integer op1, integer crn, integer crm, integer op2);

```

## 5.144 aarch64/functions/system/AArch64.SysRegRead

```

1 // Read from a system register and return the contents of the register.
2 bits(64) AArch64.SysRegRead(integer op0, integer op1, integer crn, integer crm, integer op2);

```

## 5.145 aarch64/functions/system/AArch64.SysRegWrite

```

1 // Write to a system register.
2 AArch64.SysRegWrite(integer op0, integer op1, integer crn, integer crm, integer op2, bits(64) val);

```

## 5.146 aarch64/functions/virtualaddress/VAAdd

```

1 // VAAdd()
2 // =====
3
4 VirtualAddress VAAdd(VirtualAddress v, bits(64) offset)
5     VirtualAddress r;
6     if VAIsCapability(v) then
7         r = VAFromCapability(CapAdd(VAToCapability(v), offset));
8     else
9         r = VAFromBits64(VAToBits64(v) + offset);
10
11     return r;

```

## 5.147 aarch64/functions/virtualaddress/VACheckAddress

```

1 // VACheckAddress()
2 // =====
3 // Check Virtual Address against a 64-bit address. If any capability checks
4 // fail then an appropriate fault will be generated
5
6 VACheckAddress(VirtualAddress base, bits(64) addr64, integer size, bits(64) requested_perms, AccType
  ↪ acctype)
7
8     Capability c;
9     boolean is_pcc_relative = VAIsPCCRelative(base);
10
11     if is_pcc_relative then
12         c = PCC;
13     elseif VAIsBits64(base) then
14         c = DDC[];
15         // Note: The effects of CTLR_ELx.DDCBO are applied in VAddress
16     else
17         c = VAToCapability(base);
18
19     (-) = CheckCapability(c, addr64, size, requested_perms, acctype);

```

## 5.148 aarch64/functions/virtualaddress/VACheckPerm



```

1 // VACheckPerm()
2 // =====
3 // Check Virtual Address against a set of permissions.
4
5 boolean VACheckPerm(VirtualAddress base, bits(64) requested_perms)
6
7     Capability c;
8     boolean is_pcc_relative = VAIsPCCRelative(base);
9
10    if is_pcc_relative then
11        c = PCC;
12    elseif VAIsBits64(base) then
13        c = DDC[];
14        // Note: The effects of CTLR_ELx.DDCBO are applied in VAddress
15    else
16        c = VAToCapability(base);
17
18    return CapCheckPermissions(c, requested_perms);

```

## 5.149 aarch64/functions/virtualaddress/VAFFromBits64

```

1 // VAFFromBits64()
2 // =====
3 // Create a VirtualAddress from a 64-bit value
4
5 VirtualAddress VAFFromBits64(bits(64) b)
6     VirtualAddress v;
7     v.vatype = VA_Bits64;
8     v.offset = b;
9     v.isPCC = '0';
10
11    return v;

```

## 5.150 aarch64/functions/virtualaddress/VAFFromCapability

```

1 // VAFFromCapability()
2 // =====
3 // Create a virtual address from a capability
4
5 VirtualAddress VAFFromCapability(Capability c)
6     VirtualAddress v;
7
8     v.vatype = VA_Capability;
9     v.base = c;
10    v.isPCC = '0';
11
12    return v;

```

## 5.151 aarch64/functions/virtualaddress/VAFFromPCC

```

1 // VAFFromPCC()
2 // =====
3 // Create a virtual address from PCC relative offset
4
5 VirtualAddress VAFFromPCC(bits(64) offset)
6     VirtualAddress v;
7     v.vatype = VA_Bits64;
8     v.isPCC = '1';
9     v.offset = offset;
10
11    return v;

```

## 5.152 aarch64/functions/virtualaddress/VAIsBits64

```

1 // VAIsBits64()
2 // =====
3
4 boolean VAIsBits64(VirtualAddress v)
5     return v.vatype == VA_Bits64;

```

**5.153 aarch64/functions/virtualaddress/VAIsCapability**

```

1 // VAIsCapability()
2 // =====
3
4 boolean VAIsCapability(VirtualAddress v)
5     return v.vatype == VA_Capability;

```

**5.154 aarch64/functions/virtualaddress/VAIsPCCRelative**

```

1 // VAIsPCCRelative()
2 // =====
3
4 boolean VAIsPCCRelative(VirtualAddress v)
5     return v.isPCC == '1';

```

**5.155 aarch64/functions/virtualaddress/VAToBits64**

```

1 // VAToBits64()
2 // =====
3
4 bits(64) VAToBits64(VirtualAddress v)
5     assert VAIsBits64(v);
6     return v.offset;

```

**5.156 aarch64/functions/virtualaddress/VAToCapability**

```

1 // VAToCapability()
2 // =====
3
4 Capability VAToCapability(VirtualAddress v)
5     assert VAIsCapability(v);
6     return v.base;

```

**5.157 aarch64/functions/virtualaddress/VAddress**

```

1 // VAddress()
2 // =====
3 // Convert a VirtualAddress to a 64-bit address without checking for validity
4
5 bits(64) VAddress(VirtualAddress addr)
6
7     boolean is_pcc_relative = VAIsPCCRelative(addr);
8     bits(64) addr64;
9
10    if is_pcc_relative then
11        addr64 = PC[] + VAToBits64(addr);
12    elseif VAIsBits64(addr) then
13        if CCTLR[].DDCBO == '1' then
14            addr64 = VAToBits64(addr) + CapGetBase(DDC[]);
15        else
16            addr64 = VAToBits64(addr);
17    else
18        Capability c = VAToCapability(addr);
19        addr64 = CapGetValue(c)<63:0>;
20
21    return addr64;

```

**5.158 aarch64/instrs/branch/eret/AArch64.ExceptionReturn**

```

1 // AArch64.ExceptionReturn()
2 // =====
3

```

```

4  AArch64.ExceptionReturn(bits(64) new_pc, bits(32) spsr)
5
6  SynchronizeContext();
7
8  sync_errors = HaveIESB() && SCTLR[].IESB == '1';
9  if sync_errors then
10     SynchronizeErrors();
11     iesb_req = TRUE;
12     TakeUnmaskedPhysicalErrorInterrupts(iesb_req);
13     // Attempts to change to an illegal state will invoke the Illegal Execution state mechanism
14     SetPSTATEFromPSR(spsr);
15     ClearExclusiveLocal(ProcessorID());
16     SendEventLocal();
17
18     if PSTATE.IL == '1' && spsr<4> == '1' && spsr<20> == '0' then
19         // If the exception return is illegal, PC[63:32,1:0] are UNKNOWN
20         new_pc<63:32> = bits(32) UNKNOWN;
21         new_pc<1:0> = bits(2) UNKNOWN;
22     elseif UsingAArch32() then // Return to AArch32
23         // ELR_ELx[1:0] or ELR_ELx[0] are treated as being 0, depending on the target instruction set state
24         if PSTATE.T == '1' then
25             new_pc<0> = '0'; // T32
26         else
27             new_pc<1:0> = '00'; // A32
28     else // Return to AArch64
29         // ELR_ELx[63:56] might include a tag
30         new_pc = AArch64.BranchAddr(new_pc);
31
32     if UsingAArch32() then
33         // 32 most significant bits are ignored.
34         BranchTo(new_pc<31:0>, BranchType_ERET);
35     else
36         BranchToAddr(new_pc, BranchType_ERET);

```

## 5.159 aarch64/instrs/branch/eret/AArch64.ExceptionReturnToCapability

```

1  // AArch64.ExceptionReturnToCapability()
2  // =====
3
4  AArch64.ExceptionReturnToCapability(Capability new_pcc, bits(32) spsr)
5
6  SynchronizeContext();
7
8  sync_errors = HaveIESB() && SCTLR[].IESB == '1';
9  if sync_errors then
10     SynchronizeErrors();
11     iesb_req = TRUE;
12     TakeUnmaskedPhysicalErrorInterrupts(iesb_req);
13     // Attempts to change to an illegal state will invoke the Illegal Execution state mechanism
14     SetPSTATEFromPSR(spsr);
15     if !IsAccessToCapabilitiesEnabledAtEL(PSTATE.EL) then
16         PSTATE.C64 = '0';
17     ClearExclusiveLocal(ProcessorID());
18     SendEventLocal();
19
20     if !CapIsSystemAccessEnabled() then
21         new_pcc = CapWithTagClear(new_pcc);
22     new_pcc = BranchAddr(new_pcc, PSTATE.EL);
23     BranchToCapability(new_pcc, BranchType_ERET);

```

## 5.160 aarch64/instrs/countop/CountOp

```

1  enumeration CountOp {CountOp_CLZ, CountOp_CLS, CountOp_CNT};

```

## 5.161 aarch64/instrs/extendreg/DecodeRegExtend

```

1  // DecodeRegExtend()
2  // =====
3  // Decode a register extension option
4
5  ExtendType DecodeRegExtend(bits(3) op)
6  case op of

```

```

7     when '000' return ExtendType_UXTB;
8     when '001' return ExtendType_UXTH;
9     when '010' return ExtendType_UXTW;
10    when '011' return ExtendType_UXTX;
11    when '100' return ExtendType_SXTB;
12    when '101' return ExtendType_SXTH;
13    when '110' return ExtendType_SXTW;
14    when '111' return ExtendType_SXTX;

```

## 5.162 aarch64/instrs/extendreg/ExtendReg

```

1 // ExtendReg()
2 // =====
3 // Perform a register extension and shift
4
5 bits(N) ExtendReg(integer reg, ExtendType exttype, integer shift)
6     assert shift >= 0 && shift <= 4;
7     bits(N) val = X[reg];
8     boolean unsigned;
9     integer len;
10
11     case exttype of
12     when ExtendType_SXTB unsigned = FALSE; len = 8;
13     when ExtendType_SXTH unsigned = FALSE; len = 16;
14     when ExtendType_SXTW unsigned = FALSE; len = 32;
15     when ExtendType_SXTX unsigned = FALSE; len = 64;
16     when ExtendType_UXTB unsigned = TRUE; len = 8;
17     when ExtendType_UXTH unsigned = TRUE; len = 16;
18     when ExtendType_UXTW unsigned = TRUE; len = 32;
19     when ExtendType_UXTX unsigned = TRUE; len = 64;
20
21     // Note the extended width of the intermediate value and
22     // that sign extension occurs from bit <len+shift-1>, not
23     // from bit <len-1>. This is equivalent to the instruction
24     // [SU]BFIZ Rtmp, Rreg, #shift, #len
25     // It may also be seen as a sign/zero extend followed by a shift:
26     // LSL(Extend(val<len-1:0>, N, unsigned), shift);
27
28     len = Min(len, N - shift);
29     return Extend(val<len-1:0> : Zeros(shift), N, unsigned);

```

## 5.163 aarch64/instrs/extendreg/ExtendType

```

1 enumeration ExtendType {ExtendType_SXTB, ExtendType_SXTH, ExtendType_SXTW, ExtendType_SXTX,
2     ExtendType_UXTB, ExtendType_UXTH, ExtendType_UXTW, ExtendType_UXTX};

```

## 5.164 aarch64/instrs/float/arithmatic/max-min/fpmaxminop/FPMaxMinOp

```

1 enumeration FPMaxMinOp {FPMaxMinOp_MAX, FPMaxMinOp_MIN,
2     FPMaxMinOp_MAXNUM, FPMaxMinOp_MINNUM};

```

## 5.165 aarch64/instrs/float/arithmatic/unary/fpunaryop/FPUnaryOp

```

1 enumeration FPUnaryOp {FPUnaryOp_ABS, FPUnaryOp_MOV,
2     FPUnaryOp_NEG, FPUnaryOp_SQRT};

```

## 5.166 aarch64/instrs/float/convert/fpconvop/FPConvOp

```

1 enumeration FPConvOp {FPConvOp_CVT_FtoI, FPConvOp_CVT_ItoF,
2     FPConvOp_MOV_FtoI, FPConvOp_MOV_ItoF
3 };

```

## 5.167 aarch64/instrs/integer/bitfield/bfxpreferred/BFXPreferred

```

1 // BFXPreferred()
2 // =====
3 //
4 // Return TRUE if UBFX or SBFX is the preferred disassembly of a
5 // UBFM or SBFM bitfield instruction. Must exclude more specific
6 // aliases UBFIZ, SBFIZ, UXT[BH], SXT[BHW], LSL, LSR and ASR.
7
8 boolean BFXPreferred(bit sf, bit uns, bits(6) imms, bits(6) immr)
9     integer S = UInt(imms);
10    integer R = UInt(immr);
11
12    // must not match UBFIZ/SBFIZ alias
13    if UInt(imms) < UInt(immr) then
14        return FALSE;
15
16    // must not match LSR/ASR/LSL alias (imms == 31 or 63)
17    if imms == sf:'11111' then
18        return FALSE;
19
20    // must not match UXTx/SXTx alias
21    if immr == '000000' then
22        // must not match 32-bit UXT[BH] or SXT[BH]
23        if sf == '0' && imms IN {'000111', '001111'} then
24            return FALSE;
25        // must not match 64-bit SXT[BHW]
26        if sf:uns == '10' && imms IN {'000111', '001111', '011111'} then
27            return FALSE;
28
29    // must be UBFX/SBFX alias
30    return TRUE;

```

## 5.168 *arch64/instrs/integer/bitmasks/DecodeBitMasks*

```

1 // DecodeBitMasks()
2 // =====
3
4 // Decode AArch64 bitfield and logical immediate masks which use a similar encoding structure
5
6 (bits(M), bits(M)) DecodeBitMasks(bit immN, bits(6) imms, bits(6) immr, boolean immediate)
7     bits(64) tmask, wmask;
8     bits(6) tmask_and, wmask_and;
9     bits(6) tmask_or, wmask_or;
10    bits(6) levels;
11
12    // Compute log2 of element size
13    // 2^len must be in range [2, M]
14    len = HighestSetBit(immN:NOT(imms));
15    if len < 1 then UNDEFINED;
16    assert M >= (1 << len);
17
18    // Determine S, R and S - R parameters
19    levels = ZeroExtend(Ones(len), 6);
20
21    // For logical immediates an all-ones value of S is reserved
22    // since it would generate a useless all-ones result (many times)
23    if immediate && (imms AND levels) == levels then
24        UNDEFINED;
25
26    S = UInt(imms AND levels);
27    R = UInt(immr AND levels);
28    diff = S - R; // 6-bit subtract with borrow
29
30    // From a software perspective, the remaining code is equivalent to:
31    // esize = 1 << len;
32    // d = UInt(diff<len-1:0>);
33    // welem = ZeroExtend(Ones(S + 1), esize);
34    // telem = ZeroExtend(Ones(d + 1), esize);
35    // wmask = Replicate(ROR(welem, R));
36    // tmask = Replicate(telem);
37    // return (wmask, tmask);
38
39    // Compute "top mask"
40    tmask_and = diff<5:0> OR NOT(levels);
41    tmask_or = diff<5:0> AND levels;
42
43    tmask = Ones(64);
44    tmask = ((tmask
45        AND Replicate(Replicate(tmask_and<0>, 1) : Ones(1), 32))
46        OR Replicate(Zeros(1) : Replicate(tmask_or<0>, 1), 32));

```

```

47 // optimization of first step:
48 // tmask = Replicate(tmask_and<0> : '1', 32);
49 tmask = ((tmask
50     AND Replicate(Replicate(tmask_and<1>, 2) : Ones(2), 16))
51     OR Replicate(Zeros(2) : Replicate(tmask_or<1>, 2), 16));
52 tmask = ((tmask
53     AND Replicate(Replicate(tmask_and<2>, 4) : Ones(4), 8))
54     OR Replicate(Zeros(4) : Replicate(tmask_or<2>, 4), 8));
55 tmask = ((tmask
56     AND Replicate(Replicate(tmask_and<3>, 8) : Ones(8), 4))
57     OR Replicate(Zeros(8) : Replicate(tmask_or<3>, 8), 4));
58 tmask = ((tmask
59     AND Replicate(Replicate(tmask_and<4>, 16) : Ones(16), 2))
60     OR Replicate(Zeros(16) : Replicate(tmask_or<4>, 16), 2));
61 tmask = ((tmask
62     AND Replicate(Replicate(tmask_and<5>, 32) : Ones(32), 1))
63     OR Replicate(Zeros(32) : Replicate(tmask_or<5>, 32), 1));
64
65 // Compute "wraparound mask"
66 wmask_and = immr OR NOT(levels);
67 wmask_or = immr AND levels;
68
69 wmask = Zeros(64);
70 wmask = ((wmask
71     AND Replicate(Ones(1) : Replicate(wmask_and<0>, 1), 32))
72     OR Replicate(Replicate(wmask_or<0>, 1) : Zeros(1), 32));
73 // optimization of first step:
74 // wmask = Replicate(wmask_or<0> : '0', 32);
75 wmask = ((wmask
76     AND Replicate(Ones(2) : Replicate(wmask_and<1>, 2), 16))
77     OR Replicate(Replicate(wmask_or<1>, 2) : Zeros(2), 16));
78 wmask = ((wmask
79     AND Replicate(Ones(4) : Replicate(wmask_and<2>, 4), 8))
80     OR Replicate(Replicate(wmask_or<2>, 4) : Zeros(4), 8));
81 wmask = ((wmask
82     AND Replicate(Ones(8) : Replicate(wmask_and<3>, 8), 4))
83     OR Replicate(Replicate(wmask_or<3>, 8) : Zeros(8), 4));
84 wmask = ((wmask
85     AND Replicate(Ones(16) : Replicate(wmask_and<4>, 16), 2))
86     OR Replicate(Replicate(wmask_or<4>, 16) : Zeros(16), 2));
87 wmask = ((wmask
88     AND Replicate(Ones(32) : Replicate(wmask_and<5>, 32), 1))
89     OR Replicate(Replicate(wmask_or<5>, 32) : Zeros(32), 1));
90
91 if diff<6> != '0' then // borrow from S - R
92     wmask = wmask AND tmask;
93 else
94     wmask = wmask OR tmask;
95
96 return (wmask<M-1:0>, tmask<M-1:0>);

```

## 5.169 aarch64/instrs/integer/ins-ext/insert/movewide/movewideop/MoveWideOp

```
1 enumeration MoveWideOp {MoveWideOp_N, MoveWideOp_Z, MoveWideOp_K};
```

## 5.170 aarch64/instrs/integer/logical/movwpreferred/MoveWidePreferred

```

1 // MoveWidePreferred()
2 // =====
3 //
4 // Return TRUE if a bitmask immediate encoding would generate an immediate
5 // value that could also be represented by a single MOVZ or MOVN instruction.
6 // Used as a condition for the preferred MOV<-ORR alias.
7
8 boolean MoveWidePreferred(bit sf, bit immN, bits(6) imms, bits(6) immr)
9     integer S = UInt(imms);
10    integer R = UInt(immr);
11    integer width = if sf == '1' then 64 else 32;
12
13    // element size must equal total immediate size
14    if sf == '1' && immN:imms != '1xxxxxx' then
15        return FALSE;
16    if sf == '0' && immN:imms != '00xxxxx' then
17        return FALSE;
18

```

```

19 // for MOVZ must contain no more than 16 ones
20 if S < 16 then
21     // ones must not span halfword boundary when rotated
22     return (-R MOD 16) <= (15 - S);
23
24 // for MOVN must contain no more than 16 zeros
25 if S >= width - 15 then
26     // zeros must not span halfword boundary when rotated
27     return (R MOD 16) <= (S - (width - 15));
28
29 return FALSE;

```

## 5.171 aarch64/instrs/integer/shiftreg/DecodeShift

```

1 // DecodeShift()
2 // =====
3 // Decode shift encodings
4
5 ShiftType DecodeShift(bits(2) op)
6     case op of
7         when '00' return ShiftType_LSL;
8         when '01' return ShiftType_LSR;
9         when '10' return ShiftType_ASR;
10        when '11' return ShiftType_ROR;

```

## 5.172 aarch64/instrs/integer/shiftreg/ShiftReg

```

1 // ShiftReg()
2 // =====
3 // Perform shift of a register operand
4
5 bits(N) ShiftReg(integer reg, ShiftType shifttype, integer amount)
6     bits(N) result = X[reg];
7     case shifttype of
8         when ShiftType_LSL result = LSL(result, amount);
9         when ShiftType_LSR result = LSR(result, amount);
10        when ShiftType_ASR result = ASR(result, amount);
11        when ShiftType_ROR result = ROR(result, amount);
12    return result;

```

## 5.173 aarch64/instrs/integer/shiftreg/ShiftType

```

1 enumeration ShiftType {ShiftType_LSL, ShiftType_LSR, ShiftType_ASR, ShiftType_ROR};

```

## 5.174 aarch64/instrs/logicalop/LogicalOp

```

1 enumeration LogicalOp {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR};

```

## 5.175 aarch64/instrs/memory/memop/MemAtomicOp

```

1 enumeration MemAtomicOp {MemAtomicOp_ADD,
2     MemAtomicOp_BIC,
3     MemAtomicOp_EOR,
4     MemAtomicOp_ORR,
5     MemAtomicOp_SMAX,
6     MemAtomicOp_SMIN,
7     MemAtomicOp_UMAX,
8     MemAtomicOp_UMIN,
9     MemAtomicOp_SWP};

```

## 5.176 aarch64/instrs/memory/memop/MemOp

```
1 enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH};
```

## 5.177 aarch64/instrs/memory/prefetch/Prefetch

```
1 // Prefetch()
2 // =====
3
4 // Decode and execute the prefetch hint on ADDRESS specified by PRFOP
5
6 Prefetch(bits(64) address, bits(5) prfop)
7     PrefetchHint hint;
8     integer target;
9     boolean stream;
10
11     case prfop<4:3> of
12         when '00' hint = Prefetch_READ;           // PLD: prefetch for load
13         when '01' hint = Prefetch_EXEC;         // PLI: preload instructions
14         when '10' hint = Prefetch_WRITE;       // PST: prepare for store
15         when '11' return;                       // unallocated hint
16     target = UInt(prfop<2:1>);                 // target cache level
17     stream = (prfop<0> != '0');               // streaming (non-temporal)
18     Hint_Prefetch(address, hint, target, stream);
19     return;
```

## 5.178 aarch64/instrs/system/barriers/barrierop/MemBarrierOp

```
1 enumeration MemBarrierOp { MemBarrierOp_DSB           // Data Synchronization Barrier
2                             , MemBarrierOp_DMB         // Data Memory Barrier
3                             , MemBarrierOp_ISB         // Instruction Synchronization Barrier
4                             , MemBarrierOp_SSBB        // Speculative Synchronization Barrier to VA
5                             , MemBarrierOp_PSSBB       // Speculative Synchronization Barrier to PA
6                             , MemBarrierOp_SB          // Speculation Barrier
7                             };
```

## 5.179 aarch64/instrs/system/hints/syshintop/SystemHintOp

```
1 enumeration SystemHintOp {
2     SystemHintOp_NOP,
3     SystemHintOp_YIELD,
4     SystemHintOp_WFE,
5     SystemHintOp_WFI,
6     SystemHintOp_SEV,
7     SystemHintOp_SEVL,
8     SystemHintOp_ESB,
9     SystemHintOp_PSB,
10    SystemHintOp_CSDB
11 };
```

## 5.180 aarch64/instrs/system/register/cpsr/pstatefield/PSTATEField

```
1 enumeration PSTATEField {PSTATEField_DAIFFSet, PSTATEField_DAIFFClr,
2                             PSTATEField_PAN, // Armv8.1
3                             PSTATEField_UAO, // Armv8.2
4                             PSTATEField_SSBS,
5                             PSTATEField_SP
6                             };
```

## 5.181 aarch64/instrs/system/sysops/sysop/SysOp

```
1 // SysOp()
2 // =====
3
4 SystemOp SysOp(bits(3) op1, bits(4) CRn, bits(4) CRm, bits(3) op2)
5     case op1:CRn:CRm:op2 of
6         when '000 0111 1000 000' return Sys_AT; // S1E1R
```



```

7      when '100 0111 1000 000' return Sys_AT; // S1E2R
8      when '110 0111 1000 000' return Sys_AT; // S1E3R
9      when '000 0111 1000 001' return Sys_AT; // S1E1W
10     when '100 0111 1000 001' return Sys_AT; // S1E2W
11     when '110 0111 1000 001' return Sys_AT; // S1E3W
12     when '000 0111 1000 010' return Sys_AT; // S1E0R
13     when '000 0111 1000 011' return Sys_AT; // S1E0W
14     when '100 0111 1000 100' return Sys_AT; // S12E1R
15     when '100 0111 1000 101' return Sys_AT; // S12E1W
16     when '100 0111 1000 110' return Sys_AT; // S12E0R
17     when '100 0111 1000 111' return Sys_AT; // S12E0W
18     when '011 0111 0100 001' return Sys_DC; // ZVA
19     when '000 0111 0110 001' return Sys_DC; // IVAC
20     when '000 0111 0110 010' return Sys_DC; // ISW
21     when '011 0111 1010 001' return Sys_DC; // CVAC
22     when '000 0111 1010 010' return Sys_DC; // CSW
23     when '011 0111 1011 001' return Sys_DC; // CVAU
24     when '011 0111 1110 001' return Sys_DC; // CIVAC
25     when '000 0111 1110 010' return Sys_DC; // CISW
26     when '011 0111 1101 001' return Sys_DC; // CVADP
27     when '000 0111 0001 000' return Sys_IC; // IALLUIS
28     when '000 0111 0101 000' return Sys_IC; // IALLU
29     when '011 0111 0101 001' return Sys_IC; // IVAU
30     when '100 1000 0000 001' return Sys_TLBI; // IPAS2E1IS
31     when '100 1000 0000 101' return Sys_TLBI; // IPAS2LE1IS
32     when '000 1000 0011 000' return Sys_TLBI; // VMALLE1IS
33     when '100 1000 0011 000' return Sys_TLBI; // ALLE2IS
34     when '110 1000 0011 000' return Sys_TLBI; // ALLE3IS
35     when '000 1000 0011 001' return Sys_TLBI; // VAE1IS
36     when '100 1000 0011 001' return Sys_TLBI; // VAE2IS
37     when '110 1000 0011 001' return Sys_TLBI; // VAE3IS
38     when '000 1000 0011 010' return Sys_TLBI; // ASIDE1IS
39     when '000 1000 0011 011' return Sys_TLBI; // VAAE1IS
40     when '100 1000 0011 100' return Sys_TLBI; // ALLE1IS
41     when '000 1000 0011 101' return Sys_TLBI; // VALE1IS
42     when '100 1000 0011 101' return Sys_TLBI; // VALE2IS
43     when '110 1000 0011 101' return Sys_TLBI; // VALE3IS
44     when '100 1000 0011 110' return Sys_TLBI; // VMALLS12E1IS
45     when '000 1000 0011 111' return Sys_TLBI; // VAALE1IS
46     when '100 1000 0100 001' return Sys_TLBI; // IPAS2E1
47     when '100 1000 0100 101' return Sys_TLBI; // IPAS2LE1
48     when '000 1000 0111 000' return Sys_TLBI; // VMALLE1
49     when '100 1000 0111 000' return Sys_TLBI; // ALLE2
50     when '110 1000 0111 000' return Sys_TLBI; // ALLE3
51     when '000 1000 0111 001' return Sys_TLBI; // VAE1
52     when '100 1000 0111 001' return Sys_TLBI; // VAE2
53     when '110 1000 0111 001' return Sys_TLBI; // VAE3
54     when '000 1000 0111 010' return Sys_TLBI; // ASIDE1
55     when '000 1000 0111 011' return Sys_TLBI; // VAAE1
56     when '100 1000 0111 100' return Sys_TLBI; // ALLE1
57     when '000 1000 0111 101' return Sys_TLBI; // VALE1
58     when '100 1000 0111 101' return Sys_TLBI; // VALE2
59     when '110 1000 0111 101' return Sys_TLBI; // VALE3
60     when '100 1000 0111 110' return Sys_TLBI; // VMALLS12E1
61     when '000 1000 0111 111' return Sys_TLBI; // VAALE1
62     return Sys_SYS;

```

## 5.182 aarch64/instrs/system/sysops/sysop/SystemOp

```
1 enumeration SystemOp {Sys_AT, Sys_DC, Sys_IC, Sys_TLBI, Sys_SYS};
```

## 5.183 aarch64/instrs/vector/arithmetic/binary/uniform/logical/bsl-eor/vbitop/VBitOp

```
1 enumeration VBitOp {VBitOp_VBIF, VBitOp_VBIT, VBitOp_VBSL, VBitOp_VEOR};
```

## 5.184 aarch64/instrs/vector/arithmetic/unary/cmp/compareop/CompareOp

```
1 enumeration CompareOp {CompareOp_GT, CompareOp_GE, CompareOp_EQ,
2 CompareOp_LE, CompareOp_LT};
```

## 5.185 aarch64/instrs/vector/logical/immediateop/ImmediateOp

```

1 enumeration ImmediateOp {ImmediateOp_MOVI, ImmediateOp_MVNI,
2                           ImmediateOp_ORR, ImmediateOp_BIC};

```

## 5.186 aarch64/instrs/vector/reduce/reduceop/Reduce

```

1 // Reduce()
2 // =====
3
4 bits(esize) Reduce(ReduceOp op, bits(N) input, integer esize)
5     integer half;
6     bits(esize) hi;
7     bits(esize) lo;
8     bits(esize) result;
9
10    if N == esize then
11        return input<esize-1:0>;
12
13    half = N DIV 2;
14    hi = Reduce(op, input<N-1:half>, esize);
15    lo = Reduce(op, input<half-1:0>, esize);
16
17    case op of
18        when ReduceOp_FMINNUM
19            result = FPMinNum(lo, hi, FPCR);
20        when ReduceOp_FMAXNUM
21            result = FPMaxNum(lo, hi, FPCR);
22        when ReduceOp_FMIN
23            result = FPMin(lo, hi, FPCR);
24        when ReduceOp_FMAX
25            result = FPMax(lo, hi, FPCR);
26        when ReduceOp_FADD
27            result = FPAdd(lo, hi, FPCR);
28        when ReduceOp_ADD
29            result = lo + hi;
30
31    return result;

```

## 5.187 aarch64/instrs/vector/reduce/reduceop/ReduceOp

```

1 enumeration ReduceOp {ReduceOp_FMINNUM, ReduceOp_FMAXNUM,
2                       ReduceOp_FMIN, ReduceOp_FMAX,
3                       ReduceOp_FADD, ReduceOp_ADD};

```

## 5.188 aarch64/translation/attrs/AArch64.CombineS1S2Desc

```

1 // AArch64.CombineS1S2Desc()
2 // =====
3 // Combines the address descriptors from stage 1 and stage 2
4
5 AddressDescriptor AArch64.CombineS1S2Desc(AddressDescriptor s1desc, AddressDescriptor s2desc)
6
7     AddressDescriptor result;
8
9     result.paddress = s2desc.paddress;
10
11    if IsFault(s1desc) || IsFault(s2desc) then
12        result = if IsFault(s1desc) then s1desc else s2desc;
13    else
14        result.fault = AArch64.NoFault();
15        if s2desc.memattrs.memtype == MemType_Device || s1desc.memattrs.memtype == MemType_Device then
16            result.memattrs.memtype = MemType_Device;
17            if s1desc.memattrs.memtype == MemType_Normal then
18                result.memattrs.device = s2desc.memattrs.device;
19            elsif s2desc.memattrs.memtype == MemType_Normal then
20                result.memattrs.device = s1desc.memattrs.device;
21            else // Both Device
22                result.memattrs.device = CombineS1S2Device(s1desc.memattrs.device,
23                                                            s2desc.memattrs.device);

```

```

24         else // Both Normal
25             result.memattrs.memtype = MemType_Normal;
26             result.memattrs.device = DeviceType_UNKNOWN;
27             result.memattrs.inner = CombineS1S2AttrHints(s1desc.memattrs.inner, s2desc.memattrs.inner);
28             result.memattrs.outer = CombineS1S2AttrHints(s1desc.memattrs.outer, s2desc.memattrs.outer);
29             result.memattrs.shareable = (s1desc.memattrs.shareable || s2desc.memattrs.shareable);
30             result.memattrs.outershareable = (s1desc.memattrs.outershareable ||
31                 s2desc.memattrs.outershareable);
32
33             result.memattrs = CombinesS1S2LCSC(result.memattrs, s1desc.memattrs, s2desc.memattrs);
34
35             result.memattrs = MemAttrDefaults(result.memattrs);
36
37         return result;

```

## 5.189 aarch64/translation/attrs/AArch64.InstructionDevice

```

1 // AArch64.InstructionDevice()
2 // =====
3 // Instruction fetches from memory marked as Device but not execute-never might generate a
4 // Permission Fault but are otherwise treated as if from Normal Non-cacheable memory.
5
6 AddressDescriptor AArch64.InstructionDevice(AddressDescriptor addrdesc, bits(64) vaddress,
7     bits(48) ipaddress, integer level,
8     AccType acctype, boolean iswrite, boolean secondstage,
9     boolean s2fslwalk)
10
11     c = ConstrainUnpredictable(Unpredictable_INSTRDEVICE);
12     assert c IN {Constraint_NONE, Constraint_FAULT};
13
14     if c == Constraint_FAULT then
15         addrdesc.fault = AArch64.PermissionFault(ipaddress, level, acctype, iswrite,
16             secondstage, s2fslwalk);
17     else
18         addrdesc.memattrs.memtype = MemType_Normal;
19         addrdesc.memattrs.inner.attrs = MemAttr_NC;
20         addrdesc.memattrs.inner.hints = MemHint_No;
21         addrdesc.memattrs.outer = addrdesc.memattrs.inner;
22         addrdesc.memattrs = MemAttrDefaults(addrdesc.memattrs);
23
24     return addrdesc;

```

## 5.190 aarch64/translation/attrs/AArch64.S1AttrDecode

```

1 // AArch64.S1AttrDecode()
2 // =====
3 // Converts the Stage 1 attribute fields, using the MAIR, to orthogonal
4 // attributes and hints.
5
6 MemoryAttributes AArch64.S1AttrDecode(bits(2) SH, bits(3) attr, AccType acctype)
7
8     MemoryAttributes memattrs;
9
10     mair = MAIR[];
11     index = 8 * UInt(attr);
12     attrfield = mair<index+7:index>;
13
14     if ((attrfield<7:4> != '0000' && attrfield<3:0> == '0000') ||
15         (attrfield<7:4> == '0000' && attrfield<3:0> != 'xx00')) then
16         // Reserved, maps to an allocated value
17         (-, attrfield) = ConstrainUnpredictableBits(Unpredictable_RESMAIR);
18
19     if attrfield<7:4> == '0000' then // Device
20         memattrs.memtype = MemType_Device;
21         case attrfield<3:0> of
22             when '0000' memattrs.device = DeviceType_nGnRnE;
23             when '0100' memattrs.device = DeviceType_nGnRE;
24             when '1000' memattrs.device = DeviceType_nGRE;
25             when '1100' memattrs.device = DeviceType_GRE;
26             otherwise Unreachable(); // Reserved, handled above
27
28     elsif attrfield<3:0> != '0000' then // Normal
29         memattrs.memtype = MemType_Normal;
30         memattrs.outer = LongConvertAttrHints(attrfield<7:4>, acctype);
31         memattrs.inner = LongConvertAttrHints(attrfield<3:0>, acctype);

```

```

32     memattrs.shareable = SH<1> == '1';
33     memattrs.outershareable = SH == '10';
34     else
35         Unreachable(); // Reserved, handled above
36
37     return MemAttrDefaults(memattrs);

```

## 5.191 aarch64/translation/attrs/AArch64.TranslateAddressS1Off

```

1 // AArch64.TranslateAddressS1Off()
2 // =====
3 // Called for stage 1 translations when translation is disabled to supply a default translation.
4 // Note that there are additional constraints on instruction prefetching that are not described in
5 // this pseudocode.
6
7 TLBRecord AArch64.TranslateAddressS1Off(bits(64) vaddress, AccType acctype, boolean iswrite)
8     assert !ELUsingAArch32(S1TranslationRegime());
9
10    TLBRecord result;
11
12    Top = AddrTop(vaddress, PSTATE.EL);
13    if !IsZero(vaddress<Top:PAMax(>)) then
14        level = 0;
15        ipaddress = bits(48) UNKNOWN;
16        secondstage = FALSE;
17        s2fslwalk = FALSE;
18        result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
19                                                         iswrite, secondstage, s2fslwalk);
20        return result;
21
22    default_cacheable = (HasS2Translation() && HCR_EL2.DC == '1');
23
24    if default_cacheable then
25        // Use default cacheable settings
26        result.addrdesc.memattrs.memtype = MemType_Normal;
27        result.addrdesc.memattrs.inner.attrs = MemAttr_WB; // Write-back
28        result.addrdesc.memattrs.inner.hints = MemHint_RWA;
29        result.addrdesc.memattrs.shareable = FALSE;
30        result.addrdesc.memattrs.outershareable = FALSE;
31    elseif acctype != AccType_IFETCH then
32        // Treat data as Device
33        result.addrdesc.memattrs.memtype = MemType_Device;
34        result.addrdesc.memattrs.device = DeviceType_nGnRnE;
35        result.addrdesc.memattrs.inner = MemAttrHints UNKNOWN;
36    else
37        // Instruction cacheability controlled by SCTLR_ELx.I
38        cacheable = SCTLR[.I] == '1';
39        result.addrdesc.memattrs.memtype = MemType_Normal;
40        if cacheable then
41            result.addrdesc.memattrs.inner.attrs = MemAttr_WT;
42            result.addrdesc.memattrs.inner.hints = MemHint_RA;
43        else
44            result.addrdesc.memattrs.inner.attrs = MemAttr_NC;
45            result.addrdesc.memattrs.inner.hints = MemHint_No;
46        result.addrdesc.memattrs.shareable = TRUE;
47        result.addrdesc.memattrs.outershareable = TRUE;
48
49    result.addrdesc.memattrs.outer = result.addrdesc.memattrs.inner;
50
51    result.addrdesc.memattrs = MemAttrDefaults(result.addrdesc.memattrs);
52
53    result.perms.ap = bits(3) UNKNOWN;
54    result.perms.xn = '0';
55    result.perms.pxn = '0';
56
57    result.nG = bit UNKNOWN;
58    result.contiguous = boolean UNKNOWN;
59    result.domain = bits(4) UNKNOWN;
60    result.level = integer UNKNOWN;
61    result.blocksize = integer UNKNOWN;
62    result.addrdesc.paddress.address = vaddress<47:0>;
63    result.addrdesc.paddress.NS = if IsSecure() then '0' else '1';
64    result.addrdesc.fault = AArch64.NoFault();
65    return result;

```

## 5.192 aarch64/translation/checks/AArch64.AccessIsPrivileged

```

1 // AArch64.AccessIsPrivileged()
2 // =====
3
4 boolean AArch64.AccessIsPrivileged(AccType acctype)
5
6     el = AArch64.AccessUsesEL(acctype);
7
8     if el == EL0 then
9         ispriv = FALSE;
10    elseif el == EL3 then
11        ispriv = TRUE;
12    elseif el == EL2 && (!IsInHost() || HCR_EL2.TGE == '0') then
13        ispriv = TRUE;
14    elseif HaveUAOExt() && PSTATE.UAO == '1' then
15        ispriv = TRUE;
16    else
17        ispriv = (acctype != AccType_UNPRIV);
18
19    return ispriv;

```

## 5.193 aarch64/translation/checks/AArch64.AccessUsesEL

```

1 // AArch64.AccessUsesEL()
2 // =====
3 // Returns the Exception Level of the regime that will manage the translation for a given access type.
4
5 bits(2) AArch64.AccessUsesEL(AccType acctype)
6     if acctype == AccType_UNPRIV then
7         return EL0;
8     else
9         return PSTATE.EL;

```

## 5.194 aarch64/translation/checks/AArch64.CheckLoadTagsPermission

```

1 // AArch64.CheckLoadTagsPermission()
2 // =====
3 // Function used for load tag checking
4
5 CheckLoadTagsPermission(AddressDescriptor desc, AccType acctype)
6     if desc.memattrs.readtagfault then
7         bit fault_tgen = desc.memattrs.readtagfaulttgen;
8         if (desc.vaddress<55> == '1' && CCTLR[].TGEN1 == fault_tgen) || (desc.vaddress<55> == '0' &&
9             ↪CCTLR[].TGEN0 == fault_tgen) then
10             secondstage = FALSE;
11             is_store = FALSE;
12             FaultRecord fault = AArch64.CapabilityPagePermissionFault(acctype, secondstage, is_store);
13             AArch64.Abort(desc.vaddress, fault);

```

## 5.195 aarch64/translation/checks/AArch64.CheckPermission

```

1 // AArch64.CheckPermission()
2 // =====
3 // Function used for permission checking from AArch64 stage 1 translations
4
5 FaultRecord AArch64.CheckPermission(Permissions perms, bits(64) vaddress, integer level,
6     bit NS, AccType acctype, boolean iswrite)
7     assert !ELUsingAArch32(S1TranslationRegime());
8
9     wxn = SCTLR[].WXN == '1';
10
11     if (PSTATE.EL == EL0 ||
12         IsInHost() ||
13         PSTATE.EL == EL1) then
14         priv_r = TRUE;
15         priv_w = perms.ap<2> == '0';
16         user_r = perms.ap<1> == '1';
17         user_w = perms.ap<2:1> == '01';
18

```

```

19     ispriv = AArch64.AccessIsPrivileged(acctype);
20
21     pan = if HavePANExt () then PSTATE.PAN else '0';
22     is_ldst = !(acctype IN {AccType_DC, AccType_DC_UNPRIV, AccType_AT, AccType_IFETCH});
23     is_atslxp = (acctype == AccType_AT && AArch64.ExecutingATSlxPInstr());
24     if pan == '1' && user_r && ispriv && (is_ldst || is_atslxp) then
25         priv_r = FALSE;
26         priv_w = FALSE;
27
28     user_xn = perms.xn == '1' || (user_w && wxn);
29     priv_xn = perms.pxn == '1' || (priv_w && wxn) || user_w;
30
31     if ispriv then
32         (r, w, xn) = (priv_r, priv_w, priv_xn);
33     else
34         (r, w, xn) = (user_r, user_w, user_xn);
35     else
36         // Access from EL2 or EL3
37         r = TRUE;
38         w = perms.ap<2> == '0';
39         xn = perms.xn == '1' || (w && wxn);
40
41     // Restriction on Secure instruction fetch
42     if HaveEL(EL3) && IsSecure() && NS == '1' && SCR_EL3.SIF == '1' then
43         xn = TRUE;
44
45     if acctype == AccType_IFETCH then
46         fail = xn;
47         failedread = TRUE;
48     elseif acctype IN { AccType_ATOMICRW, AccType_ORDEREDRW, AccType_ORDEREDATOMICRW } then
49         fail = !r || !w;
50         failedread = !r;
51     elseif iswrite then
52         fail = !w;
53         failedread = FALSE;
54     elseif acctype == AccType_DC && PSTATE.EL != ELO then
55         // DC maintenance instructions operating by VA, cannot fault from stage 1 translation,
56         // other than DC IVAC, which requires write permission, and operations executed at EL0,
57         // which require read permission.
58         fail = FALSE;
59     else
60         fail = !r;
61         failedread = TRUE;
62
63     if fail then
64         secondstage = FALSE;
65         s2fslwalk = FALSE;
66         ipaddress = bits(48) UNKNOWN;
67         return AArch64.PermissionFault(ipaddress, level, acctype,
68                                         !failedread, secondstage, s2fslwalk);
69     else
70         return AArch64.NoFault();

```

## 5.196 aarch64/translation/checks/AArch64.CheckS2Permission

```

1 // AArch64.CheckS2Permission()
2 // =====
3 // Function used for permission checking from AArch64 stage 2 translations
4
5 FaultRecord AArch64.CheckS2Permission(Permissions perms, bits(64) vaddress, bits(48) ipaddress,
6                                         integer level, AccType acctype, boolean iswrite,
7                                         boolean s2fslwalk, boolean hwupdatewalk)
8
9     assert HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HasS2Translation();
10
11     r = perms.ap<1> == '1';
12     w = perms.ap<2> == '1';
13     if HaveExtendedExecuteNeverExt () then
14         case perms.xn:perms.xn of
15             when '00' xn = FALSE;
16             when '01' xn = PSTATE.EL == EL1;
17             when '10' xn = TRUE;
18             when '11' xn = PSTATE.EL == ELO;
19     else
20         xn = perms.xn == '1';
21     // Stage 1 walk is checked as a read, regardless of the original type
22     if acctype == AccType_IFETCH && !s2fslwalk then
23         fail = xn;
24         failedread = TRUE;

```

```

25     elsif (acctype IN { AccType_ATOMICRW, AccType_ORDEREDRW, AccType_ORDEREDATOMICRW }) && !s2fslwalk then
26         fail = !r || !w;
27         failedread = !r;
28     elsif iswrite && !s2fslwalk then
29         fail = !w;
30         failedread = FALSE;
31     elsif acctype == AccType_DC && PSTATE.EL != EL0 && !s2fslwalk then
32         // DC maintenance instructions operating by VA, with the exception of DC IVAC, do
33         // not generate Permission faults from stage 2 translation, other than when
34         // performing a stage 1 translation table walk.
35         fail = FALSE;
36     elsif hwupdatewalk then
37         fail = !w;
38         failedread = !iswrite;
39     else
40         fail = !r;
41         failedread = !iswrite;
42
43     if fail then
44         domain = bits(4) UNKNOWN;
45         secondstage = TRUE;
46         return AArch64.PermissionFault(ipaddress, level, acctype,
47                                         !failedread, secondstage, s2fslwalk);
48     else
49         return AArch64.NoFault();

```

## 5.197 aarch64/translation/checks/AArch64.CheckStoreTagsPermission

```

1 // AArch64.CheckStoreTagsPermission()
2 // =====
3 // Function used for store tag checking
4
5 CheckStoreTagsPermission(AddressDescriptor desc, AccType acctype)
6     if desc.memattrs.writetagfault then
7         is_store = TRUE;
8         FaultRecord fault = AArch64.CapabilityPagePermissionFault(acctype,
9                             ↪desc.memattrs.iss2writetagfault, is_store);
9         AArch64.Abort(desc.vaddress, fault);

```

## 5.198 aarch64/translation/debug/AArch64.CheckBreakpoint

```

1 // AArch64.CheckBreakpoint()
2 // =====
3 // Called before executing the instruction of length "size" bytes at "vaddress" in an AArch64
4 // translation regime, when either debug exceptions are enabled, or halting debug is enabled
5 // and halting is allowed.
6
7 FaultRecord AArch64.CheckBreakpoint(bits(64) vaddress, integer size)
8     assert !ELUsingAArch32(S1TranslationRegime());
9     assert (UsingAArch32() && size IN {2,4}) || size == 4;
10
11     match = FALSE;
12
13     for i = 0 to UInt(ID_AA64DFR0_EL1.BRPs)
14         match_i = AArch64.BreakpointMatch(i, vaddress, size);
15         match = match || match_i;
16
17     if match && HaltOnBreakpointOrWatchpoint() then
18         reason = DebugHalt_Breakpoint;
19         Halt(reason);
20     elsif match then
21         acctype = AccType_IFETCH;
22         iswrite = FALSE;
23         return AArch64.DebugFault(acctype, iswrite);
24     else
25         return AArch64.NoFault();

```

## 5.199 aarch64/translation/debug/AArch64.CheckDebug

```

1 // AArch64.CheckDebug()
2 // =====
3 // Called on each access to check for a debug exception or entry to Debug state.

```

```

4
5 FaultRecord AArch64.CheckDebug(bits(64) vaddress, AccType acctype, boolean iswrite, integer size)
6
7     FaultRecord fault = AArch64.NoFault();
8
9     d_side = (acctype != AccType_IFETCH);
10    generate_exception = AArch64.GenerateDebugExceptions() && MDSCR_EL1.MDE == '1';
11    halt = HaltOnBreakpointOrWatchpoint();
12
13    if generate_exception || halt then
14        if d_side then
15            fault = AArch64.CheckWatchpoint(vaddress, acctype, iswrite, size);
16        else
17            fault = AArch64.CheckBreakpoint(vaddress, size);
18
19    return fault;

```

## 5.200 aarch64/translation/debug/AArch64.CheckWatchpoint

```

1 // AArch64.CheckWatchpoint()
2 // =====
3 // Called before accessing the memory location of "size" bytes at "address",
4 // when either debug exceptions are enabled for the access, or halting debug
5 // is enabled and halting is allowed.
6
7 FaultRecord AArch64.CheckWatchpoint(bits(64) vaddress, AccType acctype,
8                                     boolean iswrite, integer size)
9     assert !ELUsingAArch32(S1TranslationRegime());
10
11    match = FALSE;
12    ispriv = AArch64.AccessIsPrivileged(acctype);
13
14    for i = 0 to UInt(ID_AA64DFR0_EL1.WRPs)
15        match = match || AArch64.WatchpointMatch(i, vaddress, size, ispriv, iswrite);
16
17    if match && HaltOnBreakpointOrWatchpoint() then
18        reason = DebugHalt_Watchpoint;
19        Halt(reason);
20    elseif match then
21        return AArch64.DebugFault(acctype, iswrite);
22    else
23        return AArch64.NoFault();

```

## 5.201 aarch64/translation/faults/AArch64.AccessFlagFault

```

1 // AArch64.AccessFlagFault()
2 // =====
3
4 FaultRecord AArch64.AccessFlagFault(bits(48) ipaddress, integer level,
5                                     AccType acctype, boolean iswrite, boolean secondstage,
6                                     boolean s2fslwalk)
7
8     extflag = bit UNKNOWN;
9     errortype = bits(2) UNKNOWN;
10    return AArch64.CreateFaultRecord(Fault_AccessFlag, ipaddress, level, acctype, iswrite,
11                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.202 aarch64/translation/faults/AArch64.AddressSizeFault

```

1 // AArch64.AddressSizeFault()
2 // =====
3
4 FaultRecord AArch64.AddressSizeFault(bits(48) ipaddress, integer level,
5                                       AccType acctype, boolean iswrite, boolean secondstage,
6                                       boolean s2fslwalk)
7
8     extflag = bit UNKNOWN;
9     errortype = bits(2) UNKNOWN;
10    return AArch64.CreateFaultRecord(Fault_AddressSize, ipaddress, level, acctype, iswrite,
11                                     extflag, errortype, secondstage, s2fslwalk);

```



## 5.203 aarch64/translation/faults/AArch64.AlignmentFault

```

1 // AArch64.AlignmentFault ()
2 // =====
3
4 FaultRecord AArch64.AlignmentFault(ArchType acctype, boolean iswrite, boolean secondstage)
5
6     ipaddress = bits(48) UNKNOWN;
7     level = integer UNKNOWN;
8     extflag = bit UNKNOWN;
9     errortype = bits(2) UNKNOWN;
10    s2fslwalk = boolean UNKNOWN;
11
12    return AArch64.CreateFaultRecord(Fault_Alignment, ipaddress, level, acctype, iswrite,
13                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.204 aarch64/translation/faults/AArch64.AsynchExternalAbort

```

1 // AArch64.AsynchExternalAbort ()
2 // =====
3 // Wrapper function for asynchronous external aborts
4
5 FaultRecord AArch64.AsynchExternalAbort(boolean parity, bits(2) errortype, bit extflag)
6
7     faulttype = if parity then Fault_AsyncParity else Fault_AsyncExternal;
8     ipaddress = bits(48) UNKNOWN;
9     level = integer UNKNOWN;
10    acctype = ArchType_NORMAL;
11    iswrite = boolean UNKNOWN;
12    secondstage = FALSE;
13    s2fslwalk = FALSE;
14
15    return AArch64.CreateFaultRecord(faulttype, ipaddress, level, acctype, iswrite, extflag,
16                                     errortype, secondstage, s2fslwalk);
17
18 FaultRecord AArch64.CapabilityPagePermissionFault(ArchType acctype, boolean secondstage, boolean is_store)
19
20     ipaddress = bits(48) UNKNOWN;
21     errortype = bits(2) UNKNOWN;
22     level = integer UNKNOWN;
23     extflag = bit UNKNOWN;
24     s2fslwalk = FALSE;
25
26    return AArch64.CreateFaultRecord(Fault_CapPagePerm, ipaddress, level, acctype, is_store,
27                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.205 aarch64/translation/faults/AArch64.DebugFault

```

1 // AArch64.DebugFault ()
2 // =====
3
4 FaultRecord AArch64.DebugFault(ArchType acctype, boolean iswrite)
5
6     ipaddress = bits(48) UNKNOWN;
7     errortype = bits(2) UNKNOWN;
8     level = integer UNKNOWN;
9     extflag = bit UNKNOWN;
10    secondstage = FALSE;
11    s2fslwalk = FALSE;
12
13    return AArch64.CreateFaultRecord(Fault_Debug, ipaddress, level, acctype, iswrite,
14                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.206 aarch64/translation/faults/AArch64.NoFault

```

1 // AArch64.NoFault ()
2 // =====
3
4 FaultRecord AArch64.NoFault ()
5

```

```

6     ipaddress = bits(48) UNKNOWN;
7     level = integer UNKNOWN;
8     acctype = AccType_NORMAL;
9     iswrite = boolean UNKNOWN;
10    extflag = bit UNKNOWN;
11    errortype = bits(2) UNKNOWN;
12    secondstage = FALSE;
13    s2fslwalk = FALSE;
14
15    return AArch64.CreateFaultRecord(Fault_None, ipaddress, level, acctype, iswrite,
16                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.207 aarch64/translation/faults/AArch64.PermissionFault

```

1 // AArch64.PermissionFault()
2 // =====
3
4 FaultRecord AArch64.PermissionFault(bits(48) ipaddress, integer level,
5                                     AccType acctype, boolean iswrite, boolean secondstage,
6                                     boolean s2fslwalk)
7
8     extflag = bit UNKNOWN;
9     errortype = bits(2) UNKNOWN;
10    return AArch64.CreateFaultRecord(Fault_Permission, ipaddress, level, acctype, iswrite,
11                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.208 aarch64/translation/faults/AArch64.TranslationFault

```

1 // AArch64.TranslationFault()
2 // =====
3
4 FaultRecord AArch64.TranslationFault(bits(48) ipaddress, integer level,
5                                     AccType acctype, boolean iswrite, boolean secondstage,
6                                     boolean s2fslwalk)
7
8     extflag = bit UNKNOWN;
9     errortype = bits(2) UNKNOWN;
10    return AArch64.CreateFaultRecord(Fault_Translation, ipaddress, level, acctype, iswrite,
11                                     extflag, errortype, secondstage, s2fslwalk);

```

## 5.209 aarch64/translation/translation/AArch64.CheckAndUpdateDescriptor

```

1 // AArch64.CheckAndUpdateDescriptor()
2 // =====
3 // Check and update translation table descriptor if hardware update is configured
4
5 FaultRecord AArch64.CheckAndUpdateDescriptor(DescriptorUpdate result, FaultRecord fault,
6                                               boolean secondstage, bits(64) vaddress, AccType acctype,
7                                               boolean iswrite, boolean s2fslwalk, boolean hwupdatewalk,
8                                               ↪boolean iswritevalidcap)
9
10    boolean hw_update_AF = FALSE;
11    boolean hw_update_AP = FALSE;
12    boolean hw_update_SC = FALSE;
13
14    // Check if access flag can be updated
15    // Address translation instructions are permitted to update AF but not required
16    if result.AF then
17        if fault.statuscode == Fault_None || ConstrainUnpredictable(Unpredictable_AFUPDATE) ==
18            ↪Constraint_TRUE then
19            hw_update_AF = TRUE;
20
21    write_perm_req = (iswrite || acctype IN {AccType_ATOMICRW, AccType_ORDEREDRW, AccType_ORDEREDATOMICRW
22            ↪}) && !s2fslwalk;
23    if result.AP && fault.statuscode == Fault_None then
24        hw_update_AP = (write_perm_req && !(acctype IN {AccType_AT, AccType_DC, AccType_DC_UNPRIV})) ||
25            ↪hwupdatewalk;
26
27    if result.SC && fault.statuscode == Fault_None && iswritevalidcap && write_perm_req then
28        hw_update_SC = TRUE;
29
30    if hw_update_AF || hw_update_AP || hw_update_SC then

```

```

27     if secondstage || !HasS2Translation() then
28         descaddr2 = result.descaddr;
29     else
30         hwupdatewalk = TRUE;
31         descaddr2 = AArch64.SecondStageWalk(result.descaddr, vaddress, acctype, iswrite, 8,
32             ↪hwupdatewalk);
33         if IsFault(descaddr2) then
34             return descaddr2.fault;
35
36         accdesc = CreateAccessDescriptor(AccType_ATOMICRW);
37         desc = _Mem[descaddr2, 8, accdesc];
38         e1 = AArch64.AccessUsesEL(acctype);
39         case e1 of
40             when EL3
41                 reversedescriptors = SCTL_EL3.EE == '1';
42             when EL2
43                 reversedescriptors = SCTL_EL2.EE == '1';
44             otherwise
45                 reversedescriptors = SCTL_EL1.EE == '1';
46         if reversedescriptors then
47             desc = BigEndianReverse(desc);
48
49         if hw_update_AF then
50             desc<10> = '1';
51         if hw_update_AP then
52             desc<7> = (if secondstage then '1' else '0');
53         if hw_update_SC then
54             desc<60> = '1';
55
56         _Mem[descaddr2,8,accdesc] = if reversedescriptors then BigEndianReverse(desc) else desc;
57     return fault;

```

## 5.210 aarch64/translation/translation/AArch64.FirstStageTranslate

```

1 // AArch64.FirstStageTranslate()
2 // =====
3 // Perform a stage 1 translation walk. The function used by Address Translation operations is
4 // similar except it uses the translation regime specified for the instruction.
5
6 AddressDescriptor AArch64.FirstStageTranslate(bits(64) vaddress, AccType acctype, boolean iswrite,
7     boolean wasaligned, integer size)
8     boolean iswritevalidcap = FALSE;
9     return AArch64.FirstStageTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size,
10         ↪iswritevalidcap);

```

## 5.211 aarch64/translation/translation/AArch64.FirstStageTranslateWithTag

```

1 // AArch64.FirstStageTranslateWithTag()
2 // =====
3 // Perform a stage 1 translation walk.
4 // An additional argument specifies whether the translation is used for writing a valid capability.
5
6 AddressDescriptor AArch64.FirstStageTranslateWithTag(bits(64) vaddress, AccType acctype, boolean iswrite,
7     boolean wasaligned, integer size, boolean
8     ↪iswritevalidcap)
9
10     s1_enabled = AArch64.IsStageOneEnabled(acctype);
11     ipaddress = bits(48) UNKNOWN;
12     secondstage = FALSE;
13     s2fslwalk = FALSE;
14
15     if s1_enabled then // First stage enabled
16         S1 = AArch64.TranslationTableWalk(ipaddress, vaddress, acctype, iswrite, secondstage,
17             s2fslwalk, size);
18         permissioncheck = TRUE;
19     else
20         S1 = AArch64.TranslateAddressS1Off(vaddress, acctype, iswrite);
21         permissioncheck = FALSE;
22
23     // Check for unaligned data accesses to Device memory
24     if (!(wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA))
25         && !IsFault(S1.addrdesc) && S1.addrdesc.memattrs.memtype == MemType_Device then
26         S1.addrdesc.fault = AArch64.AlignmentFault(acctype, iswrite, secondstage);
27     if !IsFault(S1.addrdesc) && permissioncheck then

```

```

27     S1.addrdesc.fault = AArch64.CheckPermission(S1.perms, vaddress, S1.level,
28                                               S1.addrdesc.paddress.NS,
29                                               acctype, iswrite);
30
31     // Check for instruction fetches from Device memory not marked as execute-never. If there has
32     // not been a Permission Fault then the memory is not marked execute-never.
33     if (!IsFault(S1.addrdesc) && S1.addrdesc.memattrs.memtype == MemType_Device &&
34         acctype == AccType_IFETCH) then
35         S1.addrdesc = AArch64.InstructionDevice(S1.addrdesc, vaddress, ipaddress, S1.level,
36                                               acctype, iswrite,
37                                               secondstage, s2fslwalk);
38     // Check and update translation table descriptor if required
39     hwupdatewalk = FALSE;
40     s2fslwalk = FALSE;
41     S1.addrdesc.fault = AArch64.CheckAndUpdateDescriptor(S1.descupdate, S1.addrdesc.fault,
42                                                         secondstage, vaddress, acctype,
43                                                         iswrite, s2fslwalk, hwupdatewalk,
44                                                         ↪iswritevalidcap);
45
46     return S1.addrdesc;

```

## 5.212 aarch64/translation/translation/AArch64.FullTranslate

```

1 // AArch64.FullTranslate()
2 // =====
3 // Perform both stage 1 and stage 2 translation walks for the current translation regime. The
4 // function used by Address Translation operations is similar except it uses the translation
5 // regime specified for the instruction.
6
7 AddressDescriptor AArch64.FullTranslate(bits(64) vaddress, AccType acctype, boolean iswrite,
8                                       boolean wasaligned, integer size)
9
10 boolean iswritevalidcap = FALSE;
11 return AArch64.FullTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size, iswritevalidcap);

```

## 5.213 aarch64/translation/translation/AArch64.FullTranslateWithTag

```

1 // AArch64.FullTranslateWithTag()
2 // =====
3 // Perform both stage 1 and stage 2 translation walks for the current translation regime.
4 // An additional argument specifies whether the translation is used for writing a valid capability.
5
6 AddressDescriptor AArch64.FullTranslateWithTag(bits(64) vaddress, AccType acctype, boolean iswrite,
7                                               boolean wasaligned, integer size, boolean iswritevalidcap)
8
9     // First Stage Translation
10    S1 = AArch64.FirstStageTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size, iswritevalidcap);
11    if !IsFault(S1) && HasS2Translation() then
12        s2fslwalk = FALSE;
13        hwupdatewalk = FALSE;
14        result = AArch64.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fslwalk,
15                                              size, hwupdatewalk, iswritevalidcap);
16    else
17        result = S1;
18
19    return result;

```

## 5.214 aarch64/translation/translation/AArch64.IsStageOneEnabled

```

1 // AArch64.IsStageOneEnabled()
2 // =====
3
4 boolean AArch64.IsStageOneEnabled(AccType acctype)
5
6     if HasS2Translation() then
7         s1_enabled = HCR_EL2.TGE == '0' && HCR_EL2.DC == '0' && SCTLR_EL1.M == '1';
8     else
9         s1_enabled = SCTLR[.M] == '1';
10
11    return s1_enabled;

```

## 5.215 aarch64/translation/translation/AArch64.SecondStageTranslate

```

1 // AArch64.SecondStageTranslate()
2 // =====
3 // Perform a stage 2 translation walk. The function used by Address Translation operations is
4 // similar except it uses the translation regime specified for the instruction.
5
6 AddressDescriptor AArch64.SecondStageTranslate(AddressDescriptor S1, bits(64) vaddress,
7                                               AccType acctype, boolean iswrite, boolean wasaligned,
8                                               boolean s2fslwalk, integer size, boolean hwupdatewalk,
9                                               ↪boolean iswritevalidcap)
10
11 assert HasS2Translation();
12
13 s2_enabled = HCR_EL2.VM == '1' || HCR_EL2.DC == '1';
14 secondstage = TRUE;
15
16 if s2_enabled then // Second stage enabled
17     ipaddress = S1.paddress.address<47:0>;
18     S2 = AArch64.TranslationTableWalk(ipaddress, vaddress, acctype, iswrite, secondstage,
19                                     s2fslwalk, size);
20
21 // Check for unaligned data accesses to Device memory
22 if ((!wasaligned && acctype != AccType_IFETCH) || (acctype == AccType_DCZVA))
23     && S2.addrdesc.memattrs.memtype == MemType_Device && !IsFault(S2.addrdesc) then
24         S2.addrdesc.fault = AArch64.AlignmentFault(acctype, iswrite, secondstage);
25
26 // Check for permissions on Stage2 translations
27 if !IsFault(S2.addrdesc) then
28     S2.addrdesc.fault = AArch64.CheckS2Permission(S2.perms, vaddress, ipaddress, S2.level,
29                                                  acctype, iswrite, s2fslwalk, hwupdatewalk);
30
31 // Check for instruction fetches from Device memory not marked as execute-never. As there
32 // has not been a Permission Fault then the memory is not marked execute-never.
33 if (!s2fslwalk && !IsFault(S2.addrdesc) && S2.addrdesc.memattrs.memtype == MemType_Device &&
34     acctype == AccType_IFETCH) then
35     S2.addrdesc = AArch64.InstructionDevice(S2.addrdesc, vaddress, ipaddress, S2.level,
36                                             acctype, iswrite,
37                                             secondstage, s2fslwalk);
38
39 // Check for protected table walk
40 if (s2fslwalk && !IsFault(S2.addrdesc) && HCR_EL2.PTW == '1' &&
41     S2.addrdesc.memattrs.memtype == MemType_Device) then
42     S2.addrdesc.fault = AArch64.PermissionFault(ipaddress, S2.level, acctype,
43                                                iswrite, secondstage, s2fslwalk);
44
45 // Check and update translation table descriptor if required
46 S2.addrdesc.fault = AArch64.CheckAndUpdateDescriptor(S2.descupdate, S2.addrdesc.fault,
47                                                     secondstage, vaddress, acctype,
48                                                     iswrite, s2fslwalk, hwupdatewalk,
49                                                     ↪iswritevalidcap);
50
51 result = AArch64.CombineS1S2Desc(S1, S2.addrdesc);
52 else
53     result = S1;
54
55 return result;

```

## 5.216 aarch64/translation/translation/AArch64.SecondStageWalk

```

1 // AArch64.SecondStageWalk()
2 // =====
3 // Perform a stage 2 translation on a stage 1 translation page table walk access.
4
5 AddressDescriptor AArch64.SecondStageWalk(AddressDescriptor S1, bits(64) vaddress, AccType acctype,
6                                           boolean iswrite, integer size, boolean hwupdatewalk)
7
8 assert HasS2Translation();
9
10 s2fslwalk = TRUE;
11 wasaligned = TRUE;
12 iswritevalidcap = FALSE;
13 return AArch64.SecondStageTranslate(S1, vaddress, acctype, iswrite, wasaligned, s2fslwalk,
14                                     size, hwupdatewalk, iswritevalidcap);

```

## 5.217 aarch64/translation/translation/AArch64.TranslateAddress

```

1 // AArch64.TranslateAddress()
2 // =====
3 // Main entry point for translating an address
4
5 AddressDescriptor AArch64.TranslateAddress(bits(64) vaddress, AccType acctype, boolean iswrite,
6                                           boolean wasaligned, integer size)
7     boolean iswritevalidcap = FALSE;
8     return AArch64.TranslateAddressWithTag(vaddress, acctype, iswrite, wasaligned, size, iswritevalidcap);

```

## 5.218 aarch64/translation/translation/AArch64.TranslateAddressWithTag

```

1 // AArch64.TranslateAddressWithTag()
2 // =====
3 // Entry point for translating an address with an additional argument specifying if the translation
4 // is for writing a valid capability
5
6 AddressDescriptor AArch64.TranslateAddressWithTag(bits(64) vaddress, AccType acctype, boolean iswrite,
7                                                  boolean wasaligned, integer size, boolean
8                                                  iswritevalidcap)
9
10     assert(iswrite || !iswritevalidcap);
11     result = AArch64.FullTranslateWithTag(vaddress, acctype, iswrite, wasaligned, size, iswritevalidcap);
12
13     if !(acctype IN {AccType_PTW, AccType_IC, AccType_AT}) && !IsFault(result) then
14         result.fault = AArch64.CheckDebug(vaddress, acctype, iswrite, size);
15
16     // Update virtual address for abort functions
17     result.vaddress = ZeroExtend(vaddress);
18
19     return result;

```

## 5.219 aarch64/translation/walk/AArch64.TranslationTableWalk

```

1 // AArch64.TranslationTableWalk()
2 // =====
3 // Returns a result of a translation table walk
4 //
5 // Implementations might cache information from memory in any number of non-coherent TLB
6 // caching structures, and so avoid memory accesses that have been expressed in this
7 // pseudocode. The use of such TLBs is not expressed in this pseudocode.
8
9 TLBRecord AArch64.TranslationTableWalk(bits(48) ipaddress, bits(64) vaddress,
10                                       AccType acctype, boolean iswrite, boolean secondstage,
11                                       boolean s2fslwalk, integer size)
12
13     if !secondstage then
14         assert !ELUsingAArch32(S1TranslationRegime());
15     else
16         assert HaveEL(EL2) && !IsSecure() && !ELUsingAArch32(EL2) && HasS2Translation();
17
18     TLBRecord result;
19     AddressDescriptor descaddr;
20     bits(64) baseregister;
21     bits(64) inputaddr; // Input Address is 'vaddress' for stage 1, 'ipaddress' for stage 2
22
23     descaddr.memattrs.memtype = MemType_Normal;
24
25     // Derived parameters for the page table walk:
26     // grainsize = Log2(Size of Table) - Size of Table is 4KB, 16KB or 64KB in AArch64
27     // stride = Log2(Address per Level) - Bits of address consumed at each level
28     // firstblocklevel = First level where a block entry is allowed
29     // ps = Physical Address size as encoded in TCR_ELL.IPS or TCR_ELx/VTCCR_EL2.PS
30     // inputsize = Log2(Size of Input Address) - Input Address size in bits
31     // level = Level to start walk from
32     // This means that the number of levels after start level = 3-level
33
34     if !secondstage then
35         // First stage translation
36         inputaddr = ZeroExtend(vaddress);
37         el = AArch64.AccessUsesEL(acctype);
38         top = AddrTop(inputaddr, el);
39         if el == EL3 then
40             largegrain = TCR_EL3.TG0 == '01';

```

```

40     midgrain = TCR_EL3.TG0 == '10';
41     inputsize = 64 - UInt(TCR_EL3.TOSZ);
42     inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
43     inputsize_min = 64 - 39;
44     if inputsize < inputsize_min then
45         c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
46         assert c IN {Constraint_FORCE, Constraint_FAULT};
47         if c == Constraint_FORCE then inputsize = inputsize_min;
48     ps = TCR_EL3.PS;
49     basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
        ↪IsZero(inputaddr<top:inputsize>);
50     disabled = FALSE;
51     baseregister = TTBR0_EL3;
52     descaddr.memattrs = WalkAttrDecode(TCR_EL3.SH0, TCR_EL3.ORGNO, TCR_EL3.IRGN0, secondstage);
53     reversedescriptors = SCTL_EL3.EE == '1';
54     lookupsecure = TRUE;
55     singlepriv = TRUE;
56     update_AF = HaveAccessFlagUpdateExt() && TCR_EL3.HA == '1';
57     update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL3.HD == '1';
58     hierattrsdissabled = AArch64.HaveHPDEExt() && TCR_EL3.HPD == '1';
59     elsif ELIsInHost(el) then
60         if inputaddr<top> == '0' then
61             largegrain = TCR_EL2.TG0 == '01';
62             midgrain = TCR_EL2.TG0 == '10';
63             inputsize = 64 - UInt(TCR_EL2.TOSZ);
64             inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
65             inputsize_min = 64 - 39;
66             if inputsize < inputsize_min then
67                 c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
68                 assert c IN {Constraint_FORCE, Constraint_FAULT};
69                 if c == Constraint_FORCE then inputsize = inputsize_min;
70             basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                ↪IsZero(inputaddr<top:inputsize>);
71             disabled = TCR_EL2.EPD0 == '1';
72             baseregister = TTBR0_EL2;
73             descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH0, TCR_EL2.ORGNO, TCR_EL2.IRGN0, secondstage);
74             hierattrsdissabled = AArch64.HaveHPDEExt() && TCR_EL2.HPD0 == '1';
75         else
76             inputsize = 64 - UInt(TCR_EL2.T1SZ);
77             largegrain = TCR_EL2.TG1 == '11';           // TG1 and TG0 encodings differ
78             midgrain = TCR_EL2.TG1 == '01';
79             inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
80             inputsize_min = 64 - 39;
81             if inputsize < inputsize_min then
82                 c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
83                 assert c IN {Constraint_FORCE, Constraint_FAULT};
84                 if c == Constraint_FORCE then inputsize = inputsize_min;
85             basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                ↪IsOnes(inputaddr<top:inputsize>);
86             disabled = TCR_EL2.EPD1 == '1';
87             baseregister = TTBR1_EL2;
88             descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH1, TCR_EL2.ORGNO, TCR_EL2.IRGN1, secondstage);
89             hierattrsdissabled = AArch64.HaveHPDEExt() && TCR_EL2.HPD1 == '1';
90         ps = TCR_EL2.IPS;
91         reversedescriptors = SCTL_EL2.EE == '1';
92         lookupsecure = FALSE;
93         singlepriv = FALSE;
94         update_AF = HaveAccessFlagUpdateExt() && TCR_EL2.HA == '1';
95         update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL2.HD == '1';
96     elsif el == EL2 then
97         inputsize = 64 - UInt(TCR_EL2.TOSZ);
98         largegrain = TCR_EL2.TG0 == '01';
99         midgrain = TCR_EL2.TG0 == '10';
100        inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
101        inputsize_min = 64 - 39;
102        if inputsize < inputsize_min then
103            c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
104            assert c IN {Constraint_FORCE, Constraint_FAULT};
105            if c == Constraint_FORCE then inputsize = inputsize_min;
106        ps = TCR_EL2.PS;
107        basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
            ↪IsZero(inputaddr<top:inputsize>);
108        disabled = FALSE;
109        baseregister = TTBR0_EL2;
110        descaddr.memattrs = WalkAttrDecode(TCR_EL2.SH0, TCR_EL2.ORGNO, TCR_EL2.IRGN0, secondstage);
111        reversedescriptors = SCTL_EL2.EE == '1';
112        lookupsecure = FALSE;
113        singlepriv = TRUE;
114        update_AF = HaveAccessFlagUpdateExt() && TCR_EL2.HA == '1';
115        update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL2.HD == '1';
116        hierattrsdissabled = AArch64.HaveHPDEExt() && TCR_EL2.HPD == '1';
117    else

```

```

118     if inputaddr<top> == '0' then
119         inputsize = 64 - UInt(TCR_EL1.TOSZ);
120         largegrain = TCR_EL1.TG0 == '01';
121         midgrain = TCR_EL1.TG0 == '10';
122         inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
123         inputsize_min = 64 - 39;
124         if inputsize < inputsize_min then
125             c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
126             assert c IN {Constraint_FORCE, Constraint_FAULT};
127             if c == Constraint_FORCE then inputsize = inputsize_min;
128             basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                ↪IsZero(inputaddr<top:inputsize>);
129             disabled = TCR_EL1.EPD0 == '1';
130             baseregister = TTBR0_EL1;
131             descaddr.memattrs = WalkAttrDecode(TCR_EL1.SH0, TCR_EL1.ORGNO, TCR_EL1.IRGNO, secondstage);
132             hierattrsdissabled = AArch64.HaveHPDExt() && TCR_EL1.HPD0 == '1';
133         else
134             inputsize = 64 - UInt(TCR_EL1.T1SZ);
135             largegrain = TCR_EL1.TG1 == '11'; // TG1 and TG0 encodings differ
136             midgrain = TCR_EL1.TG1 == '01';
137             inputsize_max = if Have52BitVAExt() && largegrain then 52 else 48;
138             inputsize_min = 64 - 39;
139             if inputsize < inputsize_min then
140                 c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
141                 assert c IN {Constraint_FORCE, Constraint_FAULT};
142                 if c == Constraint_FORCE then inputsize = inputsize_min;
143                 basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                    ↪IsOnes(inputaddr<top:inputsize>);
144                 disabled = TCR_EL1.EPD1 == '1';
145                 baseregister = TTBR1_EL1;
146                 descaddr.memattrs = WalkAttrDecode(TCR_EL1.SH1, TCR_EL1.ORGNO, TCR_EL1.IRGNO, secondstage);
147                 hierattrsdissabled = AArch64.HaveHPDExt() && TCR_EL1.HPD1 == '1';
148                 ps = TCR_EL1.IPS;
149                 reversedescriptors = SCTL_EL1.EE == '1';
150                 lookupsecure = IsSecure();
151                 singlepriv = FALSE;
152                 update_AF = HaveAccessFlagUpdateExt() && TCR_EL1.HA == '1';
153                 update_AP = HaveDirtyBitModifierExt() && update_AF && TCR_EL1.HD == '1';
154             if largegrain then
155                 grainsize = 16; // Log2(64KB page size)
156                 firstblocklevel = 2; // Largest block is 512MB (2^29)
157                 ↪bytes)
158             elsif midgrain then
159                 grainsize = 14; // Log2(16KB page size)
160                 firstblocklevel = 2; // Largest block is 32MB (2^25)
161                 ↪bytes)
162             else // Small grain
163                 grainsize = 12; // Log2(4KB page size)
164                 firstblocklevel = 1; // Largest block is 1GB (2^30)
165                 ↪bytes)
166             stride = grainsize - 3; // Log2(page size / 8 bytes)
167             // The starting level is the number of strides needed to consume the input address
168             level = 4 - (1 + ((inputsize - grainsize - 1) DIV stride));
169         else
170             // Second stage translation
171             inputaddr = ZeroExtend(ipaddress);
172             inputsize = 64 - UInt(VTCR_EL2.TOSZ);
173             largegrain = VTCR_EL2.TG0 == '01';
174             midgrain = VTCR_EL2.TG0 == '10';
175             inputsize_max = 48;
176             if inputsize > inputsize_max then
177                 c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
178                 assert c IN {Constraint_FORCE, Constraint_FAULT};
179                 if c == Constraint_FORCE then inputsize = inputsize_max;
180             inputsize_min = 64 - 39;
181             if inputsize < inputsize_min then
182                 c = ConstrainUnpredictable(Unpredictable_RESTnSZ);
183                 assert c IN {Constraint_FORCE, Constraint_FAULT};
184                 if c == Constraint_FORCE then inputsize = inputsize_min;
185             ps = VTCR_EL2.PS;
186             basefound = inputsize >= inputsize_min && inputsize <= inputsize_max &&
                ↪IsZero(inputaddr<63:inputsize>);
187             disabled = FALSE;
188             descaddr.memattrs = WalkAttrDecode(VTCR_EL2.SH0, VTCR_EL2.ORGNO, VTCR_EL2.IRGNO, secondstage);
189             reversedescriptors = SCTL_EL2.EE == '1';
190             singlepriv = TRUE;
191             update_AF = HaveAccessFlagUpdateExt() && VTCR_EL2.HA == '1';
192             update_AP = HaveDirtyBitModifierExt() && update_AF && VTCR_EL2.HD == '1';
193             lookupsecure = FALSE;

```



```

194     baseregister = VTTBR_EL2;
195     startlevel = UInt(VTCR_EL2.SL0);
196     if largegrain then
197         grainsize = 16; // Log2(64KB page size)
198         level = 3 - startlevel;
199         firstblocklevel = 2; // Largest block is 512MB (2^29 bytes)
200     elseif midgrain then
201         grainsize = 14; // Log2(16KB page size)
202         level = 3 - startlevel;
203         firstblocklevel = 2; // Largest block is 32MB (2^25 bytes)
204     else // Small grain
205         grainsize = 12; // Log2(4KB page size)
206         level = 2 - startlevel;
207         firstblocklevel = 1; // Largest block is 1GB (2^30 bytes)
208         stride = grainsize - 3; // Log2(page size / 8 bytes)
209
210     // Limits on IPA controls based on implemented PA size. Level 0 is only
211     // supported by small grain translations
212     if largegrain then // 64KB pages
213         // Level 1 only supported if implemented PA size is greater than 2^42 bytes
214         if level == 0 || (level == 1 && PAMax() <= 42) then basefound = FALSE;
215     elseif midgrain then // 16KB pages
216         // Level 1 only supported if implemented PA size is greater than 2^40 bytes
217         if level == 0 || (level == 1 && PAMax() <= 40) then basefound = FALSE;
218     else // Small grain, 4KB pages
219         // Level 0 only supported if implemented PA size is greater than 2^42 bytes
220         if level < 0 || (level == 0 && PAMax() <= 42) then basefound = FALSE;
221
222     // If the inputsize exceeds the PAMax value, the behavior is CONSTRAINED UNPREDICTABLE
223     inputsizecheck = inputsize;
224     if inputsize > PAMax() && (!ELUsingAArch32(EL1) || inputsize > 40) then
225         case ConstrainUnpredictable(Unpredictable_LARGEIPA) of
226             when Constraint_FORCE
227                 // Restrict the inputsize to the PAMax value
228                 inputsize = PAMax();
229                 inputsizecheck = PAMax();
230             when Constraint_FORCENOSL1CHECK
231                 // As FORCE, except use the configured inputsize in the size checks below
232                 inputsize = PAMax();
233             when Constraint_FAULT
234                 // Generate a translation fault
235                 basefound = FALSE;
236             otherwise
237                 Unreachable();
238
239     // Number of entries in the starting level table =
240     // (Size of Input Address)/((Address per level)^(Num levels remaining))*(Size of Table))
241     startsizecheck = inputsizecheck - ((3 - level)*stride + grainsize); // Log2(Num of entries)
242
243     // Check for starting level table with fewer than 2 entries or longer than 16 pages.
244     // Lower bound check is: startsizecheck < Log2(2 entries)
245     // Upper bound check is: startsizecheck > Log2(pagesize/8*16)
246     if startsizecheck < 1 || startsizecheck > stride + 4 then basefound = FALSE;
247
248     if !basefound || disabled then
249         level = 0; // AArch32 reports this as a level 1 fault
250         result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype, iswrite,
251                                                         secondstage, s2fslwalk);
252     return result;
253
254     case ps of
255         when '000' outputsize = 32;
256         when '001' outputsize = 36;
257         when '010' outputsize = 40;
258         when '011' outputsize = 42;
259         when '100' outputsize = 44;
260         when '101' outputsize = 48;
261         otherwise outputsize = integer IMPLEMENTATION_DEFINED "Reserved Intermediate Physical Address
262             ↪size value";
263
264     if outputsize > PAMax() then outputsize = PAMax();
265
266     if outputsize < 48 && !IsZero(baseregister<47:outputsize>) then
267         level = 0;
268         result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype, iswrite,
269                                                         secondstage, s2fslwalk);
270     return result;
271
272     // Bottom bound of the Base address is:
273     // Log2(8 bytes per entry)+Log2(Number of entries in starting level table)
274     // Number of entries in starting level table =
275     // (Size of Input Address)/((Address per level)^(Num levels remaining))*(Size of Table))

```

```

275 baselowerbound = 3 + inputsize - ((3-level)*stride + grainsize); // Log2(Num of entries*8)
276 baseaddress = baseregister<47:baselowerbound>:Zeros(baselowerbound);
277
278 ns_table = if lookupsecure then '0' else '1';
279 ap_table = '00';
280 xn_table = '0';
281 pxn_table = '0';
282
283 addrselecttop = inputsize - 1;
284
285 repeat
286     addrselectbottom = (3-level)*stride + grainsize;
287
288     bits(48) index = ZeroExtend(inputaddr<addrselecttop:addrselectbottom>:'000');
289     descaddr.paddress.address = baseaddress OR index;
290     descaddr.paddress.NS = ns_table;
291
292     // If there are two stages of translation, then the first stage table walk addresses
293     // are themselves subject to translation
294     if secondstage || !HasS2Translation() then
295         descaddr2 = descaddr;
296     else
297         hwupdatewalk = FALSE;
298         descaddr2 = AArch64.SecondStageWalk(descaddr, vaddress, acctype, iswrite, 8, hwupdatewalk);
299         // Check for a fault on the stage 2 walk
300         if IsFault(descaddr2) then
301             result.addrdesc.fault = descaddr2.fault;
302             return result;
303
304         // Update virtual address for abort functions
305         descaddr2.vaddress = ZeroExtend(vaddress);
306
307         accdesc = CreateAccessDescriptorPTW(acctype, secondstage, s2fslwalk, level);
308         desc = _Mem[descaddr2, 8, accdesc];
309
310         if reversedescriptors then desc = BigEndianReverse(desc);
311
312         if desc<0> == '0' || (desc<1:0> == '01' && level == 3) then
313             // Fault (00), Reserved (10), or Block (01) at level 3.
314             result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
315                 iswrite, secondstage, s2fslwalk);
316             return result;
317
318         // Valid Block, Page, or Table entry
319         if desc<1:0> == '01' || level == 3 then // Block (01) or Page (11)
320             blocktranslate = TRUE;
321         else // Table (11)
322             if outputsize != 48 && !IsZero(desc<47:outputsize>) then
323                 result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
324                     iswrite, secondstage, s2fslwalk);
325                 return result;
326
327         baseaddress = desc<47:grainsize>:Zeros(grainsize);
328         if !secondstage then
329             // Unpack the upper and lower table attributes
330             ns_table = ns_table OR desc<63>;
331         if !secondstage && !hierattrdisabled then
332             ap_table<1> = ap_table<1> OR desc<62>; // read-only
333
334             xn_table = xn_table OR desc<60>;
335             // pxn_table and ap_table[0] apply in EL1&0 or EL2&0 translation regimes
336             if !singlepriv then
337                 pxn_table = pxn_table OR desc<59>;
338                 ap_table<0> = ap_table<0> OR desc<61>; // privileged
339
340             level = level + 1;
341             addrselecttop = addrselectbottom - 1;
342             blocktranslate = FALSE;
343         until blocktranslate;
344
345         // Check block size is supported at this level
346         if level < firstblocklevel then
347             result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
348                 iswrite, secondstage, s2fslwalk);
349             return result;
350
351         // Check for misprogramming of the contiguous bit
352         if largegrain then
353             num_ch_entries = 5;
354         elseif midgrain then
355             if level == 3 then
356                 num_ch_entries = 7;

```

```

357         else num_ch_entries = 5;
358     else num_ch_entries = 4;
359
360     contiguousbitcheck = inputsize < (addrselectbottom + num_ch_entries);
361
362     if contiguousbitcheck && desc<52> == '1' then
363         if boolean IMPLEMENTATION_DEFINED "Translation fault on misprogrammed contiguous bit" then
364             result.addrdesc.fault = AArch64.TranslationFault(ipaddress, level, acctype,
365                 iswrite, secondstage, s2fslwalk);
366             return result;
367
368     // Unpack the descriptor into address and upper and lower block attributes
369     outputaddress = desc<47:addrselectbottom>:inputaddr<addrselectbottom-1:0>;
370
371     // Check the output address is inside the supported range
372     if outputsize != 48 && !IsZero(desc<47:outputsize>) then
373         result.addrdesc.fault = AArch64.AddressSizeFault(ipaddress, level, acctype,
374             iswrite, secondstage, s2fslwalk);
375         return result;
376
377     // Check Access Flag
378     if desc<10> == '0' then
379         if !update_AF then
380             result.addrdesc.fault = AArch64.AccessFlagFault(ipaddress, level, acctype,
381                 iswrite, secondstage, s2fslwalk);
382             return result;
383         else
384             result.descupdate.AF = TRUE;
385
386     if update_AP && desc<51> == '1' then
387         // If hw update of access permission field is configured consider AP[2] as '0' / S2AP[2] as '1'
388         if !secondstage && desc<7> == '1' then
389             desc<7> = '0';
390             result.descupdate.AP = TRUE;
391         elseif secondstage && desc<7> == '0' then
392             desc<7> = '1';
393             result.descupdate.AP = TRUE;
394     bits(4) ehwu = EffectiveHWU(PSTATE.EL, secondstage, vaddress<55>);
395     bit current_cdbm = ehwu<0> AND desc<59>;
396     bit current_sc = ehwu<1> AND desc<60>;
397     if current_cdbm == '1' && current_sc == '0' then
398         result.descupdate.SC = TRUE;
399     // Required descriptor if AF, AP[2]/S2AP[2] or SC needs update
400     result.descupdate.descaddr = descaddr;
401
402     xn = desc<54>; // Bit[54] of the block/page descriptor
403     // holds UXN
404     pxn = desc<53>; // Bit[53] of the block/page descriptor
405     // holds PXN
406     ap = desc<7:6>:'1'; // Bits[7:6] of the block/page descriptor
407     // hold AP[2:1]
408     contiguousbit = desc<52>;
409     nG = desc<11>;
410     sh = desc<9:8>;
411     memattr = desc<5:2>; // AttrIndx and NS bit in stage 1
412
413     result.domain = bits(4) UNKNOWN; // Domains not used
414     result.level = level;
415     result.blocksize = 2^((3-level)*stride + grainsize);
416
417     // Stage 1 translation regimes also inherit attributes from the tables
418     if !secondstage then
419         result.perms.xn = xn OR xn_table;
420         result.perms.ap<2> = ap<2> OR ap_table<1>; // Force read-only
421         // PXN, nG and AP[1] apply in EL1&0 or EL2&0 stage 1 translation regimes
422         if !singlepriv then
423             result.perms.ap<1> = ap<1> AND NOT(ap_table<0>); // Force privileged only
424             result.perms.pxn = pxn OR pxn_table;
425             // Pages from Non-secure tables are marked non-global in Secure EL1&0
426             if IsSecure() then
427                 result.nG = nG OR ns_table;
428             else
429                 result.nG = nG;
430         else
431             result.perms.ap<1> = '1';
432             result.perms.pxn = '0';
433             result.nG = '0';
434             result.perms.ap<0> = '1';
435             result.addrdesc.memattrs = AArch64.S1AttrDecode(sh, memattr<2:0>, acctype);
436             result.addrdesc.paddress.NS = memattr<3> OR ns_table;
437     else
438         result.perms.ap<2:1> = ap<2:1>;

```

```

436     result.perms.ap<0> = '1';
437     result.perms.xn    = xn;
438     if HaveExtendedExecuteNeverExt() then result.perms.xxn = desc<53>;
439     result.perms.pxn   = '0';
440     result.nG         = '0';
441     if s2fslwalk then
442         result.addrdesc.memattrs = S2AttrDecode(sh, memattr, AccType_PTW);
443     else
444         result.addrdesc.memattrs = S2AttrDecode(sh, memattr, acctype);
445     result.addrdesc.paddress.NS = '1';
446
447     // Read descriptor bits which control loads and stores of valid capabilities: LC 62:61, SC 60, CDBM 59
448     if secondstage then
449         result.addrdesc.memattrs.readtagzero = (ehwu<2> AND desc<61>) == '0';
450         result.addrdesc.memattrs.readtagfault = FALSE;
451         result.addrdesc.memattrs.readtagfaulttgen = '0';
452     else
453         result.addrdesc.memattrs.readtagzero = (ehwu<3:2> AND desc<62:61>) == '00';
454         result.addrdesc.memattrs.readtagfault = (ehwu<3> AND desc<62>) == '1';
455         result.addrdesc.memattrs.readtagfaulttgen = NOT (ehwu<2> AND desc<61>);
456     bit cdbm = ehwu<0> AND desc<59>;
457     result.addrdesc.memattrs.writetagfault = (cdbm == '0') && (ehwu<1> AND desc<60>) == '0';
458
459     result.addrdesc.paddress.address = outputaddress;
460     result.addrdesc.fault = AArch64.NoFault();
461     result.contiguous = contiguousbit == '1';
462     if HaveCommonNotPrivateTransExt() then result.CnP = baseregister<0>;
463
464     return result;

```

## 5.220 aarch64/translation/walk/EffectiveHWU

```

1 // EffectiveHWU()
2 // =====
3 // Effective (V)TCR_ELx.HWU bits
4
5 bits(4) EffectiveHWU(bits(2) el, boolean secondstage, bit vaddr55)
6 if secondstage then
7     return VTCR_EL2.<HWU62,HWU61,HWU60,HWU59>;
8 else
9     regime = S1TranslationRegime(el);
10
11     case regime of
12     when EL1
13         if vaddr55 == '1' then
14             if TCR_EL1.HPD1 == '1' then
15                 return TCR_EL1.<HWU162,HWU161,HWU160,HWU159>;
16             else
17                 return Zeros(4);
18             elsif TCR_EL1.HPD0 == '1' then
19                 return TCR_EL1.<HWU062,HWU061,HWU060,HWU059>;
20             else
21                 return Zeros(4);
22     when EL2
23         if HaveVirtHostExt() && ELIsInHost(el) then
24             if vaddr55 == '1' then
25                 if TCR_EL2.HPD1 == '1' then
26                     return TCR_EL2.<HWU162,HWU161,HWU160,HWU159>;
27                 else
28                     return Zeros(4);
29                 elsif TCR_EL2.HPD0 == '1' then
30                     return TCR_EL2.<HWU062,HWU061,HWU060,HWU059>;
31                 else
32                     return Zeros(4);
33             else
34                 if TCR_EL2.HPD == '1' then
35                     return TCR_EL2.<HWU62,HWU61,HWU60,HWU59>;
36                 else
37                     return Zeros(4);
38     when EL3
39         if TCR_EL3.HPD == '1' then
40             return TCR_EL3.<HWU62,HWU61,HWU60,HWU59>;
41         else
42             return Zeros(4);

```

## 5.221 shared/debug/ClearStickyErrors/ClearStickyErrors

```

1 // ClearStickyErrors()
2 // =====
3
4 ClearStickyErrors()
5     EDSCR.TXU = '0';           // Clear TX underrun flag
6     EDSCR.RXO = '0';           // Clear RX overrun flag
7
8     if Halted() then           // in Debug state
9         EDSCR.ITO = '0';       // Clear ITR overrun flag
10
11     // If halted and the ITR is not empty then it is UNPREDICTABLE whether the EDSCR.ERR is cleared.
12     // The UNPREDICTABLE behavior also affects the instructions in flight, but this is not described
13     // in the pseudocode.
14     if Halted() && EDSCR.ITE == '0' && ConstrainUnpredictableBool(Unpredictable_CLEARERRITEZERO) then
15         return;
16     EDSCR.ERR = '0';           // Clear cumulative error flag
17
18     return;

```

## 5.222 shared/debug/DebugTarget/DebugTarget

```

1 // DebugTarget()
2 // =====
3 // Returns the debug exception target Exception level
4
5 bits(2) DebugTarget()
6     secure = IsSecure();
7     return DebugTargetFrom(secure);

```

## 5.223 shared/debug/DebugTarget/DebugTargetFrom

```

1 // DebugTargetFrom()
2 // =====
3
4 bits(2) DebugTargetFrom(boolean secure)
5     if HaveEL(EL2) && !secure then
6         route_to_el2 = (MDCR_EL2.TDE == '1' || HCR_EL2.TGE == '1');
7     else
8         route_to_el2 = FALSE;
9
10    if route_to_el2 then
11        target = EL2;
12    elseif HaveEL(EL3) && HighestELUsingAArch32() && secure then
13        target = EL3;
14    else
15        target = EL1;
16
17    return target;

```

## 5.224 shared/debug/DoubleLockStatus/DoubleLockStatus

```

1 // DoubleLockStatus()
2 // =====
3 // Returns the state of the OS Double Lock.
4 //     FALSE if OSDLR_EL1.DLK == 0 or DBGPRCR_EL1.CORENPDRQ == 1 or the PE is in Debug state.
5 //     TRUE if OSDLR_EL1.DLK == 1 and DBGPRCR_EL1.CORENPDRQ == 0 and the PE is in Non-debug state.
6
7 boolean DoubleLockStatus()
8     if ELUsingAArch32(EL1) then
9         Unreachable();
10    else
11        return OSDLR_EL1.DLK == '1' && DBGPRCR_EL1.CORENPDRQ == '0' && !Halted();

```

## 5.225 shared/debug/authentication/AllowExternalDebugAccess

```

1 // AllowExternalDebugAccess()
2 // =====
3 // Returns TRUE if an external debug interface access to the External debug registers
4 // is allowed, FALSE otherwise.
5
6 boolean AllowExternalDebugAccess()
7 // The access may also be subject to OS Lock, power-down, etc.
8 if ExternalInvasiveDebugEnabled() then
9     if ExternalSecureInvasiveDebugEnabled() then
10        return TRUE;
11    elseif HaveEL(EL3) then
12        return MDCR_EL3.EDAD == '0';
13    else
14        return !IsSecure();
15 else
16    return FALSE;

```

## 5.226 shared/debug/authentication/AllowExternalPMUAccess

```

1 // AllowExternalPMUAccess()
2 // =====
3 // Returns TRUE if an external debug interface access to the PMU registers is allowed, FALSE otherwise.
4
5 boolean AllowExternalPMUAccess()
6 // The access may also be subject to OS Lock, power-down, etc.
7 if ExternalNoninvasiveDebugEnabled() then
8     if ExternalSecureNoninvasiveDebugEnabled() then
9        return TRUE;
10    elseif HaveEL(EL3) then
11        return MDCR_EL3.EPMAD == '0';
12    else
13        return !IsSecure();
14 else
15    return FALSE;

```

## 5.227 shared/debug/authentication/Debug\_authentication

```

1 signal DBGEN;
2 signal NIDEN;
3 signal SPIDEN;
4 signal SPNIDEN;

```

## 5.228 shared/debug/authentication/ExternalInvasiveDebugEnabled

```

1 // ExternalInvasiveDebugEnabled()
2 // =====
3 // The definition of this function is IMPLEMENTATION DEFINED.
4 // In the recommended interface, this function returns the state of the DBGEN signal.
5
6 boolean ExternalInvasiveDebugEnabled()
7     return DBGEN == HIGH;

```

## 5.229 shared/debug/authentication/ExternalNoninvasiveDebugEnabled

```

1 // ExternalNoninvasiveDebugEnabled()
2 // =====
3 // Returns TRUE if Trace and PC Sample-based Profiling are allowed
4
5 boolean ExternalNoninvasiveDebugEnabled()
6     return (ExternalNoninvasiveDebugEnabled() &&
7            (!IsSecure() || ExternalSecureNoninvasiveDebugEnabled()));

```

## 5.230 shared/debug/authentication/ExternalNoninvasiveDebugEnabled

```

1 // ExternalNoninvasiveDebugEnabled()
2 // =====
3 // The definition of this function is IMPLEMENTATION DEFINED.
4 // In the recommended interface, ExternalNoninvasiveDebugEnabled returns the state of the (DBGEN
5 // OR NIDEN) signal.
6
7 boolean ExternalNoninvasiveDebugEnabled()
8     return ExternalInvasiveDebugEnabled() || NIDEN == HIGH;

```

## 5.231 shared/debug/authentication/ExternalSecureInvasiveDebugEnabled

```

1 // ExternalSecureInvasiveDebugEnabled()
2 // =====
3 // The definition of this function is IMPLEMENTATION DEFINED.
4 // In the recommended interface, this function returns the state of the (DBGEN AND SPIDEN) signal.
5 // CoreSight allows asserting SPIDEN without also asserting DBGEN, but this is not recommended.
6
7 boolean ExternalSecureInvasiveDebugEnabled()
8     if !HaveEL(EL3) && !IsSecure() then return FALSE;
9     return ExternalInvasiveDebugEnabled() && SPIDEN == HIGH;

```

## 5.232 shared/debug/authentication/ExternalSecureNoninvasiveDebugEnabled

```

1 // ExternalSecureNoninvasiveDebugEnabled()
2 // =====
3 // The definition of this function is IMPLEMENTATION DEFINED.
4 // In the recommended interface, this function returns the state of the (DBGEN OR NIDEN) AND
5 // (SPIDEN OR SPNIDEN) signal.
6
7 boolean ExternalSecureNoninvasiveDebugEnabled()
8     if !HaveEL(EL3) && !IsSecure() then return FALSE;
9     return ExternalNoninvasiveDebugEnabled() && (SPIDEN == HIGH || SPNIDEN == HIGH);

```

## 5.233 shared/debug/authentication/IsCorePowered

```

1 // Returns TRUE if the Core power domain is powered on, FALSE otherwise.
2 boolean IsCorePowered();

```

## 5.234 shared/debug/breakpoint/CheckValidStateMatch

```

1 // CheckValidStateMatch()
2 // =====
3 // Checks for an invalid state match that will generate Constrained Unpredictable behaviour, otherwise
4 // returns Constraint_NONE.
5
6 (Constraint, bits(2), bit, bits(2)) CheckValidStateMatch(bits(2) SSC, bit HMC, bits(2) PxC, boolean
7     ↳isbreakpnt)
8     boolean reserved = FALSE;
9
10    // Match 'Usr/Sys/Svc' only valid for AArch32 breakpoints
11    if (!isbreakpnt || !HaveAArch32EL(EL1)) && HMC:PxC == '000' && SSC != '11' then
12        reserved = TRUE;
13
14    // Both EL3 and EL2 are not implemented
15    if !HaveEL(EL3) && !HaveEL(EL2) && (HMC != '0' || SSC != '00') then
16        reserved = TRUE;
17
18    // EL3 is not implemented
19    if !HaveEL(EL3) && SSC IN {'01','10'} && HMC:SSC:PxC != '10100' then
20        reserved = TRUE;
21
22    // EL3 using AArch64 only
23    if (!HaveEL(EL3) || HighestELUsingAArch32()) && HMC:SSC:PxC == '11000' then
24        reserved = TRUE;
25
26    // EL2 is not implemented

```

```

26  if !HaveEL(EL2) && HMC:SSC:PxC == '11100' then
27      reserved = TRUE;
28
29      // Values that are not allocated in any architecture version
30      if (HMC:SSC:PxC) IN {'01110', '100x0', '10110', '11x10'} then
31          reserved = TRUE;
32
33      if reserved then
34          // If parameters are set to a reserved type, behaves as either disabled or a defined type
35          (c, <HMC,SSC,PxC>) = ConstrainUnpredictableBits(Unpredictable_RESBPWCTRL);
36          assert c IN {Constraint_DISABLED, Constraint_UNKNOWN};
37          if c == Constraint_DISABLED then
38              return (c, bits(2) UNKNOWN, bit UNKNOWN, bits(2) UNKNOWN);
39          // Otherwise the value returned by ConstrainUnpredictableBits must be a not-reserved value
40
41      return (Constraint_NONE, SSC, HMC, PxC);

```

## 5.235 shared/debug/cti/CTI\_SetEventLevel

```

1  // Set a Cross Trigger multi-cycle input event trigger to the specified level.
2  CTI_SetEventLevel(CrossTriggerIn id, signal level);

```

## 5.236 shared/debug/cti/CTI\_SignalEvent

```

1  // Signal a discrete event on a Cross Trigger input event trigger.
2  CTI_SignalEvent(CrossTriggerIn id);

```

## 5.237 shared/debug/cti/CrossTrigger

```

1  enumeration CrossTriggerOut {CrossTriggerOut_DebugRequest, CrossTriggerOut_RestartRequest,
2                               CrossTriggerOut_IRQ, CrossTriggerOut_RSVD3,
3                               CrossTriggerOut_TraceExtIn0, CrossTriggerOut_TraceExtIn1,
4                               CrossTriggerOut_TraceExtIn2, CrossTriggerOut_TraceExtIn3};
5
6  enumeration CrossTriggerIn {CrossTriggerIn_CrossHalt, CrossTriggerIn_PMUOverflow,
7                               CrossTriggerIn_RSVD2, CrossTriggerIn_RSVD3,
8                               CrossTriggerIn_TraceExtOut0, CrossTriggerIn_TraceExtOut1,
9                               CrossTriggerIn_TraceExtOut2, CrossTriggerIn_TraceExtOut3};

```

## 5.238 shared/debug/dccanditr/CDBGDTR\_ELO

```

1  // CDBGDTR_ELO[] (write)
2  // =====
3  // System register writes to CDBGDTR_ELO
4
5  CDBGDTR_ELO[] = bits(129) value
6  // For MSR CDBGDTR_ELO,<Ct>
7  if EDSCR.TXfull == '1' then
8      value = bits(129) UNKNOWN;
9      EDSCR2.DTRTAG = value<128>;
10     DBGDTR2B = value<127:96>;
11     DBGDTR2A = value<95:64>;
12     DTRRX = value<63:32>;
13     DTRTX = value<31:0>;
14
15     EDSCR.TXfull = '1';
16     return;
17
18 // CDBGDTR_ELO[] (read)
19 // =====
20 // System register reads of CDBGDTR_ELO
21
22 bits(129) CDBGDTR_ELO[]
23 // For MRS <Ct>,CDBGDTR_ELO
24 bits(129) result;
25 if EDSCR.RXfull == '0' then
26     result = Capability UNKNOWN;
27 else

```



```

28     // NOTE: the word order is reversed on reads with regards to writes
29     result<63:32> = DTRIX;
30     result<31:0> = DTRRX;
31     result<95:64> = DBGDTR2A;
32     result<127:96> = DBGDTR2B;
33     result<128> = EDSCR2.DTRTAG;
34     EDSCR.RXfull = '0';
35     return result;

```

## 5.239 shared/debug/dccanditr/CheckForDCCInterrupts

```

1 // CheckForDCCInterrupts()
2 // =====
3
4 CheckForDCCInterrupts()
5     commrx = (EDSCR.RXfull == '1');
6     commtx = (EDSCR.TXfull == '0');
7
8     // COMMRX and COMMTX support is optional and not recommended for new designs.
9     // SetInterruptRequestLevel(InterruptID_COMMRX, if commrx then HIGH else LOW);
10    // SetInterruptRequestLevel(InterruptID_COMMTX, if commtx then HIGH else LOW);
11
12    // The value to be driven onto the common COMMIRQ signal.
13    commirq = ((commrx && MDCCINT_EL1.RX == '1') ||
14              (commtx && MDCCINT_EL1.TX == '1'));
15    SetInterruptRequestLevel(InterruptID_COMMIRQ, if commirq then HIGH else LOW);
16
17    return;

```

## 5.240 shared/debug/dccanditr/DBGDTRRX\_EL0

```

1 // DBGDTRRX_EL0[] (external write)
2 // =====
3 // Called on writes to debug register 0x08C.
4
5 DBGDTRRX_EL0[boolean memory_mapped] = bits(32) value
6
7     if EDPRSR<6:5,0> != '001' then // Check DLK, OSLK and PU bits
8         IMPLEMENTATION_DEFINED "generate error response";
9         return;
10
11    if EDSCR.ERR == '1' then return; // Error flag set: ignore write
12
13    // The Software lock is OPTIONAL.
14    if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
15
16    if EDSCR.RXfull == '1' || (Halted() && EDSCR.MA == '1' && EDSCR.ITE == '0') then
17        EDSCR.RXO = '1'; EDSCR.ERR = '1'; // Overrun condition: ignore write
18        return;
19
20    EDSCR.RXfull = '1';
21    DTRRX = value;
22
23    if Halted() && EDSCR.MA == '1' then
24        EDSCR.ITE = '0'; // See comments in EDITR[] (external write)
25        ExecuteA64(0xD5330501<31:0>); // A64 "MRS X1,DBGDTRRX_EL0"
26        ExecuteA64(0xB8004401<31:0>); // A64 "STR W1,[X0],#4"
27        X[1] = bits(64) UNKNOWN;
28        // If the store aborts, the Data Abort exception is taken and EDSCR.ERR is set to 1
29        if EDSCR.ERR == '1' then
30            EDSCR.RXfull = bit UNKNOWN;
31            DBGDTRRX_EL0 = bits(32) UNKNOWN;
32        else
33            // "MRS X1,DBGDTRRX_EL0" calls DBGDTR_EL0[] (read) which clears RXfull.
34            assert EDSCR.RXfull == '0';
35
36            EDSCR.ITE = '1'; // See comments in EDITR[] (external write)
37        return;
38
39    // DBGDTRRX_EL0[] (external read)
40    // =====
41
42    bits(32) DBGDTRRX_EL0[boolean memory_mapped]
43    return DTRRX;

```

## 5.241 shared/debug/dccanditr/DBGDTRTX\_ELO

```

1 // DBGDTRTX_ELO[] (external read)
2 // =====
3 // Called on reads of debug register 0x080.
4
5 bits(32) DBGDTRTX_ELO[boolean memory_mapped]
6
7 if EDPRSR<6:5,0> != '001' then // Check DLK, OSLK and PU bits
8     IMPLEMENTATION_DEFINED "generate error response";
9     return bits(32) UNKNOWN;
10
11 underrun = EDSCR.TXfull == '0' || (Halted() && EDSCR.MA == '1' && EDSCR.ITE == '0');
12 value = if underrun then bits(32) UNKNOWN else DTRTX;
13
14 if EDSCR.ERR == '1' then return value; // Error flag set: no side-effects
15
16 // The Software lock is OPTIONAL.
17 if memory_mapped && EDLSR.SLK == '1' then // Software lock locked: no side-effects
18     return value;
19
20 if underrun then
21     EDSCR.TXU = '1'; EDSCR.ERR = '1'; // Underrun condition: block side-effects
22     return value; // Return UNKNOWN
23
24 EDSCR.TXfull = '0';
25 if Halted() && EDSCR.MA == '1' then
26     EDSCR.ITE = '0'; // See comments in EDITR[] (external write)
27
28 if !UsingAArch32() then
29     ExecuteA64(0xB8404401<31:0>); // A64 "LDR W1,[X0],#4"
30 else
31     ExecuteT32(0xF850<15:0> /*hw1*/, 0x1B04<15:0> /*hw2*/); // T32 "LDR R1,[R0],#4"
32 // If the load aborts, the Data Abort exception is taken and EDSCR.ERR is set to 1
33 if EDSCR.ERR == '1' then
34     EDSCR.TXfull = bit UNKNOWN;
35     DBGDTRTX_ELO = bits(32) UNKNOWN;
36 else
37     if !UsingAArch32() then
38         ExecuteA64(0xD5130501<31:0>); // A64 "MSR DBGDTRTX_ELO,X1"
39     else
40         ExecuteT32(0xEE00<15:0> /*hw1*/, 0x1E15<15:0> /*hw2*/); // T32 "MSR DBGDTRTXint,R1"
41 // "MSR DBGDTRTX_ELO,X1" calls DBGDTRTX_ELO[] (write) which sets TXfull.
42 assert EDSCR.TXfull == '1';
43 X[1] = bits(64) UNKNOWN;
44 EDSCR.ITE = '1'; // See comments in EDITR[] (external write)
45
46 return value;
47
48 // DBGDTRTX_ELO[] (external write)
49 // =====
50
51 DBGDTRTX_ELO[boolean memory_mapped] = bits(32) value
52 // The Software lock is OPTIONAL.
53 if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
54 DTRTX = value;
55 return;

```

## 5.242 shared/debug/dccanditr/DBGDTR\_ELO

```

1 // DBGDTR_ELO[] (write)
2 // =====
3 // System register writes to DBGDTR_ELO, DBGDTRTX_ELO (AArch64) and DBGDTRTXint (AArch32)
4
5 DBGDTR_ELO[] = bits(N) value
6 // For MSR DBGDTRTX_ELO,<Rt> N=32, value=X[t]<31:0>, X[t]<63:32> is ignored
7 // For MSR DBGDTR_ELO,<Xt> N=64, value=X[t]<63:0>
8 assert N IN {32,64};
9 if EDSCR.TXfull == '1' then
10     value = bits(N) UNKNOWN;
11 // On a 64-bit write, implement a half-duplex channel
12 if N == 64 then DTRRX = value<63:32>;
13 DTRTX = value<31:0>; // 32-bit or 64-bit write
14 EDSCR.TXfull = '1';
15 return;
16
17 // DBGDTR_ELO[] (read)

```

```

18 // =====
19 // System register reads of DBGDTR_EL0, DBGDTRRX_EL0 (AArch64) and DBGDTRRXint (AArch32)
20
21 bits(N) DBGDTR_EL0[]
22 // For MRS <Rt>,DBGDTRTX_EL0 N=32, X[t]=Zeros(32):result
23 // For MRS <Xt>,DBGDTR_EL0 N=64, X[t]=result
24 assert N IN {32,64};
25 bits(N) result;
26 if EDSCR.RXfull == '0' then
27     result = bits(N) UNKNOWN;
28 else
29     // On a 64-bit read, implement a half-duplex channel
30     // NOTE: the word order is reversed on reads with regards to writes
31     if N == 64 then result<63:32> = DTRTX;
32     result<31:0> = DTRRX;
33     EDSCR.RXfull = '0';
34     return result;

```

## 5.243 shared/debug/dccanditr/DTR

```

1 bits(32) DTRRX;
2 bits(32) DTRTX;

```

## 5.244 shared/debug/dccanditr/EDITR

```

1 // EDITR[] (external write)
2 // =====
3 // Called on writes to debug register 0x084.
4
5 EDITR[boolean memory_mapped] = bits(32) value
6 if EDPRSR<6:5,0> != '001' then // Check DLK, OSLK and PU bits
7     IMPLEMENTATION_DEFINED "generate error response";
8     return;
9
10 if EDSCR.ERR == '1' then return; // Error flag set: ignore write
11
12 // The Software lock is OPTIONAL.
13 if memory_mapped && EDLSR.SLK == '1' then return; // Software lock locked: ignore write
14
15 if !Halted() then return; // Non-debug state: ignore write
16
17 if EDSCR.ITE == '0' || EDSCR.MA == '1' then
18     EDSCR.ITO = '1'; EDSCR.ERR = '1'; // Overrun condition: block write
19     return;
20
21 // ITE indicates whether the processor is ready to accept another instruction; the processor
22 // may support multiple outstanding instructions. Unlike the "InstrCompl" flag in [v7A] there
23 // is no indication that the pipeline is empty (all instructions have completed). In this
24 // pseudocode, the assumption is that only one instruction can be executed at a time,
25 // meaning ITE acts like "InstrCompl".
26 EDSCR.ITE = '0';
27
28 if !UsingAArch32() then
29     ExecuteA64(value);
30 else
31     ExecuteT32(value<15:0> /*hw1*/, value<31:16> /*hw2*/);
32
33 EDSCR.ITE = '1';
34
35 return;

```

## 5.245 shared/debug/halting/DCPSInstruction

```

1 // DCPSInstruction()
2 // =====
3 // Operation of the DCPS instruction in Debug state
4
5 DCPSInstruction(bits(2) target_el)
6
7     SynchronizeContext();
8
9     case target_el of

```

```

10     when EL1
11         if PSTATE.EL == EL2 || (PSTATE.EL == EL3 && !UsingAArch32()) then handle_el = PSTATE.EL;
12         elsif EL2Enabled() && HCR_EL2.TGE == '1' then UNDEFINED;
13         else handle_el = EL1;
14
15     when EL2
16         if !HaveEL(EL2) then UNDEFINED;
17         elsif PSTATE.EL == EL3 && !UsingAArch32() then handle_el = EL3;
18         elsif IsSecure() then UNDEFINED;
19         else handle_el = EL2;
20     when EL3
21         if EDSCR.SDD == '1' || !HaveEL(EL3) then UNDEFINED;
22         handle_el = EL3;
23     otherwise
24         Unreachable();
25
26     from_secure = IsSecure();
27     PSTATE.nRW = '0'; PSTATE.SP = '1'; PSTATE.EL = handle_el;
28     if (HavePANExt() && ((handle_el == EL1 && SCTL_EL1.SPAN == '0') ||
29       (handle_el == EL2 && HCR_EL2.E2H == '1' &&
30         HCR_EL2.TGE == '1' && SCTL_EL2.SPAN == '0'))) then
31         PSTATE.PAN = '1';
32     ELR[] = bits(64) UNKNOWN; SPSR[] = bits(32) UNKNOWN; ESR[] = bits(32) UNKNOWN;
33     DSPSR_EL0 = bits(32) UNKNOWN;
34     if HaveUAOExt() then PSTATE.UAO = '0';
35
36     UpdateEDSCRFields(); // Update EDSCR PE state flags
37     sync_errors = HaveIESB() && SCTLR[].IESB == '1';
38     // SCTLR[].IESB might be ignored in Debug state.
39     if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then
40         sync_errors = FALSE;
41     if sync_errors then
42         SynchronizeErrors();
43     return;
  
```

## 5.246 shared/debug/halting/DRPSInstruction

```

1 // DRPSInstruction()
2 // =====
3 // Operation of the A64 DRPS and T32 ERET instructions in Debug state
4
5 DRPSInstruction()
6
7     SynchronizeContext();
8
9     sync_errors = HaveIESB() && SCTLR[].IESB == '1';
10    // SCTLR[].IESB might be ignored in Debug state.
11    if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then
12        sync_errors = FALSE;
13    if sync_errors then
14        SynchronizeErrors();
15
16    SetPSTATEFromPSR(SPSR[]);
17
18    // PSTATE.{N,Z,C,V,Q,GE,SS,D,A,I,F} are not observable and ignored in Debug state, so
19    // behave as if UNKNOWN.
20    if UsingAArch32() then
21        PSTATE.<N,Z,C,V,Q,GE,SS,A,I,F> = bits(13) UNKNOWN;
22        // In AArch32, all instructions are T32 and unconditional.
23        PSTATE.IT = '00000000'; PSTATE.T = '1'; // PSTATE.J is RES0
24        DLR = bits(32) UNKNOWN; DSPSR = bits(32) UNKNOWN;
25    else
26        PSTATE.<N,Z,C,V,SS,D,A,I,F> = bits(9) UNKNOWN;
27        DSPSR_EL0 = bits(32) UNKNOWN;
28
29    UpdateEDSCRFields(); // Update EDSCR PE state flags
30
31    return;
  
```

## 5.247 shared/debug/halting/DebugHalt

```

1 constant bits(6) DebugHalt_Breakpoint = '000111';
2 constant bits(6) DebugHalt_EDBGRQ = '010011';
3 constant bits(6) DebugHalt_Step_Normal = '011011';
4 constant bits(6) DebugHalt_Step_Exclusive = '011111';
  
```

## 5.248. shared/debug/halting/DisableITRAndResumeInstructionPrefetch

```

5 constant bits(6) DebugHalt_OSUnlockCatch = '100011';
6 constant bits(6) DebugHalt_ResetCatch = '100111';
7 constant bits(6) DebugHalt_Watchpoint = '101011';
8 constant bits(6) DebugHalt_HaltInstruction = '101111';
9 constant bits(6) DebugHalt_SoftwareAccess = '110011';
10 constant bits(6) DebugHalt_ExceptionCatch = '110111';
11 constant bits(6) DebugHalt_Step_NoSyndrome = '111011';

```

## 5.248 shared/debug/halting/DisableITRAndResumeInstructionPrefetch

```

1 DisableITRAndResumeInstructionPrefetch();

```

## 5.249 shared/debug/halting/ExecuteA64

```

1 // Execute an A64 instruction in Debug state.
2 ExecuteA64(bits(32) instr);

```

## 5.250 shared/debug/halting/ExecuteT32

```

1 // Execute a T32 instruction in Debug state.
2 ExecuteT32(bits(16) hw1, bits(16) hw2);

```

## 5.251 shared/debug/halting/ExitDebugState

```

1 // ExitDebugState()
2 // =====
3
4 ExitDebugState()
5     assert Halted();
6     SynchronizeContext();
7
8     // Although EDSCR.STATUS signals that the PE is restarting, debuggers must use EDPRSR.SDR to
9     // detect that the PE has restarted.
10    EDSCR.STATUS = '000001'; // Signal restarting
11    EDESR<2:0> = '000'; // Clear any pending Halting debug events
12
13    bits(64) new_pc;
14    bits(32) spsr;
15
16    Capability new_pcc = CDLR_EL0;
17    spsr = DSPSR_EL0;
18    // If this is an illegal return, SetPSTATEFromPSR() will set PSTATE.IL.
19    SetPSTATEFromPSR(spsr); // Can update privileged bits, even at EL0
20
21    if UsingAArch32() then
22        if ConstrainUnpredictableBool(Unpredictable_RESTARTALIGNPC) then new_pc<0> = '0';
23        BranchTo(new_pc<31:0>, BranchType_DBGEXIT); // AArch32 branch
24    else
25        // If targeting AArch32 then possibly zero the 32 most significant bits of the target PC
26        if spsr<4> == '1' && ConstrainUnpredictableBool(Unpredictable_RESTARTZEROUPPERPC) then
27            new_pc<63:32> = Zeros();
28        BranchToCapability(new_pcc, BranchType_DBGEXIT);
29
30    (EDSCR.STATUS, EDPRSR.SDR) = ('000010', '1'); // Atomically signal restarted
31    UpdateEDSCRFields(); // Stop signalling PE state
32    DisableITRAndResumeInstructionPrefetch();
33
34    return;

```

## 5.252 shared/debug/halting/Halt

```

1 // Halt()
2 // =====
3
4 Halt(bits(6) reason)

```

```

5
6     CTI_SignalEvent(CrossTriggerIn_CrossHalt); // Trigger other cores to halt
7
8     bits(64) preferred_restart_address = ThisInstrAddr();
9     Capability preferred_restart_cap = PCC[];
10    spsr = GetPSRFromPSTATE();
11
12    if UsingAArch32() then
13        spsr<21> = PSTATE.SS; // Always save the SS bit
14
15    CDLR_EL0 = preferred_restart_cap;
16    DSPSR_EL0 = spsr;
17
18    EDSCR.ITE = '1';
19    EDSCR.ITO = '0';
20    if IsSecure() then
21        EDSCR.SDD = '0'; // If entered in Secure state, allow debug
22    elseif HaveEL(EL3) then
23        EDSCR.SDD = if ExternalSecureInvasiveDebugEnabled() then '0' else '1';
24    else
25        assert EDSCR.SDD == '1'; // Otherwise EDSCR.SDD is RES1
26    EDSCR.MA = '0';
27
28    // PSTATE.{SS,D,A,I,F} are not observable and ignored in Debug state, so behave as if
29    // UNKNOWN. PSTATE.{N,Z,C,V,Q,GE} are also not observable, but since these are not changed on
30    // exception entry, this function also leaves them unchanged. PSTATE.{E,M,nRW,EL,SP} are
31    // unchanged. PSTATE.IL is set to 0.
32    if UsingAArch32() then
33        PSTATE.<SS,A,I,F> = bits(4) UNKNOWN;
34        // In AArch32, all instructions are T32 and unconditional.
35        PSTATE.IT = '00000000';
36        PSTATE.T = '1'; // PSTATE.J is RES0
37    else
38        PSTATE.<SS,D,A,I,F> = bits(5) UNKNOWN;
39        PSTATE.IL = '0';
40
41    StopInstructionPrefetchAndEnableITR();
42    EDSCR.STATUS = reason; // Signal entered Debug state
43    UpdateEDSCRFields(); // Update EDSCR PE state flags.
44
45    return;

```

## 5.253 shared/debug/halting/HaltOnBreakpointOrWatchpoint

```

1 // HaltOnBreakpointOrWatchpoint()
2 // =====
3 // Returns TRUE if the Breakpoint and Watchpoint debug events should be considered for Debug
4 // state entry, FALSE if they should be considered for a debug exception.
5
6 boolean HaltOnBreakpointOrWatchpoint()
7     return HaltingAllowed() && EDSCR.HDE == '1' && OSLSR_EL1.OSLK == '0';

```

## 5.254 shared/debug/halting/Halted

```

1 // Halted()
2 // =====
3
4 boolean Halted()
5     return !(EDSCR.STATUS IN {'000001', '000010'}); // Halted

```

## 5.255 shared/debug/halting/HaltingAllowed

```

1 // HaltingAllowed()
2 // =====
3 // Returns TRUE if halting is currently allowed, FALSE if halting is prohibited.
4
5 boolean HaltingAllowed()
6     if Halted() || DoubleLockStatus() then
7         return FALSE;
8     elseif IsSecure() then
9         return ExternalSecureInvasiveDebugEnabled();
10    else

```

```
11     return ExternalInvasiveDebugEnabled();
```

## 5.256 shared/debug/halting/Restarting

```
1 // Restarting()
2 // =====
3
4 boolean Restarting()
5     return EDSCR.STATUS == '000001'; // Restarting
```

## 5.257 shared/debug/halting/StopInstructionPrefetchAndEnableITR

```
1 StopInstructionPrefetchAndEnableITR();
```

## 5.258 shared/debug/halting/UpdateEDSCRFields

```
1 // UpdateEDSCRFields()
2 // =====
3 // Update EDSCR PE state fields
4
5 UpdateEDSCRFields()
6
7     if !Halted() then
8         EDSCR.EL = '00';
9         EDSCR.NS = bit UNKNOWN;
10        EDSCR.RW = '1111';
11    else
12        EDSCR.EL = PSTATE.EL;
13        EDSCR.NS = if IsSecure() then '0' else '1';
14
15        bits(4) RW;
16        RW<1> = if ELUsingAArch32(EL1) then '0' else '1';
17        if PSTATE.EL != EL0 then
18            RW<0> = RW<1>;
19        else
20            RW<0> = if UsingAArch32() then '0' else '1';
21        if !HaveEL(EL2) || (HaveEL(EL3) && SCR_GEN[].NS == '0') then
22            RW<2> = RW<1>;
23        else
24            RW<2> = if ELUsingAArch32(EL2) then '0' else '1';
25        if !HaveEL(EL3) then
26            RW<3> = RW<2>;
27        else
28            RW<3> = if ELUsingAArch32(EL3) then '0' else '1';
29
30        // The least-significant bits of EDSCR.RW are UNKNOWN if any higher EL is using AArch32.
31        if RW<3> == '0' then RW<2:0> = bits(3) UNKNOWN;
32        elseif RW<2> == '0' then RW<1:0> = bits(2) UNKNOWN;
33        elseif RW<1> == '0' then RW<0> = bit UNKNOWN;
34        EDSCR.RW = RW;
35    return;
```

## 5.259 shared/debug/haltingevents/CheckExceptionCatch

```
1 // CheckExceptionCatch()
2 // =====
3 // Check whether an Exception Catch debug event is set on the current Exception level
4
5 CheckExceptionCatch(boolean exception_entry)
6     // Called after an exception entry or exit, that is, such that IsSecure() and PSTATE.EL are correct
7     // for the exception target.
8     base = if IsSecure() then 0 else 4;
9     if HaltingAllowed() then
10        if HaveExtendedECDebugEvents() then
11            exception_exit = !exception_entry;
12            ctrl = EDECCR<U>Int(PSTATE.EL) + base + 8>;EDECCR<U>Int(PSTATE.EL) + base>;
13            case ctrl of
14                when '00' halt = FALSE;
```

```

15         when '01' halt = TRUE;
16         when '10' halt = (exception_exit == TRUE);
17         when '11' halt = (exception_entry == TRUE);
18     else
19         halt = (EDECRC<UInt(PSTATE.EL) + base> == '1');
20     if halt then Halt(DebugHalt_ExceptionCatch);

```

## 5.260 shared/debug/haltingevents/CheckHaltingStep

```

1 // CheckHaltingStep()
2 // =====
3 // Check whether EDESR.SS has been set by Halting Step
4
5 CheckHaltingStep()
6     if HaltingAllowed() && EDESR.SS == '1' then
7         // The STATUS code depends on how we arrived at the state where EDESR.SS == 1.
8         if HaltingStep_DidNotStep() then
9             Halt(DebugHalt_Step_NoSyndrome);
10        elseif HaltingStep_SteppedEX() then
11            Halt(DebugHalt_Step_Exclusive);
12        else
13            Halt(DebugHalt_Step_Normal);

```

## 5.261 shared/debug/haltingevents/CheckOSUnlockCatch

```

1 // CheckOSUnlockCatch()
2 // =====
3 // Called on unlocking the OS Lock to pend an OS Unlock Catch debug event
4
5 CheckOSUnlockCatch()
6     if EDECRC.OSUCE == '1' then
7         if !Halted() then EDESR.OSUC = '1';

```

## 5.262 shared/debug/haltingevents/CheckPendingOSUnlockCatch

```

1 // CheckPendingOSUnlockCatch()
2 // =====
3 // Check whether EDESR.OSUC has been set by an OS Unlock Catch debug event
4
5 CheckPendingOSUnlockCatch()
6     if HaltingAllowed() && EDESR.OSUC == '1' then
7         Halt(DebugHalt_OSUnlockCatch);

```

## 5.263 shared/debug/haltingevents/CheckPendingResetCatch

```

1 // CheckPendingResetCatch()
2 // =====
3 // Check whether EDESR.RC has been set by a Reset Catch debug event
4
5 CheckPendingResetCatch()
6     if HaltingAllowed() && EDESR.RC == '1' then
7         Halt(DebugHalt_ResetCatch);

```

## 5.264 shared/debug/haltingevents/CheckResetCatch

```

1 // CheckResetCatch()
2 // =====
3 // Called after reset
4
5 CheckResetCatch()
6     if EDECRC.RCE == '1' then
7         EDESR.RC = '1';
8         // If halting is allowed then halt immediately
9         if HaltingAllowed() then Halt(DebugHalt_ResetCatch);

```



**5.265 shared/debug/haltingevents/CheckSoftwareAccessToDebugRegisters**

```

1 // CheckSoftwareAccessToDebugRegisters()
2 // =====
3 // Check for access to Breakpoint and Watchpoint registers.
4
5 CheckSoftwareAccessToDebugRegisters()
6   os_lock = OSLSR_EL1.OSLK;
7   if HaltingAllowed() && EDSCR.TDA == '1' && os_lock == '0' then
8     Halt(DebugHalt_SoftwareAccess);

```

**5.266 shared/debug/haltingevents/ExternalDebugRequest**

```

1 // ExternalDebugRequest()
2 // =====
3
4 ExternalDebugRequest()
5   if HaltingAllowed() then
6     Halt(DebugHalt_EDBGRQ);
7   // Otherwise the CTI continues to assert the debug request until it is taken.

```

**5.267 shared/debug/haltingevents/HaltingStep\_DidNotStep**

```

1 // Returns TRUE if the previously executed instruction was executed in the inactive state, that is,
2 // if it was not itself stepped.
3 boolean HaltingStep_DidNotStep();

```

**5.268 shared/debug/haltingevents/HaltingStep\_SteppedEX**

```

1 // Returns TRUE if the previously executed instruction was a Load-Exclusive class instruction
2 // executed in the active-not-pending state.
3 boolean HaltingStep_SteppedEX();

```

**5.269 shared/debug/haltingevents/RunHaltingStep**

```

1 // RunHaltingStep()
2 // =====
3
4 RunHaltingStep(boolean exception_generated, bits(2) exception_target, boolean syscall,
5               boolean reset)
6   // "exception_generated" is TRUE if the previous instruction generated a synchronous exception
7   // or was cancelled by an asynchronous exception.
8   //
9   // if "exception_generated" is TRUE then "exception_target" is the target of the exception, and
10  // "syscall" is TRUE if the exception is a synchronous exception where the preferred return
11  // address is the instruction following that which generated the exception.
12  //
13  // "reset" is TRUE if exiting reset state into the highest EL.
14
15  if reset then assert !Halted(); // Cannot come out of reset halted
16  active = EDECR.SS == '1' && !Halted();
17
18  if active && reset then // Coming out of reset with EDECR.SS set
19    EDESR.SS = '1';
20  elseif active && HaltingAllowed() then
21    if exception_generated && exception_target == EL3 then
22      advance = syscall || ExternalSecureInvasiveDebugEnabled();
23    else
24      advance = TRUE;
25    if advance then EDESR.SS = '1';
26
27  return;

```

**5.270 shared/debug/interrupts/ExternalDebugInterruptsDisabled**

```

1 // ExternalDebugInterruptsDisabled()
2 // =====
3 // Determine whether EDSCR disables interrupts routed to 'target'
4
5 boolean ExternalDebugInterruptsDisabled(bits(2) target)
6     case target of
7         when EL3
8             int_dis = EDSCR.INTdis == '11' && ExternalSecureInvasiveDebugEnabled();
9         when EL2
10            int_dis = EDSCR.INTdis == '1x' && ExternalInvasiveDebugEnabled();
11        when EL1
12            if IsSecure() then
13                int_dis = EDSCR.INTdis == '1x' && ExternalSecureInvasiveDebugEnabled();
14            else
15                int_dis = EDSCR.INTdis != '00' && ExternalInvasiveDebugEnabled();
16    return int_dis;

```

## 5.271 shared/debug/interrupts/InterruptID

```

1 enumeration InterruptID {InterruptID_PMUIRQ, InterruptID_COMMIRQ, InterruptID_CTIIRQ,
2     InterruptID_COMMRX, InterruptID_COMMTX};

```

## 5.272 shared/debug/interrupts/SetInterruptRequestLevel

```

1 // Set a level-sensitive interrupt to the specified level.
2 SetInterruptRequestLevel(InterruptID id, signal level);

```

## 5.273 shared/debug/samplebasedprofiling/CreatePCSample

```

1 // CreatePCSample()
2 // =====
3
4 CreatePCSample()
5     // In a simple sequential execution of the program, CreatePCSample is executed each time the PE
6     // executes an instruction that can be sampled. An implementation is not constrained such that
7     // reads of EDPCRlo return the current values of PC, etc.
8
9     pc_sample.valid = ExternalNoninvasiveDebugEnabled() && !Halted();
10    pc_sample.pc = ThisInstrAddr();
11    pc_sample.el = PSTATE.EL;
12    pc_sample.rw = if UsingAArch32() then '0' else '1';
13    pc_sample.ns = if IsSecure() then '0' else '1';
14    pc_sample.contextidr = CONTEXTIDR_EL1;
15    pc_sample.has_el2 = EL2Enabled();
16
17    if EL2Enabled() then
18        pc_sample.vmid = VTTBR_EL2.VMID;
19        pc_sample.contextidr_el2 = CONTEXTIDR_EL2;
20        pc_sample.el0h = FALSE;
21    return;

```

## 5.274 shared/debug/samplebasedprofiling/EDPCRlo

```

1 // EDPCRlo[] (read)
2 // =====
3
4 bits(32) EDPCRlo[boolean memory_mapped]
5
6     sample = bits(32) UNKNOWN;
7
8     return sample;

```

## 5.275 shared/debug/samplebasedprofiling/PCSample

```

1 type PCSample is (
2     boolean valid,
3     bits(64) pc,
4     bits(2) el,
5     bit rw,
6     bit ns,
7     boolean has_el2,
8     bits(32) contextidr,
9     bits(32) contextidr_el2,
10    boolean el0h,
11    bits(16) vmid
12 )
13
14 PCSample pc_sample;

```

## 5.276 shared/debug/samplebasedprofiling/PMPCSR

```

1 // PMPCSR[] (read)
2 // =====
3
4 bits(32) PMPCSR[boolean memory_mapped]
5
6 if EDPRSR<6:5,0> != '001' then // Check DLK, OSLK and PU bits
7     IMPLEMENTATION_DEFINED "generate error response";
8     return bits(32) UNKNOWN;
9
10 // The Software lock is OPTIONAL.
11 update = !memory_mapped || PMLSR.SLK == '0'; // Software locked: no side-effects
12
13 if pc_sample.valid then
14     sample = pc_sample.pc<31:0>;
15     if update then
16         PMPCSR<55:32> = (if pc_sample.rw == '0' then Zeros(24) else pc_sample.pc<55:32>);
17         PMPCSR.EL = pc_sample.el;
18         PMPCSR.NS = pc_sample.ns;
19
20         PMCID1SR = pc_sample.contextidr;
21         PMCID2SR = if pc_sample.has_el2 then pc_sample.contextidr_el2 else bits(32) UNKNOWN;
22
23         PMVIDSR.VMID = (if pc_sample.has_el2 && pc_sample.el IN {EL1,EL0} && !pc_sample.el0h
24             then pc_sample.vmid else bits(16) UNKNOWN);
25     else
26         sample = Ones(32);
27         if update then
28             PMPCSR<55:32> = bits(24) UNKNOWN;
29             PMPCSR.EL = bits(2) UNKNOWN;
30             PMPCSR.NS = bit UNKNOWN;
31
32             PMCID1SR = bits(32) UNKNOWN;
33             PMCID2SR = bits(32) UNKNOWN;
34
35             PMVIDSR.VMID = bits(16) UNKNOWN;
36
37     return sample;

```

## 5.277 shared/debug/softwarestep/CheckSoftwareStep

```

1 // CheckSoftwareStep()
2 // =====
3 // Take a Software Step exception if in the active-pending state
4
5 CheckSoftwareStep()
6
7 // Other self-hosted debug functions will call AArch32.GenerateDebugExceptions() if called from
8 // AArch32 state. However, because Software Step is only active when the debug target Exception
9 // level is using AArch64, CheckSoftwareStep only calls AArch64.GenerateDebugExceptions().
10 if !ELUsingAArch32(DebugTarget()) && AArch64.GenerateDebugExceptions() then
11     if MDSCR_EL1.SS == '1' && PSTATE.SS == '0' then
12         AArch64.SoftwareStepException();

```

## 5.278 shared/debug/softwarestep/DebugExceptionReturnSS

```

1 // DebugExceptionReturnSS()
2 // =====
3 // Returns value to write to PSTATE.SS on an exception return or Debug state exit.
4
5 bit DebugExceptionReturnSS(bits(32) spsr)
6   assert Halted() || Restarting() || PSTATE.EL != EL0;
7
8   SS_bit = '0';
9
10  if MDSCR_EL1.SS == '1' then
11    if Restarting() then
12      enabled_at_source = FALSE;
13    else
14      enabled_at_source = AArch64.GenerateDebugExceptions();
15
16    if IllegalExceptionReturn(spsr) then
17      dest = PSTATE.EL;
18    else
19      (valid, dest) = ELFromSPSR(spsr); assert valid;
20
21    secure = IsSecureBelowEL3() || dest == EL3;
22    mask = spsr<9>;
23    enabled_at_dest = AArch64.GenerateDebugExceptionsFrom(dest, secure, mask);
24    ELd = DebugTargetFrom(secure);
25    if !ELUsingAArch32(ELd) && !enabled_at_source && enabled_at_dest then
26      SS_bit = spsr<21>;
27  return SS_bit;

```

## 5.279 shared/debug/softwarestep/SSAdvance

```

1 // SSAdvance()
2 // =====
3 // Advance the Software Step state machine.
4
5 SSAdvance()
6
7   // A simpler implementation of this function just clears PSTATE.SS to zero regardless of the
8   // current Software Step state machine. However, this check is made to illustrate that the
9   // processor only needs to consider advancing the state machine from the active-not-pending
10  // state.
11  target = DebugTarget();
12  step_enabled = !ELUsingAArch32(target) && MDSCR_EL1.SS == '1';
13  active_not_pending = step_enabled && PSTATE.SS == '1';
14
15  if active_not_pending then PSTATE.SS = '0';
16
17  return;

```

## 5.280 shared/debug/softwarestep/SoftwareStep\_DidNotStep

```

1 // Returns TRUE if the previously executed instruction was executed in the inactive state, that is,
2 // if it was not itself stepped.
3 // Might return TRUE or FALSE if the previously executed instruction was an ISB or ERET executed
4 // in the active-not-pending state, or if another exception was taken before the Software Step exception.
5 // Returns FALSE otherwise, indicating that the previously executed instruction was executed in the
6 // active-not-pending state, that is, the instruction was stepped.
7 boolean SoftwareStep_DidNotStep();

```

## 5.281 shared/debug/softwarestep/SoftwareStep\_SteppedEX

```

1 // Returns a value that describes the previously executed instruction. The result is valid only if
2 // SoftwareStep_DidNotStep() returns FALSE.
3 // Might return TRUE or FALSE if the instruction was an AArch32 LDREX that failed its condition code test.
4 // Otherwise returns TRUE if the instruction was a Load-Exclusive class instruction, and FALSE if the
5 // instruction was not a Load-Exclusive class instruction.
6 boolean SoftwareStep_SteppedEX();

```

## 5.282 shared/exceptions/exceptions/ConditionSyndrome

```

1 // ConditionSyndrome()
2 // =====
3 // Return CV and COND fields of instruction syndrome
4
5 bits(5) ConditionSyndrome()
6
7     bits(5) syndrome;
8
9     if UsingAArch32() then
10         cond = AArch32.CurrentCond();
11         if PSTATE.T == '0' then // A32
12             syndrome<4> = '1';
13             // A conditional A32 instruction that is known to pass its condition code check
14             // can be presented either with COND set to 0xE, the value for unconditional, or
15             // the COND value held in the instruction.
16             if ConditionHolds(cond) && ConstrainUnpredictableBool(Unpredictable_ESRCONDPASS) then
17                 syndrome<3:0> = '1110';
18             else
19                 syndrome<3:0> = cond;
20         else // T32
21             // When a T32 instruction is trapped, it is IMPLEMENTATION DEFINED whether:
22             // * CV set to 0 and COND is set to an UNKNOWN value
23             // * CV set to 1 and COND is set to the condition code for the condition that
24             // applied to the instruction.
25             if boolean IMPLEMENTATION_DEFINED "Condition valid for trapped T32" then
26                 syndrome<4> = '1';
27                 syndrome<3:0> = cond;
28             else
29                 syndrome<4> = '0';
30                 syndrome<3:0> = bits(4) UNKNOWN;
31         else
32             syndrome<4> = '1';
33             syndrome<3:0> = '1110';
34
35     return syndrome;
    
```

## 5.283 shared/exceptions/exceptions/Exception

```

1 enumeration Exception {Exception_Uncategorized, // Uncategorized or unknown reason
2                       Exception_WFxTrap, // Trapped WFI or WFE instruction
3                       Exception_CP15RTTTrap, // Trapped AArch32 MCR or MRC access to CP15
4                       Exception_CP15RRTTrap, // Trapped AArch32 MCR or MRRC access to CP15
5                       Exception_CP14RTTTrap, // Trapped AArch32 MCR or MRC access to CP14
6                       Exception_CP14DTTTrap, // Trapped AArch32 LDC or STC access to CP14
7                       Exception_AdvSIMDAccessTrap, // HCPTR-trapped access to SIMD or FP
8                       Exception_FPIDTrap, // Trapped access to SIMD or FP ID register
9                       // Trapped BXJ instruction not supported in Armv8
10                      Exception_CP14RRTTrap, // Trapped MRRC access to CP14 from AArch32
11                      Exception_IllegalState, // Illegal Execution state
12                      Exception_SupervisorCall, // Supervisor Call
13                      Exception_HypervisorCall, // Hypervisor Call
14                      Exception_MonitorCall, // Monitor Call or Trapped SMC instruction
15                      Exception_SystemRegisterTrap, // Trapped MRS or MSR system register access
16                      Exception_InstructionAbort, // Instruction Abort or Prefetch Abort
17                      Exception_PCAlignment, // PC alignment fault
18                      Exception_DataAbort, // Data Abort
19                      Exception_SPCAlignment, // SP alignment fault
20                      Exception_FPtrappedException, // IEEE trapped FP exception
21                      Exception_SError, // SError interrupt
22                      Exception_Breakpoint, // (Hardware) Breakpoint
23                      Exception_SoftwareStep, // Software Step
24                      Exception_Watchpoint, // Watchpoint
25                      Exception_SoftwareBreakpoint, // Software Breakpoint Instruction
26                      Exception_VectorCatch, // AArch32 Vector Catch
27                      Exception_IRQ, // IRQ interrupt
28                      Exception_CapabilitySysRegTrap, // Trapped MRS or MSR access to Capability System
29                      // register
30                      Exception_CapabilityAccess, // Trapped access to Capability functionality
31                      Exception_FIQ; // FIQ interrupt
    
```

## 5.284 shared/exceptions/exceptions/ExceptionRecord

```

1 type ExceptionRecord is (Exception exceptype, // Exception class
2                          bits(25) syndrome, // Syndrome record
3                          bits(64) vaddress, // Virtual fault address
    
```

```

4         boolean ipavalid,          // Physical fault address for second stage faults is
5         bits(48) ipaddress)        // Physical fault address for second stage faults

```

## 5.285 shared/exceptions/exceptions/ExceptionSyndrome

```

1 // ExceptionSyndrome()
2 // =====
3 // Return a blank exception syndrome record for an exception of the given type.
4
5 ExceptionRecord ExceptionSyndrome(Exception exceptype)
6
7     ExceptionRecord r;
8
9     r.exceptype = exceptype;
10
11    // Initialize all other fields
12    r.syndrome = Zeros();
13    r.vaddress = Zeros();
14    r.ipavalid = FALSE;
15    r.ipaddress = Zeros();
16
17    return r;

```

## 5.286 shared/exceptions/traps/ReservedValue

```

1 // ReservedValue()
2 // =====
3
4 ReservedValue()
5     AArch64.UndefinedFault();

```

## 5.287 shared/exceptions/traps/UnallocatedEncoding

```

1 // UnallocatedEncoding()
2 // =====
3
4 UnallocatedEncoding()
5     AArch64.UndefinedFault();

```

## 5.288 shared/functions/aborts/EncodeLDFSC

```

1 // EncodeLDFSC()
2 // =====
3 // Function that gives the Long-descriptor FSC code for types of Fault
4
5 bits(6) EncodeLDFSC(Fault statuscode, integer level)
6
7     bits(6) result;
8     case statuscode of
9         when Fault_AddressSize      result = '0000':level<1:0>; assert level IN {0,1,2,3};
10        when Fault_AccessFlag        result = '0010':level<1:0>; assert level IN {1,2,3};
11        when Fault_Permission        result = '0011':level<1:0>; assert level IN {1,2,3};
12        when Fault_Translation       result = '0001':level<1:0>; assert level IN {0,1,2,3};
13        when Fault_SyncExternal      result = '010000';
14        when Fault_SyncExternalOnWalk result = '0101':level<1:0>; assert level IN {0,1,2,3};
15        when Fault_SyncParity        result = '011000';
16        when Fault_SyncParityOnWalk  result = '0111':level<1:0>; assert level IN {0,1,2,3};
17        when Fault_AsyncParity       result = '011001';
18        when Fault_AsyncExternal     result = '010001';
19        when Fault_Alignment         result = '100001';
20        when Fault_Debug             result = '100010';
21        when Fault_TLBConflict       result = '110000';
22        when Fault_HWUpdateAccessFlag result = '110001';
23        when Fault_CapTag            result = '101000';
24        when Fault_CapSeal           result = '101001';
25        when Fault_CapBounds         result = '101010';
26        when Fault_CapPerm           result = '101011';

```

```
27     when Fault_CapPagePerm      result = '101100';
28     when Fault_Lockdown        result = '110100'; // IMPLEMENTATION DEFINED
29     when Fault_Exclusive       result = '110101'; // IMPLEMENTATION DEFINED
30     otherwise                   Unreachable();
31
32     return result;
```

## 5.289 shared/functions/aborts/IPAValid

```
1 // IPAValid()
2 // =====
3 // Return TRUE if the IPA is reported for the abort
4
5 boolean IPAValid(FaultRecord fault)
6     assert fault.statuscode != Fault_None;
7
8     if fault.s2fslwalk then
9         return fault.statuscode IN {Fault_AccessFlag, Fault_Permission, Fault_Translation,
10                                     Fault_AddressSize};
11     elsif fault.secondstage then
12         return fault.statuscode IN {Fault_AccessFlag, Fault_Translation, Fault_AddressSize};
13     else
14         return FALSE;
```

## 5.290 shared/functions/aborts/IsAsyncAbort

```
1 // IsAsyncAbort()
2 // =====
3 // Returns TRUE if the abort currently being processed is an asynchronous abort, and FALSE
4 // otherwise.
5
6 boolean IsAsyncAbort(Fault statuscode)
7     assert statuscode != Fault_None;
8
9     return (statuscode IN {Fault_AsyncExternal, Fault_AsyncParity});
10
11 // IsAsyncAbort()
12 // =====
13
14 boolean IsAsyncAbort(FaultRecord fault)
15     return IsAsyncAbort(fault.statuscode);
```

## 5.291 shared/functions/aborts/IsDebugException

```
1 // IsDebugException()
2 // =====
3
4 boolean IsDebugException(FaultRecord fault)
5     assert fault.statuscode != Fault_None;
6     return fault.statuscode == Fault_Debug;
```

## 5.292 shared/functions/aborts/IsExternalAbort

```
1 // IsExternalAbort()
2 // =====
3 // Returns TRUE if the abort currently being processed is an external abort and FALSE otherwise.
4
5 boolean IsExternalAbort(Fault statuscode)
6     assert statuscode != Fault_None;
7
8     return (statuscode IN {Fault_SyncExternal, Fault_SyncParity, Fault_SyncExternalOnWalk,
9                             ↪Fault_SyncParityOnWalk,
10                             Fault_AsyncExternal, Fault_AsyncParity });
11
12 // IsExternalAbort()
13 // =====
14
15 boolean IsExternalAbort(FaultRecord fault)
16     return IsExternalAbort(fault.statuscode);
```

## 5.293 shared/functions/aborts/IsExternalSyncAbort

```

1 // IsExternalSyncAbort()
2 // =====
3 // Returns TRUE if the abort currently being processed is an external synchronous abort and FALSE
4 // ↪otherwise.
5 boolean IsExternalSyncAbort(Fault statuscode)
6     assert statuscode != Fault_None;
7
8     return (statuscode IN {Fault_SyncExternal, Fault_SyncParity, Fault_SyncExternalOnWalk,
9         ↪Fault_SyncParityOnWalk});
10
11 // IsExternalSyncAbort()
12 // =====
13 boolean IsExternalSyncAbort(FaultRecord fault)
14     return IsExternalSyncAbort(fault.statuscode);

```

## 5.294 shared/functions/aborts/IsFault

```

1 // IsFault()
2 // =====
3 // Return TRUE if a fault is associated with an address descriptor
4
5 boolean IsFault(AddressDescriptor addrdesc)
6     return addrdesc.fault.statuscode != Fault_None;

```

## 5.295 shared/functions/aborts/IsSErrorInterrupt

```

1 // IsSErrorInterrupt()
2 // =====
3 // Returns TRUE if the abort currently being processed is an SError interrupt, and FALSE
4 // otherwise.
5
6 boolean IsSErrorInterrupt(Fault statuscode)
7     assert statuscode != Fault_None;
8
9     return (statuscode IN {Fault_AsyncExternal, Fault_AsyncParity});
10
11 // IsSErrorInterrupt()
12 // =====
13
14 boolean IsSErrorInterrupt(FaultRecord fault)
15     return IsSErrorInterrupt(fault.statuscode);

```

## 5.296 shared/functions/aborts/IsSecondStage

```

1 // IsSecondStage()
2 // =====
3
4 boolean IsSecondStage(FaultRecord fault)
5     assert fault.statuscode != Fault_None;
6
7     return fault.secondstage;

```

## 5.297 shared/functions/aborts/LSInstructionSyndrome

```

1 bits(11) LSInstructionSyndrome();

```

## 5.298 shared/functions/capability/CAP\_BASE\_EXP\_HI\_BIT

```

1 constant integer CAP_BASE_EXP_HI_BIT = 66;

```



## 5.299 shared/functions/capability/CAP\_BASE\_HI\_BIT

```
1 constant integer CAP_BASE_HI_BIT = 79;
```

## 5.300 shared/functions/capability/CAP\_BASE\_LO\_BIT

```
1 constant integer CAP_BASE_LO_BIT = 64;
```

## 5.301 shared/functions/capability/CAP\_BASE\_MANTISSA\_LO\_BIT

```
1 constant integer CAP_BASE_MANTISSA_LO_BIT = 67;
```

## 5.302 shared/functions/capability/CAP\_BASE\_MANTISSA\_NUM\_BITS

```
1 constant integer CAP_BASE_MANTISSA_NUM_BITS = CAP_BASE_HI_BIT-CAP_BASE_MANTISSA_LO_BIT+1;
```

## 5.303 shared/functions/capability/CAP\_BOUND\_MAX

```
1 constant bits(CAP_BOUND_NUM_BITS) CAP_BOUND_MAX = (1<<CAP_VALUE_NUM_BITS)<0+:CAP_BOUND_NUM_BITS>;
```

## 5.304 shared/functions/capability/CAP\_BOUND\_MIN

```
1 constant bits(CAP_BOUND_NUM_BITS) CAP_BOUND_MIN = 0x0<0+:CAP_BOUND_NUM_BITS>;
```

## 5.305 shared/functions/capability/CAP\_BOUND\_NUM\_BITS

```
1 constant integer CAP_BOUND_NUM_BITS = CAP_VALUE_NUM_BITS+1;
```

## 5.306 shared/functions/capability/CAP\_FLAGS\_HI\_BIT

```
1 constant integer CAP_FLAGS_HI_BIT = 63;
```

## 5.307 shared/functions/capability/CAP\_FLAGS\_LO\_BIT

```
1 constant integer CAP_FLAGS_LO_BIT = 56;
```

## 5.308 shared/functions/capability/CAP\_IE\_BIT

```
1 constant integer CAP_IE_BIT = 94;
```

## 5.309 shared/functions/capability/CAP\_LENGTH\_NUM\_BITS

```
1 constant integer CAP_LENGTH_NUM_BITS = CAP_VALUE_NUM_BITS+1;
```

### 5.310 shared/functions/capability/CAP\_LIMIT\_EXP\_HI\_BIT

```
1 constant integer CAP_LIMIT_EXP_HI_BIT = 82;
```

### 5.311 shared/functions/capability/CAP\_LIMIT\_HI\_BIT

```
1 constant integer CAP_LIMIT_HI_BIT = 93;
```

### 5.312 shared/functions/capability/CAP\_LIMIT\_LO\_BIT

```
1 constant integer CAP_LIMIT_LO_BIT = 80;
```

### 5.313 shared/functions/capability/CAP\_LIMIT\_MANTISSA\_LO\_BIT

```
1 constant integer CAP_LIMIT_MANTISSA_LO_BIT = 83;
```

### 5.314 shared/functions/capability/CAP\_LIMIT\_MANTISSA\_NUM\_BITS

```
1 constant integer CAP_LIMIT_MANTISSA_NUM_BITS = CAP_LIMIT_HI_BIT-CAP_LIMIT_MANTISSA_LO_BIT+1;
```

### 5.315 shared/functions/capability/CAP\_LIMIT\_NUM\_BITS

```
1 constant integer CAP_LIMIT_NUM_BITS = CAP_LIMIT_HI_BIT-CAP_LIMIT_LO_BIT+1;
```

### 5.316 shared/functions/capability/CAP\_MAX\_ENCODEABLE\_EXPONENT

```
1 constant integer CAP_MAX_ENCODEABLE_EXPONENT = 63;
```

### 5.317 shared/functions/capability/CAP\_MAX\_EXPONENT

```
1 constant integer CAP_MAX_EXPONENT = CAP_VALUE_NUM_BITS-CAP_MW+2;
```

### 5.318 shared/functions/capability/CAP\_MAX\_FIXED\_SEAL\_TYPE

```
1 constant integer CAP_MAX_FIXED_SEAL_TYPE = 3;
```

### 5.319 shared/functions/capability/CAP\_MAX\_OBJECT\_TYPE

```
1 constant integer CAP_MAX_OBJECT_TYPE = (1<<CAP_OTYPE_NUM_BITS)-1;
```

### 5.320 shared/functions/capability/CAP\_MW

```
1 constant integer CAP_MW = CAP_BASE_HI_BIT-CAP_BASE_LO_BIT+1;
```

### 5.321 shared/functions/capability/CAP\_NO\_SEALING

```
1 constant bits(64) CAP_NO_SEALING = Ones(64);
```

### 5.322 shared/functions/capability/CAP\_OTYPE\_HI\_BIT

```
1 constant integer CAP_OTYPE_HI_BIT = 109;
```

### 5.323 shared/functions/capability/CAP\_OTYPE\_LO\_BIT

```
1 constant integer CAP_OTYPE_LO_BIT = 95;
```

### 5.324 shared/functions/capability/CAP\_OTYPE\_NUM\_BITS

```
1 constant integer CAP_OTYPE_NUM_BITS = CAP_OTYPE_HI_BIT-CAP_OTYPE_LO_BIT+1;
```

### 5.325 shared/functions/capability/CAP\_PERMS\_HI\_BIT

```
1 constant integer CAP_PERMS_HI_BIT = 127;
```

### 5.326 shared/functions/capability/CAP\_PERMS\_LO\_BIT

```
1 constant integer CAP_PERMS_LO_BIT = 110;
```

### 5.327 shared/functions/capability/CAP\_PERMS\_NUM\_BITS

```
1 constant integer CAP_PERMS_NUM_BITS = CAP_PERMS_HI_BIT-CAP_PERMS_LO_BIT+1;
```

### 5.328 shared/functions/capability/CAP\_PERM\_BRANCH\_SEALED\_PAIR

```
1 constant bits(64) CAP_PERM_BRANCH_SEALED_PAIR = (1<<8)<63:0>;
```

### 5.329 shared/functions/capability/CAP\_PERM\_COMPARTMENT\_ID

```
1 constant bits(64) CAP_PERM_COMPARTMENT_ID = (1<<7)<63:0>;
```

### 5.330 shared/functions/capability/CAP\_PERM\_EXECUTE

```
1 constant bits(64) CAP_PERM_EXECUTE = (1<<15)<63:0>;
```

### 5.331 shared/functions/capability/CAP\_PERM\_EXECUTIVE

```
1 constant bits(64) CAP_PERM_EXECUTIVE = (1<<1)<63:0>;
```

### 5.332 shared/functions/capability/CAP\_PERM\_GLOBAL

```
1 constant bits(64) CAP_PERM_GLOBAL = 1<63:0>;
```

### 5.333 shared/functions/capability/CAP\_PERM\_LOAD

```
1 constant bits(64) CAP_PERM_LOAD = (1<<17)<63:0>;
```

### 5.334 shared/functions/capability/CAP\_PERM\_LOAD\_CAP

```
1 constant bits(64) CAP_PERM_LOAD_CAP = (1<<14)<63:0>;
```

### 5.335 shared/functions/capability/CAP\_PERM\_MUTABLE\_LOAD

```
1 constant bits(64) CAP_PERM_MUTABLE_LOAD = (1<<6)<63:0>;
```

### 5.336 shared/functions/capability/CAP\_PERM\_NONE

```
1 constant bits(64) CAP_PERM_NONE = 0<63:0>;
```

### 5.337 shared/functions/capability/CAP\_PERM\_SEAL

```
1 constant bits(64) CAP_PERM_SEAL = (1<<11)<63:0>;
```

### 5.338 shared/functions/capability/CAP\_PERM\_STORE

```
1 constant bits(64) CAP_PERM_STORE = (1<<16)<63:0>;
```

### 5.339 shared/functions/capability/CAP\_PERM\_STORE\_CAP

```
1 constant bits(64) CAP_PERM_STORE_CAP = (1<<13)<63:0>;
```

### 5.340 shared/functions/capability/CAP\_PERM\_STORE\_LOCAL

```
1 constant bits(64) CAP_PERM_STORE_LOCAL = (1<<12)<63:0>;
```

### 5.341 shared/functions/capability/CAP\_PERM\_SYSTEM

```
1 constant bits(64) CAP_PERM_SYSTEM = (1<<9)<63:0>;
```

### 5.342 shared/functions/capability/CAP\_PERM\_UNSEAL

```
1 constant bits(64) CAP_PERM_UNSEAL = (1<<10)<63:0>;
```

**5.343 shared/functions/capability/CAP\_SEAL\_TYPE\_LB**

```
1 constant bits(64) CAP_SEAL_TYPE_LB = ZeroExtend('11', 64);
```

**5.344 shared/functions/capability/CAP\_SEAL\_TYPE\_LPB**

```
1 constant bits(64) CAP_SEAL_TYPE_LPB = ZeroExtend('10', 64);
```

**5.345 shared/functions/capability/CAP\_SEAL\_TYPE\_RB**

```
1 constant bits(64) CAP_SEAL_TYPE_RB = ZeroExtend('01', 64);
```

**5.346 shared/functions/capability/CAP\_TAG\_BIT**

```
1 constant integer CAP_TAG_BIT = 128;
```

**5.347 shared/functions/capability/CAP\_VALUE\_FOR\_BOUND\_HI\_BIT**

```
1 constant integer CAP_VALUE_FOR_BOUND_HI_BIT = 55;
```

**5.348 shared/functions/capability/CAP\_VALUE\_FOR\_BOUND\_NUM\_BITS**

```
1 constant integer CAP_VALUE_FOR_BOUND_NUM_BITS = CAP_VALUE_FOR_BOUND_HI_BIT-CAP_VALUE_LO_BIT+1;
```

**5.349 shared/functions/capability/CAP\_VALUE\_HI\_BIT**

```
1 constant integer CAP_VALUE_HI_BIT = 63;
```

**5.350 shared/functions/capability/CAP\_VALUE\_LO\_BIT**

```
1 constant integer CAP_VALUE_LO_BIT = 0;
```

**5.351 shared/functions/capability/CAP\_VALUE\_NUM\_BITS**

```
1 constant integer CAP_VALUE_NUM_BITS = CAP_VALUE_HI_BIT-CAP_VALUE_LO_BIT+1;
```

**5.352 shared/functions/capability/CapAdd**

```
1 // CapAdd()
2 // =====
3 // Returns the input capability with the value adjusted by a given delta, if
4 // this results in the bounds no longer being representable the tag is cleared
5
6 Capability CapAdd(Capability c, bits(CAP_VALUE_NUM_BITS) increment)
7     Capability newc = c;
8     newc<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = CapGetValue(c) + increment;
9     if !CapIsRepresentableFast(c, increment) then
10         newc<CAP_TAG_BIT> = '0';
11
```

```

12     if CapIsExponentOutOfRange(c) then
13         newc<CAP_TAG_BIT> = '0';
14
15         // if any bounds bits are taken from the value, ensure the top address bit doesn't change
16         if (CapBoundsUsesValue(CapGetExponent(c)) &&
17             CapGetValue(c)<CAP_FLAGS_LO_BIT-1> != CapGetValue(newc)<CAP_FLAGS_LO_BIT-1>) then
18             newc<CAP_TAG_BIT> = '0';
19
20     return newc;
21
22 // CapAdd()
23 // =====
24 // Integer version of CapAdd to simplify pseudocode for computing the link
25 // register
26
27 Capability CapAdd(Capability c, integer increment)
28     return CapAdd(c, increment<CAP_VALUE_NUM_BITS-1:0>);

```

### 5.353 shared/functions/capability/CapBoundsAddress

```

1 // CapBoundsAddress()
2 // =====
3 // Return a possibly modified address suitable for generating bounds
4
5 bits(CAP_VALUE_NUM_BITS) CapBoundsAddress(bits(CAP_VALUE_NUM_BITS) address)
6     return SignExtend(address<CAP_FLAGS_LO_BIT-1:0>, CAP_VALUE_NUM_BITS);

```

### 5.354 shared/functions/capability/CapBoundsEqual

```

1 // CapBoundsEqual()
2 // =====
3 // Return if the bounds of two capabilities are equal
4
5 boolean CapBoundsEqual(Capability a, Capability b)
6     (abase, alimit, avalid) = CapGetBounds(a);
7     (bbase, blimit, bvalid) = CapGetBounds(b);
8     // The bounds are never equal if there is an out of range exponent involved.
9     return (abase == bbase) && (alimit == blimit) && avalid && bvalid;

```

### 5.355 shared/functions/capability/CapBoundsUsesValue

```

1 // CapBoundsUsesValue()
2 // =====
3 // Return whether the capability bounds use value bits in the calculation
4
5 boolean CapBoundsUsesValue(integer exp)
6     return exp + CAP_MW < CAP_VALUE_NUM_BITS;

```

### 5.356 shared/functions/capability/CapCheckPermissions

```

1 // CapCheckPermissions()
2 // =====
3 // Returns true if a capability has all permissions in a given bit mask, false
4 // otherwise
5
6 boolean CapCheckPermissions(Capability c, bits(64) mask)
7     bits(CAP_PERMS_NUM_BITS) perms = CapGetPermissions(c);
8     return (perms OR NOT mask<CAP_PERMS_NUM_BITS-1:0>) == Ones(CAP_PERMS_NUM_BITS);

```

### 5.357 shared/functions/capability/CapClearPerms

```

1 // CapClearPerms()
2 // =====
3 // Returns the input capability with permissions cleared
4 // according to a given bit mask

```

```

5
6 Capability CapClearPerms(Capability c, bits(64) mask)
7     bits(CAP_PERMS_NUM_BITS) old_perms = CapGetPermissions(c);
8     bits(CAP_PERMS_NUM_BITS) new_perms = old_perms AND NOT mask<CAP_PERMS_NUM_BITS-1:0>;
9     c<CAP_PERMS_HI_BIT:CAP_PERMS_LO_BIT> = new_perms<CAP_PERMS_NUM_BITS-1:0>;
10    return c;

```

### 5.358 shared/functions/capability/CapGetBase

```

1 // CapGetBase()
2 // =====
3 // Get the capability base in a form of the right type to use in arithmetic
4 // involving the Capability Value.
5
6 bits(CAP_VALUE_NUM_BITS) CapGetBase(Capability c)
7     (base, -, -) = CapGetBounds(c);
8
9     return base<0+:CAP_VALUE_NUM_BITS>;

```

### 5.359 shared/functions/capability/CapGetBottom

```

1 // CapGetBottom()
2 // =====
3 // Returns the bottom value
4
5 bits(CAP_MW) CapGetBottom(Capability c)
6     if CapIsInternalExponent(c) then
7         return c<CAP_BASE_HI_BIT:CAP_BASE_MANTISSA_LO_BIT>:'000';
8     else
9         return c<CAP_BASE_HI_BIT:CAP_BASE_LO_BIT>;

```

### 5.360 shared/functions/capability/CapGetBounds

```

1 // CapGetBounds()
2 // =====
3 // Returns the bounds tuple. The tuple is composed of
4 // (base,limit,isExponentValid). As the top bound depends on the calculation of
5 // the bottom bound it better to always calculate them together The base can
6 // never have the CAP_BOUND_NUM_BITSth bit set. However in order to do
7 // arithmetic combining them base and limit must be of the same type.
8
9 (bits(CAP_BOUND_NUM_BITS), bits(CAP_BOUND_NUM_BITS), boolean) CapGetBounds(Capability c)
10    integer exp = CapGetExponent(c);
11
12    if exp == CAP_MAX_ENCODEABLE_EXPONENT then
13        return (CAP_BOUND_MIN,CAP_BOUND_MAX,TRUE);
14
15    if CapIsExponentOutOfRange(c) then
16        return (CAP_BOUND_MIN,CAP_BOUND_MAX,FALSE);
17
18    bits(66) base;
19    bits(66) limit;
20    bits(CAP_MW) bottom = CapGetBottom(c);
21    bits(CAP_MW) top = CapGetTop(c);
22    // aLow is filled with zeros
23    base<0+:exp> = Zeros(exp);
24    limit<0+:exp> = Zeros(exp);
25    // amid is the recovered value of T or B. As exp cannot be greater than 50
26    // we cannot do an out of range bitslice with MW = 16 and 66 bit
27    // arithmetic.
28    base<exp+CAP_MW-1:exp> = bottom;
29    limit<exp+CAP_MW-1:exp> = top;
30
31    // Calculate inputs to correction calculations
32    bits(66) a = '00':CapBoundsAddress(CapGetValue(c));
33    bits(3) A3 = a<exp+CAP_MW-1:exp+CAP_MW-3>;
34    bits(3) B3 = bottom<CAP_MW-1:CAP_MW-3>;
35    bits(3) T3 = top<CAP_MW-1:CAP_MW-3>;
36    bits(3) R3 = B3 - '001';
37
38    integer aHi;
39    if CapUnsignedLessThan(A3,R3) then

```

```

40     aHi = 1;
41     else
42         aHi = 0;
43
44     integer bHi;
45     if CapUnsignedLessThan(B3,R3) then
46         bHi = 1;
47     else
48         bHi = 0;
49
50     integer tHi;
51     if CapUnsignedLessThan(T3,R3) then
52         tHi = 1;
53     else
54         tHi = 0;
55
56     correction_base = bHi - aHi;
57     correction_limit = tHi - aHi;
58
59     // Determine if we need any atop bits or if they have all been shifted off
60     // the top of the calculation.
61     if exp+CAP_MW < CAP_MAX_EXPONENT+CAP_MW then
62         atop = a<65:exp+CAP_MW>;
63         base<65:exp+CAP_MW> = atop + correction_base;
64         limit<65:exp+CAP_MW> = atop + correction_limit;
65
66     // Final correction for limit for capabilities which wrap the address space
67     bits(2) l2 = limit<64:63>;
68     bits(2) b2 = '0':base<63>;
69     if exp < (CAP_MAX_EXPONENT-1) && CapUnsignedGreaterThan(l2 - b2, '01') then
70         limit<64> = NOT(limit<64>);
71
72     return ('0':base<63:0>, limit<64:0>, TRUE);

```

## 5.361 shared/functions/capability/CapGetExponent

```

1 // CapGetExponent()
2 // =====
3 // Returns the exponent in the range 0 to 63
4 // The Te and Be bits are stored inverted
5
6 integer CapGetExponent(Capability c)
7     if CapIsInternalExponent(c) then
8         bits(6) nexp = c<CAP_LIMIT_EXP_HI_BIT:CAP_LIMIT_LO_BIT>;c<CAP_BASE_EXP_HI_BIT:CAP_BASE_LO_BIT>;
9         return UInt(NOT(nexp));
10    else
11        return 0;
12
13 // CapIsExponentOutOfRange()
14 // Returns true if the exponent is not in the legal range, false otherwise.
15
16 boolean CapIsExponentOutOfRange(Capability c)
17     integer exp = CapGetExponent(c);
18     // To ensure 0 is a legal capability CAP_MAX_ENCODEABLE_EXPONENT is valid
19     // and is handled specially.
20     return (exp > CAP_MAX_EXPONENT) && (exp < CAP_MAX_ENCODEABLE_EXPONENT);

```

## 5.362 shared/functions/capability/CapGetLength

```

1 // CapGetLength()
2 // =====
3 // Returns the length of the capability
4
5 bits(CAP_LENGTH_NUM_BITS) CapGetLength(Capability c)
6     (base, limit, -) = CapGetBounds(c);
7     return limit - base;

```

## 5.363 shared/functions/capability/CapGetObjectype

```

1 // CapGetObjectype()
2 // =====
3 // Returns the object type

```



```

4
5 bits(CAP_VALUE_NUM_BITS) CapGetObjectType(Capability c)
6 return ZeroExtend(c<CAP_OTYPE_HI_BIT:CAP_OTYPE_LO_BIT>, CAP_VALUE_NUM_BITS);

```

### 5.364 shared/functions/capability/CapGetOffset

```

1 // CapGetOffset()
2 // =====
3 // Returns the offset of the capability value
4 // relative to the capability base address
5
6 bits(CAP_VALUE_NUM_BITS) CapGetOffset(Capability c)
7 (base, -, -) = CapGetBounds(c);
8 offset = '0':CapGetValue(c) - base;
9 return offset<0+:CAP_VALUE_NUM_BITS>;

```

### 5.365 shared/functions/capability/CapGetPermissions

```

1 // CapGetPermissions()
2 // =====
3 // Returns a bit vector of capability permissions
4
5 bits(CAP_PERMS_NUM_BITS) CapGetPermissions(Capability c)
6 return c<CAP_PERMS_HI_BIT:CAP_PERMS_LO_BIT>;

```

### 5.366 shared/functions/capability/CapGetRepresentableMask

```

1 // CapGetRepresentableMask()
2 // =====
3 // Return a mask that can be used to align down addresses to a value that is
4 // sufficient to set precise bounds for the given nearest representable length
5
6 bits(CAP_VALUE_NUM_BITS) CapGetRepresentableMask(bits(CAP_VALUE_NUM_BITS) len)
7 // CapNull if interpreted as a capability has maximum bounds and it is
8 // defined that introspection does not depend on the tag. Therefore it can
9 // be used here.
10 Capability c = CapNull();
11 bits(CAP_VALUE_NUM_BITS) test_base = Ones(CAP_VALUE_NUM_BITS) - len;
12 bits(CAP_LENGTH_NUM_BITS) test_length = ZeroExtend(len, CAP_LENGTH_NUM_BITS);
13 c<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = test_base;
14 c = CapSetBounds(c, test_length, FALSE);
15
16 // CapSetBounds provably cannot create an exponent greater than
17 // CAP_MAX_EXPONENT therefore a bad exponent check does not need to be done
18 // in this case.
19 integer exp1 = 0;
20 if CapIsInternalExponent(c) then
21 exp1 = CapGetExponent(c) + 3;
22
23 return Ones(CAP_VALUE_NUM_BITS-exp1):Zeros(exp1);

```

### 5.367 shared/functions/capability/CapGetTag

```

1 // CapGetTag()
2 // =====
3 // Returns the tag bit in bit<0> of the return value
4
5 bits(64) CapGetTag(Capability c)
6 return ZeroExtend(c<CAP_TAG_BIT>, 64);

```

### 5.368 shared/functions/capability/CapGetTop

```

1 // CapGetTop()
2 // =====
3 // Returns the top value

```

```

4
5 bits(CAP_MW) CapGetTop(Capability c)
6     bits(2) lmsb = '00';
7     bits(2) lcarry = '00';
8     bits(CAP_MW) b = CapGetBottom(c);
9     bits(CAP_MW) t;
10    if CapIsInternalExponent(c) then
11        lmsb = '01';
12        t = '00':c<CAP_LIMIT_HI_BIT:CAP_LIMIT_MANTISSA_LO_BIT>:'000';
13    else
14        t = '00':c<CAP_LIMIT_HI_BIT:CAP_LIMIT_LO_BIT>;
15    if CapUnsignedLessThan(t<CAP_MW-3:0>,b<CAP_MW-3:0>) then
16        lcarry = '01';
17    t<CAP_MW-1:CAP_MW-2> = b<CAP_MW-1:CAP_MW-2> + lmsb + lcarry;
18    return t;

```

## 5.369 shared/functions/capability/CapGetValue

```

1 // CapGetValue()
2 // =====
3 // Returns value field of a capability
4
5 bits(CAP_VALUE_NUM_BITS) CapGetValue(Capability c)
6     return c<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT>;

```

## 5.370 shared/functions/capability/CapIsBaseAboveLimit

```

1 // CapIsBaseAboveLimit()
2 // =====
3 // Returns true if the base is strictly greater than the limit, false otherwise
4
5 boolean CapIsBaseAboveLimit(Capability c)
6     (base, limit, -) = CapGetBounds(c);
7     return CapUnsignedGreaterThan(base, limit);

```

## 5.371 shared/functions/capability/CapIsEqual

```

1 // CapIsEqual()
2 // =====
3 // Returns true if two capabilities are bitwise identical, false otherwise.
4
5 boolean CapIsEqual(Capability c1, Capability c2)
6     return c1 == c2;

```

## 5.372 shared/functions/capability/CapIsExecutePermitted

```

1 // CapIsExecutePermitted()
2 // =====
3 // Returns true if the capability permits code execution, false otherwise
4
5 boolean CapIsExecutePermitted(Capability c)
6     return CapCheckPermissions(c, CAP_PERM_EXECUTE);

```

## 5.373 shared/functions/capability/CapIsExecutive

```

1 // CapIsExecutive()
2 // =====
3 // Returns true if the capability has Executive permission, false otherwise
4
5 boolean CapIsExecutive(Capability c)
6     return CapCheckPermissions(c, CAP_PERM_EXECUTIVE);

```

## 5.374 shared/functions/capability/CapIsInBounds

```

1 // CapIsInBounds()
2 // =====
3 // Returns true if the capability value is within the capability bounds, false
4 // otherwise.
5
6 boolean CapIsInBounds(Capability c)
7     (base, limit, valid) = CapGetBounds(c);
8     value65 = '0':CapGetValue(c);
9     // Never in bounds if there is an out of range exponent involved
10    return CapUnsignedGreaterThanOrEqualTo(value65,base) && CapUnsignedLessThan(value65,limit) && valid;

```

## 5.375 shared/functions/capability/CapIsInternalExponent

```

1 // CapIsInternalExponent()
2 // =====
3 // Returns true if an internal exponent is in use, false otherwise.
4 // The Ie bit is stored inverted.
5
6 boolean CapIsInternalExponent(Capability c)
7     return c<CAP_IE_BIT> == '0';

```

## 5.376 shared/functions/capability/CapIsLocal

```

1 // CapIsLocal()
2 // =====
3 // Returns true if the capability is local, false otherwise
4
5 boolean CapIsLocal(Capability c)
6     return !CapCheckPermissions(c, CAP_PERM_GLOBAL);

```

## 5.377 shared/functions/capability/CapIsMutableLoadPermitted

```

1 // CapIsMutableLoadPermitted()
2 // =====
3 // Returns true if the capability is capable of loading capabilities
4 // for use in store operations, false otherwise
5
6 boolean CapIsMutableLoadPermitted(Capability c)
7     return CapCheckPermissions(c, CAP_PERM_MUTABLE_LOAD);

```

## 5.378 shared/functions/capability/CapIsRangeInBounds

```

1 // CapIsRangeInBounds()
2 // =====
3 // Returns true if a range of values is within capability bounds, false otherwise
4
5 boolean CapIsRangeInBounds(Capability c, bits(CAP_VALUE_NUM_BITS) start_address,
6     ↪bits(CAP_VALUE_NUM_BITS+1) length)
7     (base, limit, valid) = CapGetBounds(c);
8     start_ext = '0':start_address;
9     limit_ext = start_ext + length;
10    // Never in bounds if there is an out of range exponent involved
11    return CapUnsignedGreaterThanOrEqualTo(start_ext,base) && CapUnsignedLessThanOrEqualTo(limit_ext,limit) &&
12     ↪valid;

```

## 5.379 shared/functions/capability/CapIsRepresentable

```

1 // CapIsRepresentable()
2 // =====
3 // Return if the bounds are still representable if a new value is applied to an
4 // an existing capability.
5
6 boolean CapIsRepresentable(Capability c, bits(CAP_VALUE_NUM_BITS) address)
7     Capability newc = c;
8     newc<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = address;
9     return CapBoundsEqual(c,newc);

```

**5.380 shared/functions/capability/CapIsRepresentableFast**

```

1 // CapIsRepresentableFast()
2 // =====
3 // Return if the bounds are still representable if a new value is applied to an
4 // an existing capability. This version is used for CapAdd only and may exhibit
5 // false negatives vs the full CapIsRepresentable check for values which which
6 // are outside bounds.
7
8 boolean CapIsRepresentableFast(Capability c, bits(CAP_VALUE_NUM_BITS) increment)
9     integer exp = CapGetExponent(c);
10    if exp >= (CAP_MAX_EXPONENT - 2) then
11        return TRUE;
12    else
13        bits(CAP_VALUE_NUM_BITS) a = CapGetValue(c);
14        // calculation needs to be done on address rather than the value
15        a = CapBoundsAddress(a);
16        increment = CapBoundsAddress(increment);
17
18        i_top = ASR(increment, exp+CAP_MW);
19        i_mid = LSR(increment, exp)<CAP_MW-1:0>;
20        a_mid = LSR(a, exp)<CAP_MW-1:0>;
21        B3 = CapGetBottom(c)<CAP_MW-1:CAP_MW-3>;
22        R3 = B3 - '001';
23        R = R3:Zeros(CAP_MW-3);
24        diff = R - a_mid;
25        diff1 = diff - 1;
26
27        // Comparing against Ones below is used as proxy for comparing against
28        // -1 to avoid any issues with comparing a bits value against a signed
29        // integer.
30        if (i_top == 0) then
31            return CapUnsignedLessThan(i_mid, diff1);
32        elseif (i_top == Ones(CAP_VALUE_NUM_BITS)) then
33            return CapUnsignedGreaterThanOrEqualTo(i_mid, diff) && (R != a_mid);
34        else
35            return FALSE;

```

**5.381 shared/functions/capability/CapIsSealed**

```

1 // CapIsSealed()
2 // =====
3 // Returns true if the input capability is sealed
4
5 boolean CapIsSealed(Capability c)
6     return CapGetObject(c) != Zeros(CAP_VALUE_NUM_BITS);

```

**5.382 shared/functions/capability/CapIsSubSetOf**

```

1 // CapIsSubSetOf()
2 // =====
3 // Returns true if capability a is a subset or equal to capability b
4
5 boolean CapIsSubSetOf(Capability a, Capability b)
6     (abase, alimit, avalid) = CapGetBounds(a);
7     (bbase, blimit, bvalid) = CapGetBounds(b);
8     boolean boundsSubset = CapUnsignedGreaterThanOrEqualTo(abase, bbase) &&
9         ↳ CapUnsignedLessThanOrEqualTo(alimit, blimit);
10    boolean permsSubset = (CapGetPermissions(a) AND NOT(CapGetPermissions(b))) ==
11        ↳ Zeros(CAP_PERMS_NUM_BITS);
12    // Subset is never true if there is an out of range exponent involved
13    return boundsSubset && permsSubset && avalid && bvalid;

```

**5.383 shared/functions/capability/CapIsSystemAccessPermitted**

```

1 // CapIsSystemAccessPermitted()
2 // =====
3 // Returns true if the capability permits system register accesses, false otherwise.
4
5 boolean CapIsSystemAccessPermitted(Capability c)
6     return CapCheckPermissions(c, CAP_PERM_EXECUTE OR CAP_PERM_SYSTEM);

```

**5.384 shared/functions/capability/CapIsTagClear**

```

1 // CapIsTagClear()
2 // =====
3 // Return true if the tag is clear, false otherwise
4
5 boolean CapIsTagClear(Capability c)
6     return CapGetTag(c)<0> == '0';

```

**5.385 shared/functions/capability/CapIsTagSet**

```

1 // CapIsTagSet()
2 // =====
3 // Return true if the tag is set, false otherwise
4
5 boolean CapIsTagSet(Capability c)
6     return CapGetTag(c)<0> == '1';

```

**5.386 shared/functions/capability/CapNull**

```

1 // CapNull()
2 // =====
3 // Returns the null capability defined as all zeros
4
5 Capability CapNull()
6     Capability c = Zeros(129);
7     return c;

```

**5.387 shared/functions/capability/CapPermsInclude**

```

1 // CapPermsInclude()
2 // =====
3 // Returns true if the perms includes the permissions in mask, false otherwise
4
5 boolean CapPermsInclude(bits(64) perms, bits(64) mask)
6     return (perms<CAP_PERMS_NUM_BITS-1:0> AND mask<CAP_PERMS_NUM_BITS-1:0>) ==
7         ↪mask<CAP_PERMS_NUM_BITS-1:0>;

```

**5.388 shared/functions/capability/CapSetBounds**

```

1 // CapSetBounds
2 // =====
3 // Returns a capability, derived from the input capability, with base address
4 // set to the value of the input capability and the length set to a given
5 // value. If precise bounds setting is not possible, either the bounds are
6 // rounded, or tag is cleared, depending on the input exact flag.
7
8 Capability CapSetBounds(Capability c, bits(CAP_LENGTH_NUM_BITS) req_len, boolean exact)
9     // For this ASL to be valid according to the proved properties req_len must
10    // be at most 2^64. Called from the ISA via a register it can never be more than 2^64-1.
11    assert CapUnsignedLessThanOrEqual(req_len, CAP_BOUND_MAX);
12
13    // Find a candidate exponent
14    integer exp = CAP_MAX_EXPONENT - CountLeadingZeroBits(req_len<CAP_VALUE_NUM_BITS:CAP_MW-1>);
15    // If the candidate exponent is non zero or the calculated part of 'T' for
16    // bounds decoding is not zero then the internal exponent is used.
17    boolean ie = (exp != 0) || req_len<CAP_MW-2> == '1';
18
19    bits(CAP_VALUE_NUM_BITS) base = CapGetValue(c);
20    // Choose the actual base based on whether the desired capability is 'Large' or 'Small'
21    // As exp can be increased in some cases, some potentially large capabilities
22    // will be classed as small.
23    bits(CAP_VALUE_NUM_BITS) abase = if CapBoundsUsesValue(CapGetExponent(c)) then CapBoundsAddress(base)
24        ↪else base;
25
26    bits(CAP_VALUE_NUM_BITS+2) req_base = '00':abase;

```

```

26 bits(CAP_VALUE_NUM_BITS+2) req_top = req_base + ('0':req_len);
27
28 // Caclulate for the non ie case
29 bits(CAP_MW) Bbits = req_base<CAP_MW-1:0>;
30 bits(CAP_MW) TBits = req_top<CAP_MW-1:0>;
31 boolean lostTop = FALSE;
32 boolean lostBottom = FALSE;
33 boolean incrementE = FALSE;
34
35 if ie then
36 // Logically the upper bit address is exp+3+CAP_MW-3-1 but +3-3 can
37 // trivially be omitted.
38 bits(CAP_MW-3) B_ie = req_base<exp+CAP_MW-1:exp+3>;
39 bits(CAP_MW-3) T_ie = req_top<exp+CAP_MW-1:exp+3>;
40
41 // Have we lost any bits of base or top?
42 bits(CAP_VALUE_NUM_BITS+2) maskLo = ZeroExtend(Ones(exp+3),CAP_VALUE_NUM_BITS+2);
43 lostBottom = (req_base AND maskLo) != Zeros(CAP_VALUE_NUM_BITS+2);
44 lostTop = (req_top AND maskLo) != Zeros(CAP_VALUE_NUM_BITS+2);
45
46 if lostTop then
47 // Increment T to make sure it is still above top even with lost bits.
48 // It might wrap but if that makes B<T then decoding will compensate.
49 T_ie = T_ie + 1;
50
51 // We chose e so that the top two bits of the length should be 0b01
52 // however we may have overflowed if T was incremented or we lost bits
53 // of base.
54 L_ie = T_ie - B_ie;
55 if L_ie<CAP_MW-4> == '1' then
56 incrementE = TRUE;
57
58 lostBottom = lostBottom || B_ie[0] == '1';
59 lostTop = lostTop || T_ie[0] == '1';
60
61 // Recalculate. This cannot produce an out of range slice as an SMT
62 // proof exists that the algorithm can never produce an exponent
63 // greater than CAP_MAX_EXPONENT and we are just about to increment
64 // so exp can only be CAP_MAX_EXPONENT-1.
65 assert exp < CAP_MAX_EXPONENT;
66 B_ie = req_base<exp+CAP_MW:exp+4>;
67 T_ie = req_top<exp+CAP_MW:exp+4>;
68 if lostTop then
69 T_ie = T_ie + 1;
70
71 if incrementE == TRUE then
72 exp = exp + 1;
73
74 Bbits = B_ie:'000';
75 TBits = T_ie:'000';
76
77 // Now construct the return
78 Capability newc = c;
79
80 // We must check request was within the bounds of the original capability
81 // and unset the tag if it was not. This must be done using the sign
82 // extended address not including the flags field.
83 (obase, olimit, ovalid) = CapGetBounds(c);
84 if (!CapUnsignedGreaterThanOrEqual(req_base<0+:CAP_BOUND_NUM_BITS>,obase) ||
85 !CapUnsignedLessThanOrEqual(req_top<0+:CAP_BOUND_NUM_BITS>,olimit) ||
86 !ovalid) then
87 newc<CAP_TAG_BIT> = '0';
88
89 // The ie bit and the Te and Be bits are stored inverted
90 if ie then
91 newc<CAP_IE_BIT> = '0';
92 newc<CAP_BASE_EXP_HI_BIT:CAP_BASE_LO_BIT> = NOT(exp<2:0>);
93 newc<CAP_LIMIT_EXP_HI_BIT:CAP_LIMIT_LO_BIT> = NOT(exp<5:3>);
94 else
95 newc<CAP_IE_BIT> = '1';
96 newc<CAP_BASE_EXP_HI_BIT:CAP_BASE_LO_BIT> = Bbits<2:0>;
97 newc<CAP_LIMIT_EXP_HI_BIT:CAP_LIMIT_LO_BIT> = TBits<2:0>;
98
99 newc<CAP_BASE_HI_BIT:CAP_BASE_MANTISSA_LO_BIT> = Bbits<CAP_MW-1:3>;
100 // The top two bits of T are recovered during decoding
101 newc<CAP_LIMIT_HI_BIT:CAP_LIMIT_MANTISSA_LO_BIT> = TBits<CAP_MW-3:3>;
102
103 // if reducing bounds from a large to a small capability, the original
104 // base needs to have consistent bits at the top
105 boolean from_large = !CapBoundsUsesValue(CapGetExponent(c));
106 boolean to_small = CapBoundsUsesValue(exp);
107 if from_large && to_small && SignExtend(base<CAP_FLAGS_LO_BIT-1:0>, 64) != base then

```

```

108     newc<CAP_TAG_BIT> = '0';
109
110     // If we were asked for an exact bound and could not provide it then we must clear the tag
111     if exact && (lostBottom || lostTop) then
112         newc<CAP_TAG_BIT> = '0';
113
114     return newc;

```

## 5.389 shared/functions/capability/CapSetObjectType

```

1 // CapSetObjectType()
2 // =====
3 // Returns the capability c with the object type set to o
4
5 Capability CapSetObjectType(Capability c, bits(64) o)
6     c<CAP_OTYPE_HI_BIT:CAP_OTYPE_LO_BIT> = o<CAP_OTYPE_NUM_BITS-1:0>;
7     return c;
8
9 // CapGetFlags()
10 // Returns the flags field
11
12 bits(CAP_VALUE_NUM_BITS) CapGetFlags(Capability c)
13     bits(CAP_VALUE_NUM_BITS) r = c<CAP_FLAGS_HI_BIT:CAP_FLAGS_LO_BIT>:Zeros(CAP_VALUE_FOR_BOUND_NUM_BITS);
14     return r;
15
16 // CapSetFlags()
17 // Sets the flags field from flags field of f
18
19 Capability CapSetFlags(Capability c, bits(CAP_VALUE_NUM_BITS) f)
20     c<CAP_FLAGS_HI_BIT:CAP_FLAGS_LO_BIT> = f<CAP_FLAGS_HI_BIT:CAP_FLAGS_LO_BIT>;
21     return c;

```

## 5.390 shared/functions/capability/CapSetOffset

```

1 // CapSetOffset()
2 // =====
3 // Returns the input capability with the address offset set to a given value.
4 // If this results in the bounds not being representable then the tag is
5 // cleared
6
7 Capability CapSetOffset(Capability c, bits(CAP_VALUE_NUM_BITS) offset)
8     // If the exponent is valid does not need to be checked here as CapAdd will
9     // unset the tag if it is.
10    (base, -, -) = CapGetBounds(c);
11    bits(CAP_VALUE_NUM_BITS) newvalue = base<CAP_VALUE_NUM_BITS-1:0> + offset;
12    bits(CAP_VALUE_NUM_BITS) increment = newvalue - CapGetValue(c);
13    return CapAdd(c, increment);

```

## 5.391 shared/functions/capability/CapSetTag

```

1 // CapSetTag()
2 // =====
3 // Returns a capability formed by setting the tag bit of the argument c to
4 // bit<0> of the argument t
5
6 Capability CapSetTag(Capability c, bits(64) t)
7     Capability r = c;
8     r<CAP_TAG_BIT> = t<0>;
9     return r;

```

## 5.392 shared/functions/capability/CapSetValue

```

1 // CapSetValue()
2 // =====
3 // Returns the input capability with the value set to v, if this results in the
4 // capability bounds not being representable the tag is cleared
5
6 Capability CapSetValue(Capability c, bits(CAP_VALUE_NUM_BITS) v)

```

```

7  bits(CAP_VALUE_NUM_BITS) oldv = CapGetValue(c);
8  if !CapIsRepresentable(c,v) then
9    c = CapWithTagClear(c);
10  c<CAP_VALUE_HI_BIT:CAP_VALUE_LO_BIT> = v;
11
12  // if any bounds bits are taken from the value, ensure the top address bit doesn't change
13  if (CapBoundsUsesValue(CapGetExponent(c)) &&
14     v<CAP_FLAGS_LO_BIT-1> != oldv<CAP_FLAGS_LO_BIT-1>) then
15    c = CapWithTagClear(c);
16
17  return c;

```

### 5.393 shared/functions/capability/CapSquashPostLoadCap

```

1  // CapSquashPostLoadCap()
2  // =====
3  // Perform the following processing
4  // - If the Capability was loaded without LoadCap permission clear the tag
5  // - Remove MutableLoad, Store, StoreCap and StoreLocalCap permissions
6  //   in a loaded capability if accessed without MutableLoad permission
7
8  Capability CapSquashPostLoadCap(Capability data, VirtualAddress addr)
9
10  Capability base_cap;
11
12  if VAIsPCCRelative(addr) then
13    base_cap = PCC[];
14  elseif VAIsBits64(addr) then
15    base_cap = DDC[];
16  else
17    base_cap = VAtToCapability(addr);
18
19  if !CapCheckPermissions(base_cap, CAP_PERM_LOAD_CAP) then
20    data = CapWithTagClear(data);
21
22  if !CapIsMutableLoadPermitted(base_cap) && CapIsTagSet(data) && !CapIsSealed(data) then
23    data = CapClearPerms(data, CAP_PERM_STORE OR CAP_PERM_STORE_CAP OR CAP_PERM_STORE_LOCAL OR
24      ↳CAP_PERM_MUTABLE_LOAD);
25
26  return data;

```

### 5.394 shared/functions/capability/CapUnseal

```

1  // CapUnseal()
2  // =====
3  // Returns an unsealed version of the input capability
4
5  Capability CapUnseal(Capability c)
6  return CapSetObjectType(c, Zeros(64));

```

### 5.395 shared/functions/capability/CapUnsignedGreaterThan

```

1  // CapUnsignedGreaterThan()
2  // =====
3  // Returns true if a is greater than b under an unsigned greater than operation.
4
5  boolean CapUnsignedGreaterThan(bits(N) a, bits(N) b)
6  return UInt(a) > UInt(b);

```

### 5.396 shared/functions/capability/CapUnsignedGreaterThanOrEqual

```

1  // CapUnsignedGreaterThanOrEqual()
2  // =====
3  // Returns true if a is greater than b under an unsigned greater than or equal operation.
4
5  boolean CapUnsignedGreaterThanOrEqual(bits(N) a, bits(N) b)
6  return UInt(a) >= UInt(b);

```



**5.397 shared/functions/capability/CapUnsignedLessThan**

```

1 // CapUnsignedLessThan()
2 // =====
3 // Returns true if a is less than b under an unsigned less than operation.
4
5 boolean CapUnsignedLessThan(bits(N) a, bits(N) b)
6     return UInt(a) < UInt(b);

```

**5.398 shared/functions/capability/CapUnsignedLessThanOrEqual**

```

1 // CapUnsignedLessThanOrEqual()
2 // =====
3 // Returns true if a is less than b under an unsigned less than or equal operation.
4
5 boolean CapUnsignedLessThanOrEqual(bits(N) a, bits(N) b)
6     return UInt(a) <= UInt(b);

```

**5.399 shared/functions/capability/CapWithTagClear**

```

1 // CapWithTagClear()
2 // =====
3 // Returns the input capability with tag cleared
4
5 Capability CapWithTagClear(Capability c)
6     return CapSetTag(c, ZeroExtend('0', 64));

```

**5.400 shared/functions/capability/CapWithTagSet**

```

1 // CapWithTagSet()
2 // =====
3 // Returns the input capability with tag set
4
5 Capability CapWithTagSet(Capability c)
6     return CapSetTag(c, ZeroExtend('1', 64));

```

**5.401 shared/functions/capability/CapabilityFromData**

```

1 // CapabilityFromData()
2 // =====
3 // Converts a 1-bit tag and 128-bit data to a Capability
4
5 Capability CapabilityFromData(integer size, bits(1) tag, bits(size) data)
6     Capability c;
7     c<size-1:0> = data;
8     c<CAP_TAG_BIT> = tag;
9     return c;

```

**5.402 shared/functions/capability/DataFromCapability**

```

1 // DataFromCapability()
2 // =====
3 // Converts a Capability to a 1-bit tag and data of a given size
4
5 (bits(1), bits(size)) DataFromCapability(integer size, Capability c)
6     return (c<CAP_TAG_BIT>, c<size-1:0>);

```

**5.403 shared/functions/common/ASR**

```

1 // ASR()
2 // =====
3
4 bits(N) ASR(bits(N) x, integer shift)
5     assert shift >= 0;
6     if shift == 0 then
7         result = x;
8     else
9         (result, -) = ASR_C(x, shift);
10    return result;

```

## 5.404 shared/functions/common/ASR\_C

```

1 // ASR_C()
2 // =====
3
4 (bits(N), bit) ASR_C(bits(N) x, integer shift)
5     assert shift > 0;
6     extended_x = SignExtend(x, shift+N);
7     result = extended_x<shift+N-1:shift>;
8     carry_out = extended_x<shift-1>;
9     return (result, carry_out);

```

## 5.405 shared/functions/common/Abs

```

1 // Abs()
2 // =====
3
4 integer Abs(integer x)
5     return if x >= 0 then x else -x;
6
7 // Abs()
8 // =====
9
10 real Abs(real x)
11    return if x >= 0.0 then x else -x;

```

## 5.406 shared/functions/common/Align

```

1 // Align()
2 // =====
3
4 integer Align(integer x, integer y)
5     return y * (x DIV y);
6
7 // Align()
8 // =====
9
10 bits(N) Align(bits(N) x, integer y)
11    return Align(UInt(x), y)<N-1:0>;

```

## 5.407 shared/functions/common/BitCount

```

1 // BitCount()
2 // =====
3
4 integer BitCount(bits(N) x)
5     integer result = 0;
6     for i = 0 to N-1
7         if x<i> == '1' then
8             result = result + 1;
9     return result;

```

## 5.408 shared/functions/common/CountLeadingSignBits

```

1 // CountLeadingSignBits()
2 // =====
3
4 integer CountLeadingSignBits(bits(N) x)
5     return CountLeadingZeroBits(x<N-1:1> EOR x<N-2:0>);

```

## 5.409 shared/functions/common/CountLeadingZeroBits

```

1 // CountLeadingZeroBits()
2 // =====
3
4 integer CountLeadingZeroBits(bits(N) x)
5     return N - (HighestSetBit(x) + 1);

```

## 5.410 shared/functions/common/Elem

```

1 // Elem[] - non-assignment form
2 // =====
3
4 bits(size) Elem(bits(N) vector, integer e, integer size)
5     assert e >= 0 && (e+1)*size <= N;
6     return vector<e*size+size-1 : e*size>;
7
8 // Elem[] - non-assignment form
9 // =====
10
11 bits(size) Elem(bits(N) vector, integer e)
12     return Elem(vector, e, size);
13
14 // Elem[] - assignment form
15 // =====
16
17 Elem(bits(N) &vector, integer e, integer size) = bits(size) value
18     assert e >= 0 && (e+1)*size <= N;
19     vector<(e+1)*size-1:e*size> = value;
20     return;
21
22 // Elem[] - assignment form
23 // =====
24
25 Elem(bits(N) &vector, integer e) = bits(size) value
26     Elem(vector, e, size) = value;
27     return;

```

## 5.411 shared/functions/common/Extend

```

1 // Extend()
2 // =====
3
4 bits(N) Extend(bits(M) x, integer N, boolean unsigned)
5     return if unsigned then ZeroExtend(x, N) else SignExtend(x, N);
6
7 // Extend()
8 // =====
9
10 bits(N) Extend(bits(M) x, boolean unsigned)
11     return Extend(x, N, unsigned);

```

## 5.412 shared/functions/common/HighestSetBit

```

1 // HighestSetBit()
2 // =====
3
4 integer HighestSetBit(bits(N) x)
5     for i = N-1 downto 0
6         if x<i> == '1' then return i;
7     return -1;

```

## 5.413 shared/functions/common/Int

```
1 // Int()
2 // =====
3
4 integer Int(bits(N) x, boolean unsigned)
5     result = if unsigned then UInt(x) else SInt(x);
6     return result;
```

## 5.414 shared/functions/common/IsOnes

```
1 // IsOnes()
2 // =====
3
4 boolean IsOnes(bits(N) x)
5     return x == Ones(N);
```

## 5.415 shared/functions/common/IsZero

```
1 // IsZero()
2 // =====
3
4 boolean IsZero(bits(N) x)
5     return x == Zeros(N);
```

## 5.416 shared/functions/common/IsZeroBit

```
1 // IsZeroBit()
2 // =====
3
4 bit IsZeroBit(bits(N) x)
5     return if IsZero(x) then '1' else '0';
```

## 5.417 shared/functions/common/LSL

```
1 // LSL()
2 // =====
3
4 bits(N) LSL(bits(N) x, integer shift)
5     assert shift >= 0;
6     if shift == 0 then
7         result = x;
8     else
9         (result, -) = LSL_C(x, shift);
10    return result;
```

## 5.418 shared/functions/common/LSL\_C

```
1 // LSL_C()
2 // =====
3
4 (bits(N), bit) LSL_C(bits(N) x, integer shift)
5     assert shift > 0;
6     extended_x = x : Zeros(shift);
7     result = extended_x<N-1:0>;
8     carry_out = extended_x<N>;
9     return (result, carry_out);
```

## 5.419 shared/functions/common/LSR

```

1 // LSR()
2 // =====
3
4 bits(N) LSR(bits(N) x, integer shift)
5     assert shift >= 0;
6     if shift == 0 then
7         result = x;
8     else
9         (result, -) = LSR_C(x, shift);
10    return result;

```

## 5.420 shared/functions/common/LSR\_C

```

1 // LSR_C()
2 // =====
3
4 (bits(N), bit) LSR_C(bits(N) x, integer shift)
5     assert shift > 0;
6     extended_x = ZeroExtend(x, shift+N);
7     result = extended_x<shift+N-1:shift>;
8     carry_out = extended_x<shift-1>;
9     return (result, carry_out);

```

## 5.421 shared/functions/common/LeastSetBit

```

1 // LeastSetBit()
2 // =====
3
4 integer LeastSetBit(bits(N) x)
5     for i = 0 to N-1
6         if x<i> == '1' then return i;
7     return N;

```

## 5.422 shared/functions/common/Max

```

1 // Max()
2 // =====
3
4 integer Max(integer a, integer b)
5     return if a >= b then a else b;
6
7 // Max()
8 // =====
9
10 real Max(real a, real b)
11    return if a >= b then a else b;

```

## 5.423 shared/functions/common/Min

```

1 // Min()
2 // =====
3
4 integer Min(integer a, integer b)
5     return if a <= b then a else b;
6
7 // Min()
8 // =====
9
10 real Min(real a, real b)
11    return if a <= b then a else b;

```

## 5.424 shared/functions/common/Ones

```

1 // Ones ()
2 // =====
3
4 bits(N) Ones(integer N)
5     return Replicate('1',N);
6
7 // Ones ()
8 // =====
9
10 bits(N) Ones()
11     return Ones(N);

```

## 5.425 shared/functions/common/ROR

```

1 // ROR()
2 // =====
3
4 bits(N) ROR(bits(N) x, integer shift)
5     assert shift >= 0;
6     if shift == 0 then
7         result = x;
8     else
9         (result, -) = ROR_C(x, shift);
10    return result;

```

## 5.426 shared/functions/common/ROR\_C

```

1 // ROR_C()
2 // =====
3
4 (bits(N), bit) ROR_C(bits(N) x, integer shift)
5     assert shift != 0;
6     m = shift MOD N;
7     result = LSR(x,m) OR LSL(x,N-m);
8     carry_out = result<N-1>;
9     return (result, carry_out);

```

## 5.427 shared/functions/common/Replicate

```

1 // Replicate()
2 // =====
3
4 bits(N) Replicate(bits(M) x)
5     assert N MOD M == 0;
6     return Replicate(x, N DIV M);
7
8 bits(M*N) Replicate(bits(M) x, integer N);

```

## 5.428 shared/functions/common/RoundDown

```

1 integer RoundDown(real x);

```

## 5.429 shared/functions/common/RoundTowardsZero

```

1 // RoundTowardsZero()
2 // =====
3
4 integer RoundTowardsZero(real x)
5     return if x == 0.0 then 0 else if x >= 0.0 then RoundDown(x) else RoundUp(x);

```

## 5.430 shared/functions/common/RoundUp

```
1 integer RoundUp(real x);
```

## 5.431 shared/functions/common/SInt

```
1 // SInt ()
2 // =====
3
4 integer SInt(bits(N) x)
5     result = 0;
6     for i = 0 to N-1
7         if x<i> == '1' then result = result + 2^i;
8     if x<N-1> == '1' then result = result - 2^N;
9     return result;
```

## 5.432 shared/functions/common/SignExtend

```
1 // SignExtend()
2 // =====
3
4 bits(N) SignExtend(bits(M) x, integer N)
5     assert N >= M;
6     return Replicate(x<M-1>, N-M) : x;
7
8 // SignExtend()
9 // =====
10
11 bits(N) SignExtend(bits(M) x)
12     return SignExtend(x, N);
```

## 5.433 shared/functions/common/UInt

```
1 // UInt ()
2 // =====
3
4 integer UInt(bits(N) x)
5     result = 0;
6     for i = 0 to N-1
7         if x<i> == '1' then result = result + 2^i;
8     return result;
```

## 5.434 shared/functions/common/ZeroExtend

```
1 // ZeroExtend()
2 // =====
3
4 bits(N) ZeroExtend(bits(M) x, integer N)
5     assert N >= M;
6     return Zeros(N-M) : x;
7
8 // ZeroExtend()
9 // =====
10
11 bits(N) ZeroExtend(bits(M) x)
12     return ZeroExtend(x, N);
```

## 5.435 shared/functions/common/Zeros

```
1 // Zeros()
2 // =====
3
4 bits(N) Zeros(integer N)
5     return Replicate('0', N);
6
7 // Zeros()
8 // =====
```

```

9
10 bits(N) Zeros ()
11   return Zeros (N);

```

## 5.436 shared/functions/crc/BitReverse

```

1 // BitReverse ()
2 // =====
3
4 bits(N) BitReverse (bits (N) data)
5   bits (N) result;
6   for i = 0 to N-1
7     result<N-i-1> = data<i>;
8   return result;

```

## 5.437 shared/functions/crc/HaveCRCExt

```

1 // HaveCRCExt ()
2 // =====
3
4 boolean HaveCRCExt ()
5   return HasArchVersion (ARMv8p1) || boolean IMPLEMENTATION_DEFINED "Have CRC extension";

```

## 5.438 shared/functions/crc/Poly32Mod2

```

1 // Poly32Mod2 ()
2 // =====
3
4 // Poly32Mod2 on a bitstring does a polynomial Modulus over {0,1} operation
5
6 bits(32) Poly32Mod2 (bits (N) data, bits (32) poly)
7   assert N > 32;
8   for i = N-1 downto 32
9     if data<i> == '1' then
10      data<i-1:0> = data<i-1:0> EOR (poly:Zeros (i-32));
11   return data<31:0>;

```

## 5.439 shared/functions/crypto/AESInvMixColumns

```

1 // AESInvMixColumns ()
2 // =====
3 // Transformation in the Inverse Cipher that is the inverse of AESMixColumns.
4
5 bits(128) AESInvMixColumns (bits (128) op)
6   bits (4*8) in0 = op< 96+:8> : op< 64+:8> : op< 32+:8> : op<  0+:8>;
7   bits (4*8) in1 = op<104+:8> : op< 72+:8> : op< 40+:8> : op<  8+:8>;
8   bits (4*8) in2 = op<112+:8> : op< 80+:8> : op< 48+:8> : op< 16+:8>;
9   bits (4*8) in3 = op<120+:8> : op< 88+:8> : op< 56+:8> : op< 24+:8>;
10
11   bits (4*8) out0;
12   bits (4*8) out1;
13   bits (4*8) out2;
14   bits (4*8) out3;
15
16   for c = 0 to 3
17     out0<c*8+:8> = FFmul0E (in0<c*8+:8>) EOR FFmul0B (in1<c*8+:8>) EOR FFmul0D (in2<c*8+:8>) EOR
18       ↪FFmul09 (in3<c*8+:8>);
19     out1<c*8+:8> = FFmul09 (in0<c*8+:8>) EOR FFmul0E (in1<c*8+:8>) EOR FFmul0B (in2<c*8+:8>) EOR
20       ↪FFmul0D (in3<c*8+:8>);
21     out2<c*8+:8> = FFmul0D (in0<c*8+:8>) EOR FFmul09 (in1<c*8+:8>) EOR FFmul0E (in2<c*8+:8>) EOR
22       ↪FFmul0B (in3<c*8+:8>);
23     out3<c*8+:8> = FFmul0B (in0<c*8+:8>) EOR FFmul0D (in1<c*8+:8>) EOR FFmul09 (in2<c*8+:8>) EOR
24       ↪FFmul0E (in3<c*8+:8>);
25
26   return (
27     out3<3*8+:8> : out2<3*8+:8> : out1<3*8+:8> : out0<3*8+:8> :
28     out3<2*8+:8> : out2<2*8+:8> : out1<2*8+:8> : out0<2*8+:8> :
29     out3<1*8+:8> : out2<1*8+:8> : out1<1*8+:8> : out0<1*8+:8> :

```



```

26     out3<0*8+:8> : out2<0*8+:8> : out1<0*8+:8> : out0<0*8+:8>
27 );

```

## 5.440 shared/functions/crypto/AESInvShiftRows

```

1 // AESInvShiftRows()
2 // =====
3 // Transformation in the Inverse Cipher that is inverse of AESShiftRows.
4
5 bits(128) AESInvShiftRows(bits(128) op)
6     return (
7         op< 24+:8> : op< 48+:8> : op< 72+:8> : op< 96+:8> :
8         op<120+:8> : op< 16+:8> : op< 40+:8> : op< 64+:8> :
9         op< 88+:8> : op<112+:8> : op< 8+:8> : op< 32+:8> :
10        op< 56+:8> : op< 80+:8> : op<104+:8> : op< 0+:8>
11    );

```

## 5.441 shared/functions/crypto/AESInvSubBytes

```

1 // AESInvSubBytes()
2 // =====
3 // Transformation in the Inverse Cipher that is the inverse of AESSubBytes.
4
5 bits(128) AESInvSubBytes(bits(128) op)
6     // Inverse S-box values
7     bits(16*16*8) GF2_inv = (
8         /* F E D C B A 9 8 7 6 5 4 3 2 1 0 */
9         /*F*/ 0x7d0c2155631469e126d677ba7e042b17<127:0> :
10        /*E*/ 0x619953833cbbbec8b0f52aae4d3be0a0<127:0> :
11        /*D*/ 0xef9cc9939f7ae52d0d4ab519a97f5160<127:0> :
12        /*C*/ 0x5fec8027591012b131c7078833a8dd1f<127:0> :
13        /*B*/ 0xf45acd78fec0db9a2079d2c64b3e56fc<127:0> :
14        /*A*/ 0x1bbe18aa0e62b76f89c5291d711af147<127:0> :
15        /*9*/ 0x6edf751ce837f9e28535ade72274ac96<127:0> :
16        /*8*/ 0x73e6b4f0cecff29eadc674f4111913a<127:0> :
17        /*7*/ 0x6b8a130103bdafc1020f3fca8f1e2cd0<127:0> :
18        /*6*/ 0x0645b3b80558e4f70ad3bc8c00abd890<127:0> :
19        /*5*/ 0x849d8da75746155edab9edfd5048706c<127:0> :
20        /*4*/ 0x92b6655dcc5ca4d41698688664f6f872<127:0> :
21        /*3*/ 0x25d18b6d49a25b76b224d92866a12e08<127:0> :
22        /*2*/ 0x4ec3fa420b954cee3d23c2a632947b54<127:0> :
23        /*1*/ 0xcbe9dec444438e3487ff2f9b8239e37c<127:0> :
24        /*0*/ 0xfbd7f3819ea340bf38a53630d56a0952<127:0>
25    );
26     bits(128) out;
27     for i = 0 to 15
28         out<i*8+:8> = GF2_inv<UInt>(op<i*8+:8>)*8+:8>;
29     return out;

```

## 5.442 shared/functions/crypto/AESMixColumns

```

1 // AESMixColumns()
2 // =====
3 // Transformation in the Cipher that takes all of the columns of the
4 // State and mixes their data (independently of one another) to
5 // produce new columns.
6
7 bits(128) AESMixColumns(bits(128) op)
8     bits(4*8) in0 = op< 96+:8> : op< 64+:8> : op< 32+:8> : op< 0+:8>;
9     bits(4*8) in1 = op<104+:8> : op< 72+:8> : op< 40+:8> : op< 8+:8>;
10    bits(4*8) in2 = op<112+:8> : op< 80+:8> : op< 48+:8> : op< 16+:8>;
11    bits(4*8) in3 = op<120+:8> : op< 88+:8> : op< 56+:8> : op< 24+:8>;
12
13    bits(4*8) out0;
14    bits(4*8) out1;
15    bits(4*8) out2;
16    bits(4*8) out3;
17
18    for c = 0 to 3
19        out0<c*8+:8> = Ffmul02(in0<c*8+:8>) EOR Ffmul03(in1<c*8+:8>) EOR      in2<c*8+:8> EOR
        ↪ in3<c*8+:8>;

```

```

20     out1<c*8+:8> =          in0<c*8+:8> EOR FFmul02 (in1<c*8+:8>) EOR FFmul03 (in2<c*8+:8>) EOR
      ↪in3<c*8+:8>;
21     out2<c*8+:8> =          in0<c*8+:8> EOR          in1<c*8+:8> EOR FFmul02 (in2<c*8+:8>) EOR
      ↪FFmul03 (in3<c*8+:8>);
22     out3<c*8+:8> =          FFmul03 (in0<c*8+:8>) EOR          in1<c*8+:8> EOR          in2<c*8+:8> EOR
      ↪FFmul02 (in3<c*8+:8>);
23
24     return (
25         out3<3*8+:8> : out2<3*8+:8> : out1<3*8+:8> : out0<3*8+:8> :
26         out3<2*8+:8> : out2<2*8+:8> : out1<2*8+:8> : out0<2*8+:8> :
27         out3<1*8+:8> : out2<1*8+:8> : out1<1*8+:8> : out0<1*8+:8> :
28         out3<0*8+:8> : out2<0*8+:8> : out1<0*8+:8> : out0<0*8+:8>
29     );

```

## 5.443 shared/functions/crypto/AESShiftRows

```

1 // AESShiftRows()
2 // =====
3 // Transformation in the Cipher that processes the State by cyclically
4 // shifting the last three rows of the State by different offsets.
5
6 bits(128) AESShiftRows(bits(128) op)
7     return (
8         op< 88+:8> : op< 48+:8> : op< 8+:8> : op< 96+:8> :
9         op< 56+:8> : op< 16+:8> : op<104+:8> : op< 64+:8> :
10        op< 24+:8> : op<112+:8> : op< 72+:8> : op< 32+:8> :
11        op<120+:8> : op< 80+:8> : op< 40+:8> : op< 0+:8>
12    );

```

## 5.444 shared/functions/crypto/AESSubBytes

```

1 // AESSubBytes()
2 // =====
3 // Transformation in the Cipher that processes the State using a nonlinear
4 // byte substitution table (S-box) that operates on each of the State bytes
5 // independently.
6
7 bits(128) AESSubBytes(bits(128) op)
8     // S-box values
9     bits(16*16*8) GF2 = (
10        /*          F E D C B A 9 8 7 6 5 4 3 2 1 0          */
11        /*F*/ 0x16bb54b00f2d99416842e6bf0d89a18c<127:0> :
12        /*E*/ 0xdf2855cee9871e9b948ed9691198f8e1<127:0> :
13        /*D*/ 0x9e1dc186b95735610ef6034866b53e70<127:0> :
14        /*C*/ 0x8a8bbd4b1f74dde8c6b4a61c2e2578ba<127:0> :
15        /*B*/ 0x08ae7a65eaf4566ca94ed58d6d37c8e7<127:0> :
16        /*A*/ 0x79e4959162acd3c25c2406490a3a32e0<127:0> :
17        /*9*/ 0xdb0b5ede14b8ee4688902a22dc4f8160<127:0> :
18        /*8*/ 0x73195d643d7ea7c41744975fec130ccd<127:0> :
19        /*7*/ 0xd2f3fff1021dab6bcf5389d928f40a351<127:0> :
20        /*6*/ 0xa89f3c507f02f94585334d43fbaeefd0<127:0> :
21        /*5*/ 0xcf584c4a39becb6a5bb1fc20ed00d153<127:0> :
22        /*4*/ 0x842fe329b3d63b52a05a6e1b1a2c8309<127:0> :
23        /*3*/ 0x75b227ebe28012079a059618c323c704<127:0> :
24        /*2*/ 0x1531d871f1e5a534ccf73f362693fdb7<127:0> :
25        /*1*/ 0xc072a49cafa2d4adf04759fa7dc982ca<127:0> :
26        /*0*/ 0x76abd7fe2b670130c56f6bf27b777c63<127:0>
27    );
28     bits(128) out;
29     for i = 0 to 15
30         out<i*8+:8> = GF2<UInt (op<i*8+:8>)*8+:8>;
31     return out;

```

## 5.445 shared/functions/crypto/FFmul02

```

1 // FFmul02()
2 // =====
3
4 bits(8) FFmul02(bits(8) b)
5     bits(256*8) FFmul_02 = (
6         /*          F E D C B A 9 8 7 6 5 4 3 2 1 0          */
7         /*F*/ 0xE5E7E1E3EDEFE9EBF5F7F1F3FDFFF9FB<127:0> :

```

```

8      /*E*/ 0xC5C7C1C3CDCFC9CBD5D7D1D3DDDFD9DB<127:0> :
9      /*D*/ 0xA5A7A1A3ADAF9ABB5B7B1B3BDBFB9BB<127:0> :
10     /*C*/ 0x858781838D8F898B959791939D9F999B<127:0> :
11     /*B*/ 0x656761636D6F696B757771737D7F797B<127:0> :
12     /*A*/ 0x454741434D4F494B555751535D5F595B<127:0> :
13     /*9*/ 0x252721232D2F292B353731333D3F393B<127:0> :
14     /*8*/ 0x050701030D0F090B151711131D1F191B<127:0> :
15     /*7*/ 0xFEFCFAF8F6F4F2F0EEECEAE8E6E4E2E0<127:0> :
16     /*6*/ 0xDEDCDAD8D6D4D2D0CECCAC8C6C4C2C0<127:0> :
17     /*5*/ 0xBEBCEB8B86B4B2B0AEACAAA8A6A4A2A0<127:0> :
18     /*4*/ 0x9E9C9A98969492908E8C8A8886848280<127:0> :
19     /*3*/ 0x7E7C7A78767472706E6C6A6866646260<127:0> :
20     /*2*/ 0x5E5C5A58565452504E4C4A4846444240<127:0> :
21     /*1*/ 0x3E3C3A38363432302E2C2A2826242220<127:0> :
22     /*0*/ 0x1E1C1A18161412100E0C0A0806040200<127:0>
23     );
24     return FFmul_02<UInt>(b) *8+:8>;

```

## 5.446 shared/functions/crypto/FFmul03

```

1      // FFmul03()
2      // =====
3
4      bits(8) FFmul03(bits(8) b)
5      bits(256*8) FFmul_03 = (
6          /*      F E D C B A 9 8 7 6 5 4 3 2 1 0      */
7          /*F*/ 0x1A191C1F16151013020104070E0D080B<127:0> :
8          /*E*/ 0x2A292C2F26252023323134373E3D383B<127:0> :
9          /*D*/ 0x7A797C7F76757073626164676E6D686B<127:0> :
10         /*C*/ 0x4A494C4F46454043525154575E5D585B<127:0> :
11         /*B*/ 0xDAD9DCDFD6D5D0D3C2C1C4C7CECDC8CB<127:0> :
12         /*A*/ 0xEAE9ECEFE6E5E0E3F2F1F4F7FEFDF8FB<127:0> :
13         /*9*/ 0xBAB9BCBFB6B5B0B3A2A1A4A7AEADA8AB<127:0> :
14         /*8*/ 0x8A898C8F86858083929194979E9D989B<127:0> :
15         /*7*/ 0x818287848D8E8B88999A9F9C95969390<127:0> :
16         /*6*/ 0xB1B2B7B4BDBEBBB8A9AAAFACA5A6A3A0<127:0> :
17         /*5*/ 0xE1E2E7E4EDEEEBE8F9FAFFFCF5F6F3F0<127:0> :
18         /*4*/ 0xD1D2D7D4DDDEDBD8C9CACFCCC5C6C3C0<127:0> :
19         /*3*/ 0x414247444D4E4B48595A5F5C55565350<127:0> :
20         /*2*/ 0x717277747D7E7B78696A6F6C65666360<127:0> :
21         /*1*/ 0x212227242D2E2B28393A3F3C35363330<127:0> :
22         /*0*/ 0x111217141D1E1B18090A0F0C05060300<127:0>
23     );
24     return FFmul_03<UInt>(b) *8+:8>;

```

## 5.447 shared/functions/crypto/FFmul09

```

1      // FFmul09()
2      // =====
3
4      bits(8) FFmul09(bits(8) b)
5      bits(256*8) FFmul_09 = (
6          /*      F E D C B A 9 8 7 6 5 4 3 2 1 0      */
7          /*F*/ 0xD46F545D626B70790E071C152A233831<127:0> :
8          /*E*/ 0xD6DFC4CDF2FBE0E99E978C85BAB3A8A1<127:0> :
9          /*D*/ 0x7D746F6659504B42353C272E1118030A<127:0> :
10         /*C*/ 0xEDE4FFF6C9C0DBD2A5ACB7BE8188939A<127:0> :
11         /*B*/ 0x3039222B141D060F78716A635C554E47<127:0> :
12         /*A*/ 0xA0A9B2BB848D969FE8E1FAF3CCC5DED7<127:0> :
13         /*9*/ 0x0B0219102F263D34434A5158676E757C<127:0> :
14         /*8*/ 0x9B928980BFB6ADA4D3DAC1C8F7FEE5EC<127:0> :
15         /*7*/ 0xAAA3B8B18E879C95E2EBF0F9C6CFD4DD<127:0> :
16         /*6*/ 0x3A3328211E170C05727B6069565F444D<127:0> :
17         /*5*/ 0x9198838AB5BCA7AED9D0CBC2FDF4EFE6<127:0> :
18         /*4*/ 0x0108131A252C373E49405B526D647F76<127:0> :
19         /*3*/ 0xDCD5CEC7F8F1EAE3949D868FB0B9A2AB<127:0> :
20         /*2*/ 0x4C455E5768617A73040D161F2029323B<127:0> :
21         /*1*/ 0xE7EEF5FCC3CAD1D8AFA6BDB48B829990<127:0> :
22         /*0*/ 0x777E656C535A41483F362D241B120900<127:0>
23     );
24     return FFmul_09<UInt>(b) *8+:8>;

```

## 5.448 shared/functions/crypto/FFmul0B

```
1 // FFmul0B()
2 // =====
3
4 bits(8) FFmul0B(bits(8) b)
5     bits(256*8) FFmul_0B = (
6         /*          F E D C B A 9 8 7 6 5 4 3 2 1 0          */
7         /*F*/ 0xA3A8B5BE8F849992F0E6D7DCC1CA<127:0> :
8         /*E*/ 0x1318050E3F3429224B405D56676C717A<127:0> :
9         /*D*/ 0xD8D3CEC5F4FFE2E9808B969DACA7BAB1<127:0> :
10        /*C*/ 0x68637E75444F5259303B262D1C170A01<127:0> :
11        /*B*/ 0x555E434879726F640D061B10212A373C<127:0> :
12        /*A*/ 0xE5EEF3F8C9C2DFD4BDB6ABA0919A878C<127:0> :
13        /*9*/ 0x2E2538330209141F767D606B5A514C47<127:0> :
14        /*8*/ 0x9E958883B2B9A4AFC6CDD0DBEAE1FCF7<127:0> :
15        /*7*/ 0x545F424978736E650C071A11202B363D<127:0> :
16        /*6*/ 0xE4EFF2F9C8C3DED5BCB7AAA1909B868D<127:0> :
17        /*5*/ 0x2F2439320308151E777C616A5B504D46<127:0> :
18        /*4*/ 0x9F948982B3B8A5AEC7CCD1DAEBE0FDF6<127:0> :
19        /*3*/ 0xA2A9B4BF8E859893FAF1ECE7D6DDC0CB<127:0> :
20        /*2*/ 0x1219040F3E3528234A415C57666D707B<127:0> :
21        /*1*/ 0xD9D2CFC4F5FEE3E8818A979CADA6BBB0<127:0> :
22        /*0*/ 0x69627F74454E5358313A272C1D160B00<127:0>
23    );
24    return FFmul_0B<UInt>(b) *8+:8>;
```

## 5.449 shared/functions/crypto/FFmul0D

```
1 // FFmul0D()
2 // =====
3
4 bits(8) FFmul0D(bits(8) b)
5     bits(256*8) FFmul_0D = (
6         /*          F E D C B A 9 8 7 6 5 4 3 2 1 0          */
7         /*F*/ 0x979A8D80A3AEB9B4FFF2E5E8CBC6D1DC<127:0> :
8         /*E*/ 0x474A5D50737E69642F2235381B16010C<127:0> :
9         /*D*/ 0x2C21363B1815020F44495E53707D6A67<127:0> :
10        /*C*/ 0xFCF1E6EBC8C5D2DF94998E83A0ADBAB7<127:0> :
11        /*B*/ 0xFAF7E0EDCEC3D4D9929F8885A6ABBCB1<127:0> :
12        /*A*/ 0x2A27303D1E130409424F5855767B6C61<127:0> :
13        /*9*/ 0x414C5B5675786F622924333E1D10070A<127:0> :
14        /*8*/ 0x919C8B86A5A8BF2F9F4E3EECD0D7DA<127:0> :
15        /*7*/ 0x4D40575A7974636E25283F32111C0B06<127:0> :
16        /*6*/ 0x9D90878AA9A4B3BEF5F8EFE2C1CCDBD6<127:0> :
17        /*5*/ 0xF6FBECE1C2CFD8D59E938489AAA7B0BD<127:0> :
18        /*4*/ 0x262B3C31121F08054E4354597A77606D<127:0> :
19        /*3*/ 0x202D3A3714190E034845525F7C71666B<127:0> :
20        /*2*/ 0xF0FDEAE7C4C9DED39895828FACA1B6BB<127:0> :
21        /*1*/ 0x9B96818CAFA2B5B8F3FEE9E4C7CADDD0<127:0> :
22        /*0*/ 0x4B46515C7F726568232E3934171A0D00<127:0>
23    );
24    return FFmul_0D<UInt>(b) *8+:8>;
```

## 5.450 shared/functions/crypto/FFmul0E

```
1 // FFmul0E()
2 // =====
3
4 bits(8) FFmul0E(bits(8) b)
5     bits(256*8) FFmul_0E = (
6         /*          F E D C B A 9 8 7 6 5 4 3 2 1 0          */
7         /*F*/ 0x8D83919FB5BBA9A7FDF3E1EFC5CDBD9D7<127:0> :
8         /*E*/ 0x6D63717F555B49471D13010F252B3937<127:0> :
9         /*D*/ 0x56584A446E60727C26283A341E10020C<127:0> :
10        /*C*/ 0xB6B8AAA48E80929CC6C8DAD4FEF0E2EC<127:0> :
11        /*B*/ 0x202E3C321816040A505E4C426866747A<127:0> :
12        /*A*/ 0xC0CEDCD2F8F6E4EAB0BEACA28886949A<127:0> :
13        /*9*/ 0xFBF5E7E9C3CDDFD18B859799B3BDAFA1<127:0> :
14        /*8*/ 0x1B150709232D3F316B65779535D4F41<127:0> :
15        /*7*/ 0xCCC2D0DEF4FAE8E6BCB2A0AE848A9896<127:0> :
16        /*6*/ 0x2C22303E141A08065C52404E646A7876<127:0> :
17        /*5*/ 0x17190B052F21333D67697B755F51434D<127:0> :
```

```

18     /*4*/ 0xF7F9EBE5CFC1D3DD87899B95BFB1A3AD<127:0> :
19     /*3*/ 0x616F7D735957454B111F0D032927353B<127:0> :
20     /*2*/ 0x818F9D93B9B7A5ABF1FFEDE3C9C7D5DB<127:0> :
21     /*1*/ 0xBAB4A6A8828C9E90CAC4D6D8F2FCEEE0<127:0> :
22     /*0*/ 0x5A544648626C7E702A243638121C0E00<127:0>
23     );
24     return Ffmul_0E<UInt>(b) *8+:8>;

```

## 5.451 shared/functions/crypto/HaveAESExt

```

1 // HaveAESExt ()
2 // =====
3 // TRUE if AES cryptographic instructions support is implemented,
4 // FALSE otherwise.
5
6 boolean HaveAESExt ()
7     return boolean IMPLEMENTATION_DEFINED "Has AES Crypto instructions";

```

## 5.452 shared/functions/crypto/HaveBit128PMULLExt

```

1 // HaveBit128PMULLExt ()
2 // =====
3 // TRUE if 128 bit form of PMULL instructions support is implemented,
4 // FALSE otherwise.
5
6 boolean HaveBit128PMULLExt ()
7     return boolean IMPLEMENTATION_DEFINED "Has 128-bit form of PMULL instructions";

```

## 5.453 shared/functions/crypto/HaveSHA1Ext

```

1 // HaveSHA1Ext ()
2 // =====
3 // TRUE if SHA1 cryptographic instructions support is implemented,
4 // FALSE otherwise.
5
6 boolean HaveSHA1Ext ()
7     return boolean IMPLEMENTATION_DEFINED "Has SHA1 Crypto instructions";

```

## 5.454 shared/functions/crypto/HaveSHA256Ext

```

1 // HaveSHA256Ext ()
2 // =====
3 // TRUE if SHA256 cryptographic instructions support is implemented,
4 // FALSE otherwise.
5
6 boolean HaveSHA256Ext ()
7     return boolean IMPLEMENTATION_DEFINED "Has SHA256 Crypto instructions";

```

## 5.455 shared/functions/crypto/HaveSHA3Ext

```

1 // HaveSHA3Ext ()
2 // =====
3 // TRUE if SHA3 cryptographic instructions support is implemented,
4 // and when SHA1 and SHA2 basic cryptographic instructions support is implemented,
5 // FALSE otherwise.
6
7 boolean HaveSHA3Ext ()
8     if !HasArchVersion(ARMv8p2) || !(HaveSHA1Ext() && HaveSHA256Ext()) then
9         return FALSE;
10    return boolean IMPLEMENTATION_DEFINED "Has SHA3 Crypto instructions";

```

## 5.456 shared/functions/crypto/HaveSHA512Ext

```

1 // HaveSHA512Ext ()
2 // =====
3 // TRUE if SHA512 cryptographic instructions support is implemented,
4 // and when SHA1 and SHA2 basic cryptographic instructions support is implemented,
5 // FALSE otherwise.
6
7 boolean HaveSHA512Ext ()
8     if !HasArchVersion(ARMv8p2) || !(HaveSHA1Ext () && HaveSHA256Ext ()) then
9         return FALSE;
10    return boolean IMPLEMENTATION_DEFINED "Has SHA512 Crypto instructions";

```

## 5.457 shared/functions/crypto/HaveSM3Ext

```

1 // HaveSM3Ext ()
2 // =====
3 // TRUE if SM3 cryptographic instructions support is implemented,
4 // FALSE otherwise.
5
6 boolean HaveSM3Ext ()
7     if !HasArchVersion(ARMv8p2) then
8         return FALSE;
9     return boolean IMPLEMENTATION_DEFINED "Has SM3 Crypto instructions";

```

## 5.458 shared/functions/crypto/HaveSM4Ext

```

1 // HaveSM4Ext ()
2 // =====
3 // TRUE if SM4 cryptographic instructions support is implemented,
4 // FALSE otherwise.
5
6 boolean HaveSM4Ext ()
7     if !HasArchVersion(ARMv8p2) then
8         return FALSE;
9     return boolean IMPLEMENTATION_DEFINED "Has SM4 Crypto instructions";

```

## 5.459 shared/functions/crypto/ROL

```

1 // ROL ()
2 // =====
3
4 bits(N) ROL(bits(N) x, integer shift)
5     assert shift >= 0 && shift <= N;
6     if (shift == 0) then
7         return x;
8     return ROR(x, N-shift);

```

## 5.460 shared/functions/crypto/SHA256hash

```

1 // SHA256hash ()
2 // =====
3
4 bits(128) SHA256hash(bits (128) X, bits(128) Y, bits(128) W, boolean part1)
5     bits(32) chs, maj, t;
6
7     for e = 0 to 3
8         chs = SHChoose(Y<31:0>, Y<63:32>, Y<95:64>);
9         maj = SHAmajority(X<31:0>, X<63:32>, X<95:64>);
10        t = Y<127:96> + SHhashSIGMA1(Y<31:0>) + chs + Elem[W, e, 32];
11        X<127:96> = t + X<127:96>;
12        Y<127:96> = t + SHhashSIGMA0(X<31:0>) + maj;
13        <Y, X> = ROL(Y : X, 32);
14    return (if part1 then X else Y);

```

## 5.461 shared/functions/crypto/SHChoose

```

1 // SHAchoose()
2 // =====
3
4 bits(32) SHAchoose(bits(32) x, bits(32) y, bits(32) z)
5     return ((y EOR z) AND x) EOR z;

```

## 5.462 shared/functions/crypto/SHAhashSIGMA0

```

1 // SHAhashSIGMA0()
2 // =====
3
4 bits(32) SHAhashSIGMA0(bits(32) x)
5     return ROR(x, 2) EOR ROR(x, 13) EOR ROR(x, 22);

```

## 5.463 shared/functions/crypto/SHAhashSIGMA1

```

1 // SHAhashSIGMA1()
2 // =====
3
4 bits(32) SHAhashSIGMA1(bits(32) x)
5     return ROR(x, 6) EOR ROR(x, 11) EOR ROR(x, 25);

```

## 5.464 shared/functions/crypto/SHAmajority

```

1 // SHAmajority()
2 // =====
3
4 bits(32) SHAmajority(bits(32) x, bits(32) y, bits(32) z)
5     return ((x AND y) OR ((x OR y) AND z));

```

## 5.465 shared/functions/crypto/SHAparity

```

1 // SHAparity()
2 // =====
3
4 bits(32) SHAparity(bits(32) x, bits(32) y, bits(32) z)
5     return (x EOR y EOR z);

```

## 5.466 shared/functions/crypto/Sbox

```

1 // Sbox()
2 // =====
3 // Used in SM4E crypto instruction
4
5 bits(8) Sbox(bits(8) sboxin)
6     bits(8) sboxout;
7     bits(2048) sboxstring =
8         ↪0xd690e9fecce13db716b614c228fb2c052b679a762abe04c3aa441326498606999c4250f491ef987a33540b43edcfac62e4b31ca
9
10    sboxout = sboxstring<(255-UInt(sboxin))*8+7:(255-UInt(sboxin))*8>;
11    return sboxout;

```

## 5.467 shared/functions/exclusive/ClearExclusiveByAddress

```

1 // Clear the global Exclusives monitors for all PEs EXCEPT processorid if they
2 // record any part of the physical address region of size bytes starting at paddress.
3 // It is IMPLEMENTATION DEFINED whether the global Exclusives monitor for processorid
4 // is also cleared if it records any part of the address region.
5 ClearExclusiveByAddress(FullAddress paddress, integer processorid, integer size);

```

**5.468 shared/functions/exclusive/ClearExclusiveLocal**

```

1 // Clear the local Exclusives monitor for the specified processorid.
2 ClearExclusiveLocal(integer processorid);

```

**5.469 shared/functions/exclusive/ClearExclusiveMonitors**

```

1 // ClearExclusiveMonitors()
2 // =====
3
4 // Clear the local Exclusives monitor for the executing PE.
5
6 ClearExclusiveMonitors()
7     ClearExclusiveLocal(ProcessorID());

```

**5.470 shared/functions/exclusive/ExclusiveMonitorsStatus**

```

1 // Returns '0' to indicate success if the last memory write by this PE was to
2 // the same physical address region endorsed by ExclusiveMonitorsPass().
3 // Returns '1' to indicate failure if address translation resulted in a different
4 // physical address.
5 bit ExclusiveMonitorsStatus();

```

**5.471 shared/functions/exclusive/IsExclusiveGlobal**

```

1 // Return TRUE if the global Exclusives monitor for processorid includes all of
2 // the physical address region of size bytes starting at address.
3 boolean IsExclusiveGlobal(FullAddress address, integer processorid, integer size);

```

**5.472 shared/functions/exclusive/IsExclusiveLocal**

```

1 // Return TRUE if the local Exclusives monitor for processorid includes all of
2 // the physical address region of size bytes starting at address.
3 boolean IsExclusiveLocal(FullAddress address, integer processorid, integer size);

```

**5.473 shared/functions/exclusive/MarkExclusiveGlobal**

```

1 // Record the physical address region of size bytes starting at address in
2 // the global Exclusives monitor for processorid.
3 MarkExclusiveGlobal(FullAddress address, integer processorid, integer size);

```

**5.474 shared/functions/exclusive/MarkExclusiveLocal**

```

1 // Record the physical address region of size bytes starting at address in
2 // the local Exclusives monitor for processorid.
3 MarkExclusiveLocal(FullAddress address, integer processorid, integer size);

```

**5.475 shared/functions/exclusive/ProcessorID**

```

1 // Return the ID of the currently executing PE.
2 integer ProcessorID();

```

**5.476 shared/functions/extension/AArch32.HaveHPDExt**



```

1 // AArch32.HaveHPDExt ()
2 // =====
3
4 boolean AArch32.HaveHPDExt ()
5     return HasArchVersion (ARMv8p2);

```

## 5.477 shared/functions/extension/AArch64.HaveHPDExt

```

1 // AArch64.HaveHPDExt ()
2 // =====
3
4 boolean AArch64.HaveHPDExt ()
5     return HasArchVersion (ARMv8p1);

```

## 5.478 shared/functions/extension/Have52BitVAExt

```

1 // Have52BitVAExt ()
2 // =====
3 // Returns TRUE if Large Virtual Address extension
4 // support is implemented and FALSE otherwise.
5
6 boolean Have52BitVAExt ()
7     return HasArchVersion (ARMv8p2) && boolean IMPLEMENTATION_DEFINED "Has large 52-bit VA support";

```

## 5.479 shared/functions/extension/HaveAArch32BF16Ext

```

1 // HaveAArch32BF16Ext ()
2 // =====
3 // Returns TRUE if AArch32 BFloat16 instruction support is implemented, and FALSE otherwise.
4
5 boolean HaveAArch32BF16Ext ()
6     return HasArchVersion (ARMv8p2) && boolean IMPLEMENTATION_DEFINED "Has AArch32 BFloat16 extension";

```

## 5.480 shared/functions/extension/HaveAArch32Int8MatMulExt

```

1 // HaveAArch32Int8MatMulExt ()
2 // =====
3 // Returns TRUE if AArch32 8-bit integer matrix multiply instruction support
4 // implemented, and FALSE otherwise.
5
6 boolean HaveAArch32Int8MatMulExt ()
7     return HasArchVersion (ARMv8p2) && boolean IMPLEMENTATION_DEFINED "Has AArch32 Int8 Mat Mul extension";

```

## 5.481 shared/functions/extension/HaveAtomicExt

```

1 // HaveAtomicExt ()
2 // =====
3
4 boolean HaveAtomicExt ()
5     return HasArchVersion (ARMv8p1);

```

## 5.482 shared/functions/extension/HaveCapabilitiesExt

```

1 // HaveCapabilitiesExt ()
2 // =====
3 // Returns TRUE if the Capabilities extension is implemented and FALSE otherwise.
4
5 boolean HaveCapabilitiesExt ()
6     return TRUE;

```

**5.483 shared/functions/extension/HaveCommonNotPrivateTransExt**

```

1 // HaveCommonNotPrivateTransExt ()
2 // =====
3
4 boolean HaveCommonNotPrivateTransExt ()
5     return HasArchVersion (ARMv8p2);

```

**5.484 shared/functions/extension/HaveDOTPEExt**

```

1 // HaveDOTPEExt ()
2 // =====
3 // Returns TRUE if Dot Product feature support is implemented, and FALSE otherwise.
4
5 boolean HaveDOTPEExt ()
6     return HasArchVersion (ARMv8p2) && boolean IMPLEMENTATION_DEFINED "Has Dot Product extension";

```

**5.485 shared/functions/extension/HaveDoubleLock**

```

1 // HaveDoubleLock ()
2 // =====
3 // Returns TRUE if support for the OS Double Lock is implemented.
4
5 boolean HaveDoubleLock ()
6     return boolean IMPLEMENTATION_DEFINED "OS Double Lock is implemented";

```

**5.486 shared/functions/extension/HaveExtendedECDebugEvents**

```

1 // HaveExtendedECDebugEvents ()
2 // =====
3
4 boolean HaveExtendedECDebugEvents ()
5     return HasArchVersion (ARMv8p2);

```

**5.487 shared/functions/extension/HaveExtendedExecuteNeverExt**

```

1 // HaveExtendedExecuteNeverExt ()
2 // =====
3
4 boolean HaveExtendedExecuteNeverExt ()
5     return HasArchVersion (ARMv8p2);

```

**5.488 shared/functions/extension/HaveFP16MulNoRoundingToFP32Ext**

```

1 // HaveFP16MulNoRoundingToFP32Ext ()
2 // =====
3 // Returns TRUE if has FP16 multiply with no intermediate rounding accumulate to FP32 instructions,
4 // and FALSE otherwise
5
6 boolean HaveFP16MulNoRoundingToFP32Ext ()
7     if !HaveFP16Ext () then return FALSE;
8     return (HasArchVersion (ARMv8p2) &&
9         boolean IMPLEMENTATION_DEFINED "Has accumulate FP16 product into FP32 extension");

```

**5.489 shared/functions/extension/HaveHPMDEExt**

```

1 // HaveHPMDEExt ()
2 // =====
3
4 boolean HaveHPMDEExt ()
5     return HasArchVersion (ARMv8p1);

```

## 5.490 shared/functions/extension/HaveIESB

```
1 // HaveIESB()
2 // =====
3
4 boolean HaveIESB()
5     return (HaveRASExt() &&
6             boolean IMPLEMENTATION_DEFINED "Has Implicit Error Synchronization Barrier");
```

## 5.491 shared/functions/extension/HaveMPAMExt

```
1 // HaveMPAMExt()
2 // =====
3 // Returns TRUE if MPAM is implemented, and FALSE otherwise.
4
5 boolean HaveMPAMExt()
6     return (HasArchVersion(ARMv8p2) &&
7             boolean IMPLEMENTATION_DEFINED "Has MPAM extension");
```

## 5.492 shared/functions/extension/HaveNoSecurePMUDisableOverride

```
1 // HaveNoSecurePMUDisableOverride()
2 // =====
3
4 boolean HaveNoSecurePMUDisableOverride()
5     return HasArchVersion(ARMv8p2);
```

## 5.493 shared/functions/extension/HavePANExt

```
1 // HavePANExt()
2 // =====
3
4 boolean HavePANExt()
5     return HasArchVersion(ARMv8p1);
```

## 5.494 shared/functions/extension/HavePageBasedHardwareAttributes

```
1 // HavePageBasedHardwareAttributes()
2 // =====
3
4 boolean HavePageBasedHardwareAttributes()
5     return HasArchVersion(ARMv8p2);
```

## 5.495 shared/functions/extension/HavePrivATExt

```
1 // HavePrivATExt()
2 // =====
3
4 boolean HavePrivATExt()
5     return HasArchVersion(ARMv8p2);
```

## 5.496 shared/functions/extension/HaveQRDMLAHExt

```
1 // HaveQRDMLAHExt()
2 // =====
3
4 boolean HaveQRDMLAHExt()
5     return HasArchVersion(ARMv8p1);
6
```

```

7  boolean HaveAccessFlagUpdateExt ()
8      return HasArchVersion (ARMv8p1);
9
10 boolean HaveDirtyBitModifierExt ()
11     return HasArchVersion (ARMv8p1);

```

## 5.497 shared/functions/extension/HaveRASExt

```

1  // HaveRASExt ()
2  // =====
3
4  boolean HaveRASExt ()
5      return (HasArchVersion (ARMv8p2) ||
6              boolean IMPLEMENTATION_DEFINED "Has RAS extension");

```

## 5.498 shared/functions/extension/HaveSBExt

```

1  // HaveSBExt ()
2  // =====
3  // Returns TRUE if support for SB is implemented, and FALSE otherwise.
4
5  boolean HaveSBExt ()
6      return boolean IMPLEMENTATION_DEFINED "Has SB extension";

```

## 5.499 shared/functions/extension/HaveSSBSExt

```

1  // HaveSSBSExt ()
2  // =====
3  // Returns TRUE if support for SSBS is implemented, and FALSE otherwise.
4
5  boolean HaveSSBSExt ()
6      return boolean IMPLEMENTATION_DEFINED "Has SSBS extension";

```

## 5.500 shared/functions/extension/HaveStatisticalProfiling

```

1  // HaveStatisticalProfiling ()
2  // =====
3
4  boolean HaveStatisticalProfiling ()
5      return HasArchVersion (ARMv8p2);

```

## 5.501 shared/functions/extension/HaveTraceExt

```

1  // HaveTraceExt ()
2  // =====
3  // Returns TRUE if Trace functionality as described by the Trace Architecture
4  // is implemented.
5
6  boolean HaveTraceExt ()
7      return boolean IMPLEMENTATION_DEFINED "Has Trace Architecture functionality";

```

## 5.502 shared/functions/extension/HaveUAOExt

```

1  // HaveUAOExt ()
2  // =====
3
4  boolean HaveUAOExt ()
5      return HasArchVersion (ARMv8p2);

```

## 5.503 shared/functions/extension/HaveVirtHostExt

```

1 // HaveVirtHostExt()
2 // =====
3
4 boolean HaveVirtHostExt()
5     return HasArchVersion(ARMv8p1);

```

## 5.504 shared/functions/extension/InsertIESBBeforeException

```

1 // If SCTLX_ELX.IESB is 1 when an exception is generated to ELX, any pending Unrecoverable
2 // SError interrupt must be taken before executing any instructions in the exception handler.
3 // However, this can be before the branch to the exception handler is made.
4 boolean InsertIESBBeforeException(bits(2) el);

```

## 5.505 shared/functions/float/bfloat/BFAdd

```

1 // BFAdd()
2 // =====
3 // Single-precision add following BFloat16 computation behaviors.
4
5 bits(32) BFAdd(bits(32) op1, bits(32) op2)
6     bits(32) result;
7
8     (type1, sign1, value1) = BFUnpack(op1);
9     (type2, sign2, value2) = BFUnpack(op2);
10    if type1 == FPType_QNaN || type2 == FPType_QNaN then
11        result = FPDefaultNaN();
12    else
13        inf1 = (type1 == FPType_Infinity);
14        inf2 = (type2 == FPType_Infinity);
15        zero1 = (type1 == FPType_Zero);
16        zero2 = (type2 == FPType_Zero);
17        if inf1 && inf2 && sign1 == NOT(sign2) then
18            result = FPDefaultNaN();
19        elseif (inf1 && sign1 == '0') || (inf2 && sign2 == '0') then
20            result = FPInfinity('0');
21        elseif (inf1 && sign1 == '1') || (inf2 && sign2 == '1') then
22            result = FPInfinity('1');
23        elseif zero1 && zero2 && sign1 == sign2 then
24            result = FPZero(sign1);
25        else
26            result_value = value1 + value2;
27            if result_value == 0.0 then
28                result = FPZero('0'); // Positive sign when Round to Odd
29            else
30                result = BFRound(result_value);
31
32    return result;

```

## 5.506 shared/functions/float/bfloat/BFMatMulAdd

```

1 // BFMatMulAdd()
2 // =====
3 // BFloat16 matrix multiply and add to single-precision matrix
4 // result[2, 2] = addend[2, 2] + (op1[2, 4] * op2[4, 2])
5
6 bits(N) BFMatMulAdd(bits(N) addend, bits(N) op1, bits(N) op2)
7     assert N == 128;
8
9     bits(N) result;
10    bits(32) sum, prod0, prod1;
11
12    for i = 0 to 1
13        for j = 0 to 1
14            sum = Elem[addend, 2*i + j, 32];
15            for k = 0 to 1
16                prod0 = BFMul(Elem[op1, 4*i + 2*k + 0, 16], Elem[op2, 4*j + 2*k + 0, 16]);
17                prod1 = BFMul(Elem[op1, 4*i + 2*k + 1, 16], Elem[op2, 4*j + 2*k + 1, 16]);
18                sum = BFAdd(sum, BFAdd(prod0, prod1));

```

```
19         Elem[result, 2*i + j, 32] = sum;
20
21     return result;
```

## 5.507 shared/functions/float/bfloat/BFMul

```
1 // BFMul()
2 // =====
3 // BFloat16 widening multiply to single-precision following BFloat16
4 // computation behaviors.
5
6 bits(32) BFMul(bits(16) op1, bits(16) op2)
7     bits(32) result;
8
9     (type1, sign1, value1) = BFUnpack(op1);
10    (type2, sign2, value2) = BFUnpack(op2);
11    if type1 == FPType_QNaN || type2 == FPType_QNaN then
12        result = FPDefaultNaN();
13    else
14        inf1 = (type1 == FPType_Infinity);
15        inf2 = (type2 == FPType_Infinity);
16        zero1 = (type1 == FPType_Zero);
17        zero2 = (type2 == FPType_Zero);
18        if (inf1 && zero2) || (zero1 && inf2) then
19            result = FPDefaultNaN();
20        elseif inf1 || inf2 then
21            result = FPInfinity(sign1 EOR sign2);
22        elseif zero1 || zero2 then
23            result = FPZero(sign1 EOR sign2);
24        else
25            result = BFRound(value1*value2);
26
27    return result;
```

## 5.508 shared/functions/float/bfloat/BFRound

```
1 // BFRound()
2 // =====
3 // Converts a real number OP into a single-precision value using the
4 // Round to Odd rounding mode and following BFloat16 computation behaviors.
5
6 bits(32) BFRound(real op)
7     assert op != 0.0;
8     bits(32) result;
9
10    // Format parameters - minimum exponent, numbers of exponent and fraction bits.
11    minimum_exp = -126; E = 8; F = 23;
12
13    // Split value into sign, unrounded mantissa and exponent.
14    if op < 0.0 then
15        sign = '1'; mantissa = -op;
16    else
17        sign = '0'; mantissa = op;
18    exponent = 0;
19    while mantissa < 1.0 do
20        mantissa = mantissa * 2.0; exponent = exponent - 1;
21    while mantissa >= 2.0 do
22        mantissa = mantissa / 2.0; exponent = exponent + 1;
23
24    // Fixed Flush-to-zero.
25    if exponent < minimum_exp then
26        return FPZero(sign);
27
28    // Start creating the exponent value for the result. Start by biasing the actual exponent
29    // so that the minimum exponent becomes 1, lower values 0 (indicating possible underflow).
30    biased_exp = Max(exponent - minimum_exp + 1, 0);
31    if biased_exp == 0 then mantissa = mantissa / 2.0^(minimum_exp - exponent);
32
33    // Get the unrounded mantissa as an integer, and the "units in last place" rounding error.
34    int_mant = RoundDown(mantissa * 2.0^F); // < 2.0^F if biased_exp == 0, >= 2.0^F if not
35    error = mantissa * 2.0^F - Real(int_mant);
36
37    // Round to Odd
38    if error != 0.0 then
39        int_mant<0> = '1';
```

```

40
41 // Deal with overflow and generate result.
42 if biased_exp >= 2^E - 1 then
43     result = FPInfinity(sign); // Overflows generate appropriately-signed Infinity
44 else
45     result = sign : biased_exp<30-F:0> : int_mant<F-1:0>;
46
47 return result;

```

## 5.509 shared/functions/float/bfloat/BFUnpack

```

1 // BFUnpack()
2 // =====
3 // Unpacks a BFloat16 or single-precision value into its type,
4 // sign bit and real number that it represents.
5 // The real number result has the correct sign for numbers and infinities,
6 // is very large in magnitude for infinities, and is 0.0 for NaNs.
7 // (These values are chosen to simplify the description of
8 // comparisons and conversions.)
9
10 (FPType, bit, real) BFUnpack(bits(N) fpval)
11     assert N IN {16,32};
12
13     if N == 16 then
14         sign = fpval<15>;
15         exp = fpval<14:7>;
16         frac = fpval<6:0> : Zeros(16);
17     else // N == 32
18         sign = fpval<31>;
19         exp = fpval<30:23>;
20         frac = fpval<22:0>;
21
22     if IsZero(exp) then
23         fptype = FPType_Zero; value = 0.0; // Fixed Flush to Zero
24     elseif IsOnes(exp) then
25         if IsZero(frac) then
26             fptype = FPType_Infinity; value = 2.0^1000000;
27         else // no SNaN for BF16 arithmetic
28             fptype = FPType_QNaN; value = 0.0;
29     else
30         fptype = FPType_Nonzero;
31         value = 2.0^(UInt(exp)-127) * (1.0 + Real(UInt(frac)) * 2.0^-23);
32
33     if sign == '1' then value = -value;
34
35     return (fptype, sign, value);

```

## 5.510 shared/functions/float/bfloat/FPConvertBF

```

1 // FPConvertBF()
2 // =====
3 // Converts a single-precision OP to BFloat16 value with rounding controlled by ROUNDING.
4
5 bits(16) FPConvertBF(bits(32) op, FPType fpcr, FPRounding rounding)
6     bits(32) result; // BF16 value in top 16 bits
7
8 // Unpack floating-point operand optionally with flush-to-zero.
9 (fptype,sign,value) = FPUnpack(op, fpcr);
10
11 if fptype == FPType_SNaN || fptype == FPType_QNaN then
12     if fpcr.DN == '1' then
13         result = FPDefaultNaN();
14     else
15         result = FPConvertNaN(op);
16     if fptype == FPType_SNaN then
17         FPProcessException(FPExc_InvalidOp, fpcr);
18 elseif fptype == FPType_Infinity then
19     result = FPInfinity(sign);
20 elseif fptype == FPType_Zero then
21     result = FPZero(sign);
22 else
23     result = FPRoundCVBF(value, fpcr, rounding);
24
25 // Returns correctly rounded BF16 value from top 16 bits
26 return result<31:16>;

```

```

27
28 // FPConvertBF()
29 // =====
30 // Converts a single-precision operand to BFloat16 value.
31
32 bits(16) FPConvertBF(bits(32) op, FPCRTType fpcr)
33     return FPConvertBF(op, fpcr, FPRoundingMode(fpcr));

```

## 5.511 shared/functions/float/bfloat/FPRoundCVBF

```

1 // FPRoundCVBF()
2 // =====
3 // Converts a real number OP into a BFloat16 value using the supplied rounding mode RMODE.
4
5 bits(32) FPRoundCVBF(real op, FPCRTType fpcr, FPRounding rounding)
6     boolean isbfloat = TRUE;
7     return FPRoundBase(op, fpcr, rounding, isbfloat);

```

## 5.512 shared/functions/float/fixedtofp/FixedToFP

```

1 // FixedToFP()
2 // =====
3
4 // Convert M-bit fixed point OP with FBITS fractional bits to
5 // N-bit precision floating point, controlled by UNSIGNED and ROUNDING.
6
7 bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCRTType fpcr, FPRounding rounding)
8     assert N IN {16,32,64};
9     assert M IN {16,32,64};
10    bits(N) result;
11    assert fbits >= 0;
12    assert rounding != FPRounding_ODD;
13
14    // Correct signed-ness
15    int_operand = Int(op, unsigned);
16
17    // Scale by fractional bits and generate a real value
18    real_operand = Real(int_operand) / 2.0^fbits;
19
20    if real_operand == 0.0 then
21        result = FPZero('0');
22    else
23        result = FPRound(real_operand, fpcr, rounding);
24
25    return result;

```

## 5.513 shared/functions/float/fpabs/FPAbs

```

1 // FPAbs()
2 // =====
3
4 bits(N) FPAbs(bits(N) op)
5     assert N IN {16,32,64};
6     return '0' : op<N-2:0>;

```

## 5.514 shared/functions/float/fpadd/FPAdd

```

1 // FPAdd()
2 // =====
3
4 bits(N) FPAdd(bits(N) op1, bits(N) op2, FPCRTType fpcr)
5     assert N IN {16,32,64};
6     rounding = FPRoundingMode(fpcr);
7     (type1,sign1,value1) = FPUnpack(op1, fpcr);
8     (type2,sign2,value2) = FPUnpack(op2, fpcr);
9     (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
10    if !done then
11        inf1 = (type1 == FPType_Infinity); inf2 = (type2 == FPType_Infinity);

```



```

12     zero1 = (type1 == FPType_Zero);    zero2 = (type2 == FPType_Zero);
13     if inf1 && inf2 && sign1 == NOT(sign2) then
14         result = FPDefaultNaN();
15         FPProcessException(FPExc_InvalidOp, fpcr);
16     elseif (inf1 && sign1 == '0') || (inf2 && sign2 == '0') then
17         result = FPInfinity('0');
18     elseif (inf1 && sign1 == '1') || (inf2 && sign2 == '1') then
19         result = FPInfinity('1');
20     elseif zero1 && zero2 && sign1 == sign2 then
21         result = FPZero(sign1);
22     else
23         result_value = value1 + value2;
24         if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
25             result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
26             result = FPZero(result_sign);
27         else
28             result = FPRound(result_value, fpcr, rounding);
29     return result;

```

## 5.515 shared/functions/float/fpcompare/FPCompare

```

1 // FPCompare()
2 // =====
3
4 bits(4) FPCompare(bits(N) op1, bits(N) op2, boolean signal_nans, FPCRTType fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     if type1==FPType_SNaN || type1==FPType_QNaN || type2==FPType_SNaN || type2==FPType_QNaN then
9         result = '0011';
10        if type1==FPType_SNaN || type2==FPType_SNaN || signal_nans then
11            FPProcessException(FPExc_InvalidOp, fpcr);
12    else
13        // All non-NaN cases can be evaluated on the values produced by FPUnpack()
14        if value1 == value2 then
15            result = '0110';
16        elseif value1 < value2 then
17            result = '1000';
18        else // value1 > value2
19            result = '0010';
20    return result;

```

## 5.516 shared/functions/float/fpcompareeq/FPCompareEQ

```

1 // FPCompareEQ()
2 // =====
3
4 boolean FPCompareEQ(bits(N) op1, bits(N) op2, FPCRTType fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     if type1==FPType_SNaN || type1==FPType_QNaN || type2==FPType_SNaN || type2==FPType_QNaN then
9         result = FALSE;
10        if type1==FPType_SNaN || type2==FPType_SNaN then
11            FPProcessException(FPExc_InvalidOp, fpcr);
12    else
13        // All non-NaN cases can be evaluated on the values produced by FPUnpack()
14        result = (value1 == value2);
15    return result;

```

## 5.517 shared/functions/float/fpcomparege/FPCompareGE

```

1 // FPCompareGE()
2 // =====
3
4 boolean FPCompareGE(bits(N) op1, bits(N) op2, FPCRTType fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     if type1==FPType_SNaN || type1==FPType_QNaN || type2==FPType_SNaN || type2==FPType_QNaN then
9         result = FALSE;
10        FPProcessException(FPExc_InvalidOp, fpcr);

```

```

11     else
12         // All non-NaN cases can be evaluated on the values produced by FPUnpack()
13         result = (value1 >= value2);
14     return result;

```

## 5.518 shared/functions/float/fpcomparegt/FPCompareGT

```

1 // FPCompareGT()
2 // =====
3
4 boolean FPCompareGT(bits(N) op1, bits(N) op2, FPCRType fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     if type1==FType_SNaN || type1==FType_QNaN || type2==FType_SNaN || type2==FType_QNaN then
9         result = FALSE;
10        FPProcessException(FPExc_InvalidOp, fpcr);
11    else
12        // All non-NaN cases can be evaluated on the values produced by FPUnpack()
13        result = (value1 > value2);
14    return result;

```

## 5.519 shared/functions/float/fpconvert/FPConvert

```

1 // FPConvert()
2 // =====
3
4 // Convert floating point OP with N-bit precision to M-bit precision,
5 // with rounding controlled by ROUNDING.
6 // This is used by the FP-to-FP conversion instructions and so for
7 // half-precision data ignores FZ16, but observes AHP.
8
9 bits(M) FPConvert(bits(N) op, FPCRType fpcr, FPRounding rounding)
10     assert M IN {16,32,64};
11     assert N IN {16,32,64};
12     bits(M) result;
13
14     // Unpack floating-point operand optionally with flush-to-zero.
15     (fptype,sign,value) = FPUnpackCV(op, fpcr);
16
17     alt_hp = (M == 16) && (fpcr.AHP == '1');
18
19     if fptype == FType_SNaN || fptype == FType_QNaN then
20         if alt_hp then
21             result = FPZero(sign);
22         elseif fpcr.DN == '1' then
23             result = FPDefaultNaN();
24         else
25             result = FPConvertNaN(op);
26     if fptype == FType_SNaN || alt_hp then
27         FPProcessException(FPExc_InvalidOp, fpcr);
28     elseif fptype == FType_Infinity then
29         if alt_hp then
30             result = sign:Ones(M-1);
31             FPProcessException(FPExc_InvalidOp, fpcr);
32         else
33             result = FPInfinity(sign);
34     elseif fptype == FType_Zero then
35         result = FPZero(sign);
36     else
37         result = FPRoundCV(value, fpcr, rounding);
38     return result;
39
40 // FPConvert()
41 // =====
42
43 bits(M) FPConvert(bits(N) op, FPCRType fpcr)
44     return FPConvert(op, fpcr, FPRoundingMode(fpcr));

```

## 5.520 shared/functions/float/fpconvertnan/FPConvertNaN

```

1 // FPConvertNaN()
2 // =====
3 // Converts a NaN of one floating-point type to another
4
5 bits(M) FPConvertNaN(bits(N) op)
6     assert N IN {16,32,64};
7     assert M IN {16,32,64};
8     bits(M) result;
9     bits(51) frac;
10
11     sign = op<N-1>;
12
13     // Unpack payload from input NaN
14     case N of
15         when 64 frac = op<50:0>;
16         when 32 frac = op<21:0>:Zeros(29);
17         when 16 frac = op<8:0>:Zeros(42);
18
19     // Repack payload into output NaN, while
20     // converting an SNaN to a QNaN.
21     case M of
22         when 64 result = sign:Ones(M-52):frac;
23         when 32 result = sign:Ones(M-23):frac<50:29>;
24         when 16 result = sign:Ones(M-10):frac<50:42>;
25
26     return result;

```

## 5.521 shared/functions/float/fpcrtype/FPCRTType

```

1 type FPCRTType;

```

## 5.522 shared/functions/float/fpdecoderm/FPDecodeRM

```

1 // FPDecodeRM()
2 // =====
3
4 // Decode most common AArch32 floating-point rounding encoding.
5
6 FPRounding FPDecodeRM(bits(2) rm)
7     case rm of
8         when '00' return FPRounding_TIEAWAY; // A
9         when '01' return FPRounding_TIEEVEN; // N
10        when '10' return FPRounding_POSINF; // P
11        when '11' return FPRounding_NEGINF; // M

```

## 5.523 shared/functions/float/fpdecoderounding/FPDecodeRounding

```

1 // FPDecodeRounding()
2 // =====
3
4 // Decode floating-point rounding mode and common AArch64 encoding.
5
6 FPRounding FPDecodeRounding(bits(2) rmode)
7     case rmode of
8         when '00' return FPRounding_TIEEVEN; // N
9         when '01' return FPRounding_POSINF; // P
10        when '10' return FPRounding_NEGINF; // M
11        when '11' return FPRounding_ZERO; // Z

```

## 5.524 shared/functions/float/fpdefaultnan/FPDefaultNaN

```

1 // FPDefaultNaN()
2 // =====
3
4 bits(N) FPDefaultNaN()
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - (E + 1);

```

```

8     sign = '0';
9     bits(E) exp = Ones(E);
10    bits(F) frac = '1':Zeros(F-1);
11    return sign : exp : frac;

```

## 5.525 shared/functions/float/fpdiv/FPDiv

```

1 // FPDiv()
2 // =====
3
4 bits(N) FPDiv(bits(N) op1, bits(N) op2, FPCRType fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
9     if !done then
10        inf1 = (type1 == FPType_Infinity);
11        inf2 = (type2 == FPType_Infinity);
12        zero1 = (type1 == FPType_Zero);
13        zero2 = (type2 == FPType_Zero);
14        if (inf1 && inf2) || (zero1 && zero2) then
15            result = FPDefaultNaN();
16            FPProcessException(FPExc_InvalidOp, fpcr);
17        elsif inf1 || zero2 then
18            result = FPInfinity(sign1 EOR sign2);
19            if !inf1 then FPProcessException(FPExc_DivideByZero, fpcr);
20        elsif zero1 || inf2 then
21            result = FPZero(sign1 EOR sign2);
22        else
23            result = FPRound(value1/value2, fpcr);
24    return result;

```

## 5.526 shared/functions/float/fpexc/FPExc

```

1 enumeration FPExc {FPExc_InvalidOp, FPExc_DivideByZero, FPExc_Overflow,
2                   FPExc_Underflow, FPExc_Inexact, FPExc_InputDenorm};

```

## 5.527 shared/functions/float/fpinfinity/FPInfinity

```

1 // FPInfinity()
2 // =====
3
4 bits(N) FPInfinity(bit sign)
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - (E + 1);
8     bits(E) exp = Ones(E);
9     bits(F) frac = Zeros(F);
10    return sign : exp : frac;

```

## 5.528 shared/functions/float/fpmax/FPMax

```

1 // FPMax()
2 // =====
3
4 bits(N) FPMax(bits(N) op1, bits(N) op2, FPCRType fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
9     if !done then
10        if value1 > value2 then
11            (fptype,sign,value) = (type1,sign1,value1);
12        else
13            (fptype,sign,value) = (type2,sign2,value2);
14        if fptype == FPType_Infinity then
15            result = FPInfinity(sign);
16        elsif fptype == FPType_Zero then

```

```

17     sign = sign1 AND sign2; // Use most positive sign
18     result = FPZero(sign);
19     else
20         // The use of FPRound() covers the case where there is a trapped underflow exception
21         // for a denormalized number even though the result is exact.
22         result = FPRound(value, fpcr);
23     return result;

```

## 5.529 shared/functions/float/fpmaxnormal/FPMaxNormal

```

1 // FPMaxNormal()
2 // =====
3
4 bits(N) FPMaxNormal(bit sign)
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - (E + 1);
8     exp = Ones(E-1):'0';
9     frac = Ones(F);
10    return sign : exp : frac;

```

## 5.530 shared/functions/float/fpmaxnum/FPMaxNum

```

1 // FPMaxNum()
2 // =====
3
4 bits(N) FPMaxNum(bits(N) op1, bits(N) op2, FPCRTYPE fpcr)
5     assert N IN {16,32,64};
6     (type1,-,-) = FPUnpack(op1, fpcr);
7     (type2,-,-) = FPUnpack(op2, fpcr);
8
9     // treat a single quiet-NaN as -Infinity
10    if type1 == FPTYPE_QNaN && type2 != FPTYPE_QNaN then
11        op1 = FPInfinity('1');
12    elsif type1 != FPTYPE_QNaN && type2 == FPTYPE_QNaN then
13        op2 = FPInfinity('1');
14
15    return FPMAX(op1, op2, fpcr);

```

## 5.531 shared/functions/float/fpmin/FPMin

```

1 // FPMin()
2 // =====
3
4 bits(N) FPMin(bits(N) op1, bits(N) op2, FPCRTYPE fpcr)
5     assert N IN {16,32,64};
6     (type1,sign1,value1) = FPUnpack(op1, fpcr);
7     (type2,sign2,value2) = FPUnpack(op2, fpcr);
8     (done,result) = FPPROCESSNaNs(type1, type2, op1, op2, fpcr);
9     if !done then
10        if value1 < value2 then
11            (fptype,sign,value) = (type1,sign1,value1);
12        else
13            (fptype,sign,value) = (type2,sign2,value2);
14        if fptype == FPTYPE_INFINITY then
15            result = FPInfinity(sign);
16        elsif fptype == FPTYPE_ZERO then
17            sign = sign1 OR sign2; // Use most negative sign
18            result = FPZero(sign);
19        else
20            // The use of FPRound() covers the case where there is a trapped underflow exception
21            // for a denormalized number even though the result is exact.
22            result = FPRound(value, fpcr);
23    return result;

```

## 5.532 shared/functions/float/fpminnum/FPMinNum

```

1 // FPMinNum()
2 // =====
3
4 bits(N) FPMinNum(bits(N) op1, bits(N) op2, FPCRType fpcr)
5   assert N IN {16,32,64};
6   (type1,-,-) = FPUnpack(op1, fpcr);
7   (type2,-,-) = FPUnpack(op2, fpcr);
8
9   // Treat a single quiet-NaN as +Infinity
10  if type1 == FPType_QNaN && type2 != FPType_QNaN then
11    op1 = FPInfinity('0');
12  elseif type1 != FPType_QNaN && type2 == FPType_QNaN then
13    op2 = FPInfinity('0');
14
15  return FPMin(op1, op2, fpcr);

```

## 5.533 shared/functions/float/fpmul/FPMul

```

1 // FPMul()
2 // =====
3
4 bits(N) FPMul(bits(N) op1, bits(N) op2, FPCRType fpcr)
5   assert N IN {16,32,64};
6   (type1,sign1,value1) = FPUnpack(op1, fpcr);
7   (type2,sign2,value2) = FPUnpack(op2, fpcr);
8   (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
9   if !done then
10    inf1 = (type1 == FPType_Infinity);
11    inf2 = (type2 == FPType_Infinity);
12    zero1 = (type1 == FPType_Zero);
13    zero2 = (type2 == FPType_Zero);
14    if (inf1 && zero2) || (zero1 && inf2) then
15      result = FPDefaultNaN();
16      FPProcessException(FPExc_InvalidOp, fpcr);
17    elseif inf1 || inf2 then
18      result = FPInfinity(sign1 EOR sign2);
19    elseif zero1 || zero2 then
20      result = FPZero(sign1 EOR sign2);
21    else
22      result = FPRound(value1*value2, fpcr);
23  return result;

```

## 5.534 shared/functions/float/fpmuladd/FPMulAdd

```

1 // FPMulAdd()
2 // =====
3 //
4 // Calculates addend + op1*op2 with a single rounding.
5
6 bits(N) FPMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, FPCRType fpcr)
7   assert N IN {16,32,64};
8   rounding = FPRoundingMode(fpcr);
9   (typeA,signA,valueA) = FPUnpack(addend, fpcr);
10  (type1,sign1,value1) = FPUnpack(op1, fpcr);
11  (type2,sign2,value2) = FPUnpack(op2, fpcr);
12  inf1 = (type1 == FPType_Infinity); zero1 = (type1 == FPType_Zero);
13  inf2 = (type2 == FPType_Infinity); zero2 = (type2 == FPType_Zero);
14  (done,result) = FPProcessNaNs3(typeA, type1, type2, addend, op1, op2, fpcr);
15
16  if typeA == FPType_QNaN && ((inf1 && zero2) || (zero1 && inf2)) then
17    result = FPDefaultNaN();
18    FPProcessException(FPExc_InvalidOp, fpcr);
19
20  if !done then
21    infA = (typeA == FPType_Infinity); zeroA = (typeA == FPType_Zero);
22
23    // Determine sign and type product will have if it does not cause an Invalid
24    // Operation.
25    signP = sign1 EOR sign2;
26    infP = inf1 || inf2;
27    zeroP = zero1 || zero2;
28
29    // Non SNaN-generated Invalid Operation cases are multiplies of zero by infinity and
30    // additions of opposite-signed infinities.
31    if (inf1 && zero2) || (zero1 && inf2) || (infA && infP && signA != signP) then

```

```

32     result = FPDefaultNaN();
33     FPProcessException(FPExc_InvalidOp, fpcr);
34
35     // Other cases involving infinities produce an infinity of the same sign.
36     elsif (infA && signA == '0') || (infP && signP == '0') then
37         result = FPInfinity('0');
38     elsif (infA && signA == '1') || (infP && signP == '1') then
39         result = FPInfinity('1');
40
41     // Cases where the result is exactly zero and its sign is not determined by the
42     // rounding mode are additions of same-signed zeros.
43     elsif zeroA && zeroP && signA == signP then
44         result = FPZero(signA);
45
46     // Otherwise calculate numerical result and round it.
47     else
48         result_value = valueA + (value1 * value2);
49         if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
50             result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
51             result = FPZero(result_sign);
52         else
53             result = FPRound(result_value, fpcr);
54
55     return result;

```

## 5.535 shared/functions/float/fpmuladdh/FPMulAddH

```

1 // FPMulAddH()
2 // =====
3
4 bits(N) FPMulAddH(bits(N) addend, bits(N DIV 2) op1, bits(N DIV 2) op2, FPCRTYPE fpcr)
5     assert N IN {32,64};
6     rounding = FPRoundingMode(fpcr);
7     (typeA,signA,valueA) = FPUnpack(addend, fpcr);
8     (type1,sign1,value1) = FPUnpack(op1, fpcr);
9     (type2,sign2,value2) = FPUnpack(op2, fpcr);
10    inf1 = (type1 == FPTYPE_INFINITY); zero1 = (type1 == FPTYPE_ZERO);
11    inf2 = (type2 == FPTYPE_INFINITY); zero2 = (type2 == FPTYPE_ZERO);
12    (done,result) = FPProcessNaNs3H(typeA, type1, type2, addend, op1, op2, fpcr);
13    if typeA == FPTYPE_QNaN && ((inf1 && zero2) || (zero1 && inf2)) then
14        result = FPDefaultNaN();
15        FPProcessException(FPExc_InvalidOp, fpcr);
16    if !done then
17        infA = (typeA == FPTYPE_INFINITY); zeroA = (typeA == FPTYPE_ZERO);
18        // Determine sign and type product will have if it does not cause an Invalid
19        // Operation.
20        signP = sign1 EOR sign2;
21        infP = inf1 || inf2;
22        zeroP = zero1 || zero2;
23        // Non SNaN-generated Invalid Operation cases are multiplies of zero by infinity and
24        // additions of opposite-signed infinities.
25        if (inf1 && zero2) || (zero1 && inf2) || (infA && infP && signA != signP) then
26            result = FPDefaultNaN();
27            FPProcessException(FPExc_InvalidOp, fpcr);
28        // Other cases involving infinities produce an infinity of the same sign.
29        elsif (infA && signA == '0') || (infP && signP == '0') then
30            result = FPInfinity('0');
31        elsif (infA && signA == '1') || (infP && signP == '1') then
32            result = FPInfinity('1');
33        // Cases where the result is exactly zero and its sign is not determined by the
34        // rounding mode are additions of same-signed zeros.
35        elsif zeroA && zeroP && signA == signP then
36            result = FPZero(signA);
37        // Otherwise calculate numerical result and round it.
38        else
39            result_value = valueA + (value1 * value2);
40            if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
41                result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
42                result = FPZero(result_sign);
43            else
44                result = FPRound(result_value, fpcr);
45    return result;

```

## 5.536 shared/functions/float/fpmuladdh/FPPProcessNaNs3H

```

1 // FPProcessNaNs3H()
2 // =====
3
4 (boolean, bits(N)) FPProcessNaNs3H(FPType type1, FPType type2, FPType type3, bits(N) op1, bits(N DIV 2)
   ↪ op2, bits(N DIV 2) op3, FPCRType fpcr)
5     assert N IN {32,64};
6     bits(N) result;
7     if type1 == FPType_SNaN then
8         done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
9     elsif type2 == FPType_SNaN then
10        done = TRUE; result = FPConvertNaN(FPProcessNaN(type2, op2, fpcr));
11    elsif type3 == FPType_SNaN then
12        done = TRUE; result = FPConvertNaN(FPProcessNaN(type3, op3, fpcr));
13    elsif type1 == FPType_QNaN then
14        done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
15    elsif type2 == FPType_QNaN then
16        done = TRUE; result = FPConvertNaN(FPProcessNaN(type2, op2, fpcr));
17    elsif type3 == FPType_QNaN then
18        done = TRUE; result = FPConvertNaN(FPProcessNaN(type3, op3, fpcr));
19    else
20        done = FALSE; result = Zeros(); // 'Don't care' result
21    return (done, result);

```

## 5.537 shared/functions/float/fpmulx/FPMulX

```

1 // FPMulX()
2 // =====
3
4 bits(N) FPMulX(bits(N) op1, bits(N) op2, FPCRType fpcr)
5     assert N IN {16,32,64};
6     bits(N) result;
7     (type1,sign1,value1) = FPUnpack(op1, fpcr);
8     (type2,sign2,value2) = FPUnpack(op2, fpcr);
9     (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
10    if !done then
11        inf1 = (type1 == FPType_Infinity);
12        inf2 = (type2 == FPType_Infinity);
13        zero1 = (type1 == FPType_Zero);
14        zero2 = (type2 == FPType_Zero);
15        if (inf1 && zero2) || (zero1 && inf2) then
16            result = FPTwo(sign1 EOR sign2);
17        elsif inf1 || inf2 then
18            result = FPInfinity(sign1 EOR sign2);
19        elsif zero1 || zero2 then
20            result = FPZero(sign1 EOR sign2);
21        else
22            result = FPRound(value1*value2, fpcr);
23    return result;

```

## 5.538 shared/functions/float/fpneg/FPNeg

```

1 // FPNeg()
2 // =====
3
4 bits(N) FPNeg(bits(N) op)
5     assert N IN {16,32,64};
6     return NOT(op<N-1>) : op<N-2:0>;

```

## 5.539 shared/functions/float/fponepointfive/FPOnePointFive

```

1 // FPOnePointFive()
2 // =====
3
4 bits(N) FPOnePointFive(bit sign)
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - (E + 1);
8     exp = '0':Ones(E-1);
9     frac = '1':Zeros(F-1);
10    return sign : exp : frac;

```



**5.540 shared/functions/float/fpprocessexception/FPProcessException**

```

1 // FPProcessException()
2 // =====
3 //
4 // The 'fpcr' argument supplies FPCR control bits. Status information is
5 // updated directly in the FPSR where appropriate.
6
7 FPProcessException(FPExc exception, FPCRType fpcr)
8 // Determine the cumulative exception bit number
9 case exception of
10     when FPExc_InvalidOp      cumul = 0;
11     when FPExc_DivideByZero   cumul = 1;
12     when FPExc_Overflow       cumul = 2;
13     when FPExc_Underflow     cumul = 3;
14     when FPExc_Inexact       cumul = 4;
15     when FPExc_InputDenorm    cumul = 7;
16 enable = cumul + 8;
17 if fpcr<enable> == '1' then
18     // Trapping of the exception enabled.
19     // It is IMPLEMENTATION DEFINED whether the enable bit may be set at all, and
20     // if so then how exceptions may be accumulated before calling FPTrappedException()
21     IMPLEMENTATION_DEFINED "floating-point trap handling";
22 else
23     // Set the cumulative exception bit
24     FPSR<cumul> = '1';
25 return;

```

**5.541 shared/functions/float/fpprocessnan/FPProcessNaN**

```

1 // FPProcessNaN()
2 // =====
3
4 bits(N) FPProcessNaN(FPType fptype, bits(N) op, FPCRType fpcr)
5     assert N IN {16,32,64};
6     assert fptype IN {FPType_QNaN, FPType_SNaN};
7
8     case N of
9         when 16 topfrac = 9;
10        when 32 topfrac = 22;
11        when 64 topfrac = 51;
12
13    result = op;
14    if fptype == FPType_SNaN then
15        result<topfrac> = '1';
16        FPProcessException(FPExc_InvalidOp, fpcr);
17    if fpcr.DN == '1' then // DefaultNaN requested
18        result = FPDefaultNaN();
19    return result;

```

**5.542 shared/functions/float/fpprocessnans/FPProcessNaNs**

```

1 // FPProcessNaNs()
2 // =====
3 //
4 // The boolean part of the return value says whether a NaN has been found and
5 // processed. The bits(N) part is only relevant if it has and supplies the
6 // result of the operation.
7 //
8 // The 'fpcr' argument supplies FPCR control bits. Status information is
9 // updated directly in the FPSR where appropriate.
10
11 (boolean, bits(N)) FPProcessNaNs(FPType type1, FPType type2,
12     bits(N) op1, bits(N) op2,
13     FPCRType fpcr)
14     assert N IN {16,32,64};
15     if type1 == FPType_SNaN then
16         done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
17     elseif type2 == FPType_SNaN then
18         done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
19     elseif type1 == FPType_QNaN then
20         done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
21     elseif type2 == FPType_QNaN then

```

```

22     done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
23     else
24         done = FALSE; result = Zeros(); // 'Don't care' result
25     return (done, result);

```

## 5.543 shared/functions/float/fpprocessnans3/FPProcessNaNs3

```

1 // FPProcessNaNs3()
2 // =====
3 //
4 // The boolean part of the return value says whether a NaN has been found and
5 // processed. The bits(N) part is only relevant if it has and supplies the
6 // result of the operation.
7 //
8 // The 'fpcr' argument supplies FPCR control bits. Status information is
9 // updated directly in the FPSR where appropriate.
10
11 (boolean, bits(N)) FPProcessNaNs3(FPType type1, FPType type2, FPType type3,
12                                 bits(N) op1, bits(N) op2, bits(N) op3,
13                                 FPCRType fpcr)
14
15     assert N IN {16,32,64};
16     if type1 == FPType_SNaN then
17         done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
18     elseif type2 == FPType_SNaN then
19         done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
20     elseif type3 == FPType_SNaN then
21         done = TRUE; result = FPProcessNaN(type3, op3, fpcr);
22     elseif type1 == FPType_QNaN then
23         done = TRUE; result = FPProcessNaN(type1, op1, fpcr);
24     elseif type2 == FPType_QNaN then
25         done = TRUE; result = FPProcessNaN(type2, op2, fpcr);
26     elseif type3 == FPType_QNaN then
27         done = TRUE; result = FPProcessNaN(type3, op3, fpcr);
28     else
29         done = FALSE; result = Zeros(); // 'Don't care' result
30     return (done, result);

```

## 5.544 shared/functions/float/fpreciestimate/FPRecipEstimate

```

1 // FPRecipEstimate()
2 // =====
3 //
4 bits(N) FPRecipEstimate(bits(N) operand, FPCRType fpcr)
5     assert N IN {16,32,64};
6     (fptype,sign,value) = FPUnpack(operand, fpcr);
7     if fptype == FPType_SNaN || fptype == FPType_QNaN then
8         result = FPProcessNaN(fptype, operand, fpcr);
9     elseif fptype == FPType_Infinity then
10        result = FPZero(sign);
11    elseif fptype == FPType_Zero then
12        result = FPInfinity(sign);
13        FPProcessException(FPExc_DivideByZero, fpcr);
14    elseif (
15        (N == 16 && Abs(value) < 2.0^-16) ||
16        (N == 32 && Abs(value) < 2.0^-128) ||
17        (N == 64 && Abs(value) < 2.0^-1024)
18    ) then
19        case FPRoundingMode(fpcr) of
20            when FPRounding_TIEEVEN
21                overflow_to_inf = TRUE;
22            when FPRounding_POSINF
23                overflow_to_inf = (sign == '0');
24            when FPRounding_NEGINF
25                overflow_to_inf = (sign == '1');
26            when FPRounding_ZERO
27                overflow_to_inf = FALSE;
28        result = if overflow_to_inf then FPInfinity(sign) else FPMaxNormal(sign);
29        FPProcessException(FPExc_Overflow, fpcr);
30        FPProcessException(FPExc_Inexact, fpcr);
31    elseif ((fpcr.FZ == '1' && N != 16) || (fpcr.FZ16 == '1' && N == 16))
32        && (
33            (N == 16 && Abs(value) >= 2.0^14) ||
34            (N == 32 && Abs(value) >= 2.0^126) ||
35            (N == 64 && Abs(value) >= 2.0^1022)
36        ) then

```

```

37     // Result flushed to zero of correct sign
38     result = FPZero(sign);
39     FPSR.UFC = '1';
40     else
41         // Scale to a fixed point value in the range 0.5 <= x < 1.0 in steps of 1/512, and
42         // calculate result exponent. Scaled value has copied sign bit,
43         // exponent = 1022 = double-precision biased version of -1,
44         // fraction = original fraction
45         case N of
46             when 16
47                 fraction = operand<9:0> : Zeros(42);
48                 exp = UInt(operand<14:10>);
49             when 32
50                 fraction = operand<22:0> : Zeros(29);
51                 exp = UInt(operand<30:23>);
52             when 64
53                 fraction = operand<51:0>;
54                 exp = UInt(operand<62:52>);
55
56         if exp == 0 then
57             if fraction<51> == '0' then
58                 exp = -1;
59                 fraction = fraction<49:0>:'00';
60             else
61                 fraction = fraction<50:0>:'0';
62
63         integer scaled = UInt('1':fraction<51:44>);
64
65         case N of
66             when 16 result_exp = 29 - exp; // In range 29-30 = -1 to 29+1 = 30
67             when 32 result_exp = 253 - exp; // In range 253-254 = -1 to 253+1 = 254
68             when 64 result_exp = 2045 - exp; // In range 2045-2046 = -1 to 2045+1 = 2046
69
70         // scaled is in range 256..511 representing a fixed-point number in range [0.5..1.0)
71         estimate = RecipEstimate(scaled);
72
73         // estimate is in the range 256..511 representing a fixed point result in the range [1.0..2.0)
74         // Convert to scaled floating point result with copied sign bit,
75         // high-order bits from estimate, and exponent calculated above.
76
77         fraction = estimate<7:0> : Zeros(44);
78         if result_exp == 0 then
79             fraction = '1' : fraction<51:1>;
80         elsif result_exp == -1 then
81             fraction = '01' : fraction<51:2>;
82             result_exp = 0;
83
84         case N of
85             when 16 result = sign : result_exp<N-12:0> : fraction<51:42>;
86             when 32 result = sign : result_exp<N-25:0> : fraction<51:29>;
87             when 64 result = sign : result_exp<N-54:0> : fraction<51:0>;
88
89     return result;

```

## 5.545 shared/functions/float/fpreciestimate/RecipEstimate

```

1 // Compute estimate of reciprocal of 9-bit fixed-point number
2 //
3 // a is in range 256 .. 511 representing a number in the range 0.5 <= x < 1.0.
4 // result is in the range 256 .. 511 representing a number in the range 1.0 to 511/256.
5
6 integer RecipEstimate(integer a)
7     assert 256 <= a && a < 512;
8     a = a*2+1; // round to nearest
9     integer b = (2 ^ 19) DIV a;
10    r = (b+1) DIV 2; // round to nearest
11    assert 256 <= r && r < 512;
12    return r;

```

## 5.546 shared/functions/float/fprecpX/FPRecpX

```

1 // FPRecpX()
2 // =====
3
4 bits(N) FPRecpX(bits(N) op, FPCRTyp e fpcr)

```

```

5  assert N IN {16,32,64};
6
7  case N of
8      when 16 esize = 5;
9      when 32 esize = 8;
10     when 64 esize = 11;
11
12     bits(N)          result;
13     bits(esize)    exp;
14     bits(esize)    max_exp;
15     bits(N-(esize+1)) frac = Zeros();
16
17     case N of
18         when 16 exp = op<10+esize-1:10>;
19         when 32 exp = op<23+esize-1:23>;
20         when 64 exp = op<52+esize-1:52>;
21
22     max_exp = Ones(esize) - 1;
23
24     (fptype,sign,value) = FPUnpack(op, fpcr);
25     if fptype == FPTType_SNaN || fptype == FPTType_QNaN then
26         result = FPProcessNaN(fptype, op, fpcr);
27     else
28         if IsZero(exp) then // Zero and denormals
29             result = sign:max_exp:frac;
30         else // Infinities and normals
31             result = sign:NOT(exp):frac;
32
33     return result;

```

## 5.547 shared/functions/float/fpround/FPRound

```

1  // FPRound()
2  // =====
3  // Used by data processing and int/fixed <-> FP conversion instructions.
4  // For half-precision data it ignores AHP, and observes FZ16.
5
6  bits(N) FPRound(real op, FPCRTType fpcr, FPRounding rounding)
7      fpcr.AHP = '0';
8      boolean isbfloat = FALSE;
9      return FPRoundBase(op, fpcr, rounding, isbfloat);
10
11 // Convert a real number OP into an N-bit floating-point value using the
12 // supplied rounding mode RMODE.
13
14 bits(N) FPRoundBase(real op, FPCRTType fpcr, FPRounding rounding, boolean isbfloat)
15     assert N IN {16,32,64};
16     assert op != 0.0;
17     assert rounding != FPRounding_TIEAWAY;
18     bits(N) result;
19
20     // Obtain format parameters - minimum exponent, numbers of exponent and fraction bits.
21     if N == 16 then
22         minimum_exp = -14; E = 5; F = 10;
23     elseif N == 32 && isbfloat then
24         minimum_exp = -126; E = 8; F = 7;
25     elseif N == 32 then
26         minimum_exp = -126; E = 8; F = 23;
27     else // N == 64
28         minimum_exp = -1022; E = 11; F = 52;
29
30     // Split value into sign, unrounded mantissa and exponent.
31     if op < 0.0 then
32         sign = '1'; mantissa = -op;
33     else
34         sign = '0'; mantissa = op;
35     exponent = 0;
36     while mantissa < 1.0 do
37         mantissa = mantissa * 2.0; exponent = exponent - 1;
38     while mantissa >= 2.0 do
39         mantissa = mantissa / 2.0; exponent = exponent + 1;
40
41     // Deal with flush-to-zero.
42     if ((fpcr.FZ == '1' && N != 16) || (fpcr.FZ16 == '1' && N == 16)) && exponent < minimum_exp then
43         // Flush-to-zero never generates a trapped exception
44         FPSR.UFC = '1';
45         return FPZero(sign);
46
47     // Start creating the exponent value for the result. Start by biasing the actual exponent

```

```

48 // so that the minimum exponent becomes 1, lower values 0 (indicating possible underflow).
49 biased_exp = Max(exponent - minimum_exp + 1, 0);
50 if biased_exp == 0 then mantissa = mantissa / 2.0^(minimum_exp - exponent);
51
52 // Get the unrounded mantissa as an integer, and the "units in last place" rounding error.
53 int_mant = RoundDown(mantissa * 2.0^F); // < 2.0^F if biased_exp == 0, >= 2.0^F if not
54 error = mantissa * 2.0^F - Real(int_mant);
55
56 // Underflow occurs if exponent is too small before rounding, and result is inexact or
57 // the Underflow exception is trapped.
58 if biased_exp == 0 && (error != 0.0 || fpcr.UFE == '1') then
59     FPProcessException(FPExc_Underflow, fpcr);
60
61 // Round result according to rounding mode.
62 case rounding of
63     when FPRounding_TIEEVEN
64         round_up = (error > 0.5 || (error == 0.5 && int_mant<0> == '1'));
65         overflow_to_inf = TRUE;
66     when FPRounding_POSINF
67         round_up = (error != 0.0 && sign == '0');
68         overflow_to_inf = (sign == '0');
69     when FPRounding_NEGINF
70         round_up = (error != 0.0 && sign == '1');
71         overflow_to_inf = (sign == '1');
72     when FPRounding_ZERO, FPRounding_ODD
73         round_up = FALSE;
74         overflow_to_inf = FALSE;
75
76 if round_up then
77     int_mant = int_mant + 1;
78     if int_mant == 2^F then // Rounded up from denormalized to normalized
79         biased_exp = 1;
80     if int_mant == 2^(F+1) then // Rounded up to next exponent
81         biased_exp = biased_exp + 1; int_mant = int_mant DIV 2;
82
83 // Handle rounding to odd aka Von Neumann rounding
84 if error != 0.0 && rounding == FPRounding_ODD then
85     int_mant<0> = '1';
86
87 // Deal with overflow and generate result.
88 if N != 16 || fpcr.AHP == '0' then // Single, double or IEEE half precision
89     if biased_exp >= 2^E - 1 then
90         result = if overflow_to_inf then FPInfinity(sign) else FPMaxNormal(sign);
91         FPProcessException(FPExc_Overflow, fpcr);
92         error = 1.0; // Ensure that an Inexact exception occurs
93     else
94         result = sign : biased_exp<E-1:0> : int_mant<F-1:0> : Zeros(N-(E+F+1));
95     else // Alternative half precision
96         if biased_exp >= 2^E then
97             result = sign : Ones(N-1);
98             FPProcessException(FPExc_InvalidOp, fpcr);
99             error = 0.0; // Ensure that an Inexact exception does not occur
100         else
101             result = sign : biased_exp<E-1:0> : int_mant<F-1:0> : Zeros(N-(E+F+1));
102
103 // Deal with Inexact exception.
104 if error != 0.0 then
105     FPProcessException(FPExc_Inexact, fpcr);
106
107 return result;
108
109 // FPRound()
110 // =====
111
112 bits(N) FPRound(real op, FPCRTYPE fpcr)
113     return FPRound(op, fpcr, FPRoundingMode(fpcr));

```

## 5.548 shared/functions/float/fpround/FPRoundCV

```

1 // FPRoundCV()
2 // =====
3 // Used for FP <-> FP conversion instructions.
4 // For half-precision data ignores FZ16 and observes AHP.
5
6 bits(N) FPRoundCV(real op, FPCRTYPE fpcr, FPRounding rounding)
7     fpcr.FZ16 = '0';
8     boolean isbfloat = FALSE;
9     return FPRoundBase(op, fpcr, rounding, isbfloat);

```

**5.549 shared/functions/float/fprounding/FProunding**

```

1 enumeration FProunding {FProunding_TIEEVEN, FProunding_POSINF,
2                       FProunding_NEGINF,  FProunding_ZERO,
3                       FProunding_TIEAWAY,  FProunding_ODD};

```

**5.550 shared/functions/float/fproundingmode/FProundingMode**

```

1 // FProundingMode ()
2 // =====
3
4 // Return the current floating-point rounding mode.
5
6 FProunding FProundingMode(FPCRType fpcr)
7     return FPDecodeRounding(fpcr.RMode);

```

**5.551 shared/functions/float/fproundint/FProundInt**

```

1 // FProundInt ()
2 // =====
3
4 // Round OP to nearest integral floating point value using rounding mode ROUNDING.
5 // If EXACT is TRUE, set FPSR.IXC if result is not numerically equal to OP.
6
7 bits(N) FProundInt(bits(N) op, FPCRType fpcr, FProunding rounding, boolean exact)
8     assert rounding != FProunding_ODD;
9     assert N IN {16,32,64};
10
11 // Unpack using FPCR to determine if subnormals are flushed-to-zero
12 (fptype,sign,value) = FPUnpack(op, fpcr);
13
14 if fptype == FPType_SNaN || fptype == FPType_QNaN then
15     result = FPProcessNaN(fptype, op, fpcr);
16 elseif fptype == FPType_Infinity then
17     result = FPInfinity(sign);
18 elseif fptype == FPType_Zero then
19     result = FPZero(sign);
20 else
21     // extract integer component
22     int_result = RoundDown(value);
23     error = value - Real(int_result);
24
25     // Determine whether supplied rounding mode requires an increment
26     case rounding of
27         when FProunding_TIEEVEN
28             round_up = (error > 0.5 || (error == 0.5 && int_result<0 == '1'));
29         when FProunding_POSINF
30             round_up = (error != 0.0);
31         when FProunding_NEGINF
32             round_up = FALSE;
33         when FProunding_ZERO
34             round_up = (error != 0.0 && int_result < 0);
35         when FProunding_TIEAWAY
36             round_up = (error > 0.5 || (error == 0.5 && int_result >= 0));
37
38     if round_up then int_result = int_result + 1;
39
40 // Convert integer value into an equivalent real value
41 real_result = Real(int_result);
42
43 // Re-encode as a floating-point value, result is always exact
44 if real_result == 0.0 then
45     result = FPZero(sign);
46 else
47     result = FPRound(real_result, fpcr, FProunding_ZERO);
48
49 // Generate inexact exceptions
50 if error != 0.0 && exact then
51     FPProcessException(FPExc_Inexact, fpcr);
52
53 return result;

```

## 5.552 shared/functions/float/fproundintn/FPRoundIntN

```

1 // FPRoundIntN()
2 // =====
3
4 bits(N) FPRoundIntN(bits(N) op, FPCRType fpcr, FPRounding rounding, integer intsize)
5   assert rounding != FPRounding_ODD;
6   assert N IN {32,64};
7   assert intsize IN {32, 64};
8   integer exp;
9   constant integer E = (if N == 32 then 8 else 11);
10  constant integer F = N - (E + 1);
11
12  // Unpack using FPCR to determine if subnormals are flushed-to-zero
13  (fptype,sign,value) = FPUnpack(op, fpcr);
14
15  if fptype IN {FType_SNaN, FType_QNaN, FType_Infinity} then
16    if N == 32 then
17      exp = 126 + intsize;
18      result = '1':exp<(E-1):0>:Zeros(F);
19    else
20      exp = 1022+intsize;
21      result = '1':exp<(E-1):0>:Zeros(F);
22      FPProcessException(FPExc_InvalidOp, fpcr);
23  elseif fptype == FType_Zero then
24    result = FPZero(sign);
25  else
26    // Extract integer component
27    int_result = RoundDown(value);
28    error = value - Real(int_result);
29
30    // Determine whether supplied rounding mode requires an increment
31    case rounding of
32      when FPRounding_TIEEVEN
33        round_up = error > 0.5 || (error == 0.5 && int_result<0> == '1');
34      when FPRounding_POSINF
35        round_up = error != 0.0;
36      when FPRounding_NEGINF
37        round_up = FALSE;
38      when FPRounding_ZERO
39        round_up = error != 0.0 && int_result < 0;
40      when FPRounding_TIEAWAY
41        round_up = error > 0.5 || (error == 0.5 && int_result >= 0);
42
43    if round_up then int_result = int_result + 1;
44
45    if int_result > 2^(intsize-1)-1 || int_result < -1*2^(intsize-1) then
46      if N == 32 then
47        exp = 126 + intsize;
48        result = '1':exp<(E-1):0>:Zeros(F);
49      else
50        exp = 1022 + intsize;
51        result = '1':exp<(E-1):0>:Zeros(F);
52        FPProcessException(FPExc_InvalidOp, fpcr);
53        // this case shouldn't set Inexact
54        error = 0.0;
55
56    else
57      // Convert integer value into an equivalent real value
58      real_result = Real(int_result);
59
60      // Re-encode as a floating-point value, result is always exact
61      if real_result == 0.0 then
62        result = FPZero(sign);
63      else
64        result = FPRound(real_result, fpcr, FPRounding_ZERO);
65
66    // Generate inexact exceptions
67    if error != 0.0 then
68      FPProcessException(FPExc_Inexact, fpcr);
69
70  return result;

```

## 5.553 shared/functions/float/fprsqrtestimate/FPRSqrtEstimate

```

1 // FPRSqrtEstimate()
2 // =====

```

```

3
4 bits(N) FPRSqrtEstimate(bits(N) operand, FPCRTType fpcr)
5   assert N IN {16,32,64};
6   (fptype,sign,value) = FPUnpack(operand, fpcr);
7   if fptype == FPType_SNaN || fptype == FPType_QNaN then
8     result = FPProcessNaN(fptype, operand, fpcr);
9   elseif fptype == FPType_Zero then
10    result = FPInfinity(sign);
11    FPProcessException(FPExc_DivideByZero, fpcr);
12   elseif sign == '1' then
13    result = FPDefaultNaN();
14    FPProcessException(FPExc_InvalidOp, fpcr);
15   elseif fptype == FPType_Infinity then
16    result = FPZero('0');
17   else
18    // Scale to a fixed-point value in the range 0.25 <= x < 1.0 in steps of 512, with the
19    // evenness or oddness of the exponent unchanged, and calculate result exponent.
20    // Scaled value has copied sign bit, exponent = 1022 or 1021 = double-precision
21    // biased version of -1 or -2, fraction = original fraction extended with zeros.
22
23    case N of
24      when 16
25        fraction = operand<9:0> : Zeros(42);
26        exp = UInt(operand<14:10>);
27      when 32
28        fraction = operand<22:0> : Zeros(29);
29        exp = UInt(operand<30:23>);
30      when 64
31        fraction = operand<51:0>;
32        exp = UInt(operand<62:52>);
33
34    if exp == 0 then
35      while fraction<51> == '0' do
36        fraction = fraction<50:0> : '0';
37        exp = exp - 1;
38        fraction = fraction<50:0> : '0';
39
40    if exp<0> == '0' then
41      scaled = UInt('1':fraction<51:44>);
42    else
43      scaled = UInt('01':fraction<51:45>);
44
45    case N of
46      when 16 result_exp = ( 44 - exp) DIV 2;
47      when 32 result_exp = ( 380 - exp) DIV 2;
48      when 64 result_exp = (3068 - exp) DIV 2;
49
50    estimate = RecipSqrtEstimate(scaled);
51
52    // estimate is in the range 256..511 representing a fixed point result in the range [1.0..2.0)
53    // Convert to scaled floating point result with copied sign bit and high-order
54    // fraction bits, and exponent calculated above.
55    case N of
56      when 16 result = '0' : result_exp<N-12:0> : estimate<7:0>:Zeros( 2);
57      when 32 result = '0' : result_exp<N-25:0> : estimate<7:0>:Zeros(15);
58      when 64 result = '0' : result_exp<N-54:0> : estimate<7:0>:Zeros(44);
59
60    return result;

```

## 5.554 shared/functions/float/fprsqrtestimate/RecipSqrtEstimate

```

1 // Compute estimate of reciprocal square root of 9-bit fixed-point number
2 //
3 // a is in range 128 .. 511 representing a number in the range 0.25 <= x < 1.0.
4 // result is in the range 256 .. 511 representing a number in the range in the range 1.0 to 511/256.
5
6 integer RecipSqrtEstimate(integer a)
7   assert 128 <= a && a < 512;
8   if a < 256 then // 0.25 .. 0.5
9     a = a*2+1; // a in units of 1/512 rounded to nearest
10  else // 0.5 .. 1.0
11    a = (a >> 1) << 1; // discard bottom bit
12    a = (a+1)*2; // a in units of 1/256 rounded to nearest
13  integer b = 512;
14  while a*(b+1)*(b+1) < 2^28 do
15    b = b+1;
16  // b = largest b such that b < 2^14 / sqrt(a) do
17  r = (b+1) DIV 2; // round to nearest
18  assert 256 <= r && r < 512;
19  return r;

```



## 5.555 shared/functions/float/fpsqrt/FPSqrt

```
1 // FPSqrt()
2 // =====
3
4 bits(N) FPSqrt(bits(N) op, FPCRType fpcr)
5     assert N IN {16,32,64};
6     (fptype,sign,value) = FPUnpack(op, fpcr);
7     if fptype == FPType_SNaN || fptype == FPType_QNaN then
8         result = FPProcessNaN(fptype, op, fpcr);
9     elsif fptype == FPType_Zero then
10        result = FPZero(sign);
11    elsif fptype == FPType_Infinity && sign == '0' then
12        result = FPInfinity(sign);
13    elsif sign == '1' then
14        result = FPDefaultNaN();
15        FPProcessException(FPExc_InvalidOp, fpcr);
16    else
17        result = FPRound(Sqrt(value), fpcr);
18    return result;
```

## 5.556 shared/functions/float/fpsub/FPSub

```
1 // FPSub()
2 // =====
3
4 bits(N) FPSub(bits(N) op1, bits(N) op2, FPCRType fpcr)
5     assert N IN {16,32,64};
6     rounding = FPRoundingMode(fpcr);
7     (type1,sign1,value1) = FPUnpack(op1, fpcr);
8     (type2,sign2,value2) = FPUnpack(op2, fpcr);
9     (done,result) = FPProcessNaNs(type1, type2, op1, op2, fpcr);
10    if !done then
11        inf1 = (type1 == FPType_Infinity);
12        inf2 = (type2 == FPType_Infinity);
13        zero1 = (type1 == FPType_Zero);
14        zero2 = (type2 == FPType_Zero);
15        if inf1 && inf2 && sign1 == sign2 then
16            result = FPDefaultNaN();
17            FPProcessException(FPExc_InvalidOp, fpcr);
18        elsif (inf1 && sign1 == '0') || (inf2 && sign2 == '1') then
19            result = FPInfinity('0');
20        elsif (inf1 && sign1 == '1') || (inf2 && sign2 == '0') then
21            result = FPInfinity('1');
22        elsif zero1 && zero2 && sign1 == NOT(sign2) then
23            result = FPZero(sign1);
24        else
25            result_value = value1 - value2;
26            if result_value == 0.0 then // Sign of exact zero result depends on rounding mode
27                result_sign = if rounding == FPRounding_NEGINF then '1' else '0';
28                result = FPZero(result_sign);
29            else
30                result = FPRound(result_value, fpcr, rounding);
31    return result;
```

## 5.557 shared/functions/float/fpthree/FPThree

```
1 // FPThree()
2 // =====
3
4 bits(N) FPThree(bit sign)
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - (E + 1);
8     exp = '1':Zeros(E-1);
9     frac = '1':Zeros(F-1);
10    return sign : exp : frac;
```

## 5.558 shared/functions/float/fptofixed/FPToFixed

Chapter 5. Pseudocode definitions  
 5.559. shared/functions/float/fptwo/FPTwo

```

1 // FPToFixed()
2 // =====
3
4 // Convert N-bit precision floating point OP to M-bit fixed point with
5 // FBITS fractional bits, controlled by UNSIGNED and ROUNDING.
6
7 bits(M) FPToFixed(bits(N) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding)
8   assert N IN {16,32,64};
9   assert M IN {16,32,64};
10  assert fbits >= 0;
11  assert rounding != FPRounding_ODD;
12
13  // Unpack using fpcr to determine if subnormals are flushed-to-zero
14  (fptype,sign,value) = FPUnpack(op, fpcr);
15
16  // If NaN, set cumulative flag or take exception
17  if fptype == FType_SNaN || fptype == FType_QNaN then
18    FPProcessException(FPExc_InvalidOp, fpcr);
19
20  // Scale by fractional bits and produce integer rounded towards minus-infinity
21  value = value * 2.0^fbits;
22  int_result = RoundDown(value);
23  error = value - Real(int_result);
24
25  // Determine whether supplied rounding mode requires an increment
26  case rounding of
27    when FPRounding_TIEEVEN
28      round_up = (error > 0.5 || (error == 0.5 && int_result<0> == '1'));
29    when FPRounding_POSINF
30      round_up = (error != 0.0);
31    when FPRounding_NEGINF
32      round_up = FALSE;
33    when FPRounding_ZERO
34      round_up = (error != 0.0 && int_result < 0);
35    when FPRounding_TIEAWAY
36      round_up = (error > 0.5 || (error == 0.5 && int_result >= 0));
37
38  if round_up then int_result = int_result + 1;
39
40  // Generate saturated result and exceptions
41  (result, overflow) = SatQ(int_result, M, unsigned);
42  if overflow then
43    FPProcessException(FPExc_InvalidOp, fpcr);
44  elseif error != 0.0 then
45    FPProcessException(FPExc_Inexact, fpcr);
46
47  return result;

```

## 5.559 shared/functions/float/fptwo/FPTwo

```

1 // FPTwo()
2 // =====
3
4 bits(N) FPTwo(bit sign)
5   assert N IN {16,32,64};
6   constant integer E = (if N == 16 then 5 elseif N == 32 then 8 else 11);
7   constant integer F = N - (E + 1);
8   exp = '1':Zeros(E-1);
9   frac = Zeros(F);
10  return sign : exp : frac;

```

## 5.560 shared/functions/float/fptype/FPType

```

1 enumeration FPType {FPType_Nonzero, FPType_Zero, FPType_Infinity,
2                   FPType_QNaN, FPType_SNaN};

```

## 5.561 shared/functions/float/fpunpack/FPUnpack

```

1 // FPUnpack()
2 // =====
3 //
4 // Used by data processing and int/fixed <-> FP conversion instructions.

```

```

5 // For half-precision data it ignores AHP, and observes FZ16.
6
7 (FPType, bit, real) FPUnpack(bits(N) fpval, FPCRType fpcr)
8   fpcr.AHP = '0';
9   (fp_type, sign, value) = FPUnpackBase(fpval, fpcr);
10  return (fp_type, sign, value);

```

## 5.562 shared/functions/float/fpunpack/FPUnpackBase

```

1 // FPUnpackBase()
2 // =====
3 //
4 // Unpack a floating-point number into its type, sign bit and the real number
5 // that it represents. The real number result has the correct sign for numbers
6 // and infinities, is very large in magnitude for infinities, and is 0.0 for
7 // NaNs. (These values are chosen to simplify the description of comparisons
8 // and conversions.)
9 //
10 // The 'fpcr' argument supplies FPCR control bits. Status information is
11 // updated directly in the FPSR where appropriate.
12
13 (FPType, bit, real) FPUnpackBase(bits(N) fpval, FPCRType fpcr)
14   assert N IN {16,32,64};
15
16   if N == 16 then
17     sign = fpval<15>;
18     exp16 = fpval<14:10>;
19     frac16 = fpval<9:0>;
20     if IsZero(exp16) then
21       // Produce zero if value is zero or flush-to-zero is selected
22       if IsZero(frac16) || fpcr.FZ16 == '1' then
23         fptype = FPType_Zero; value = 0.0;
24       else
25         fptype = FPType_Nonzero; value = 2.0^-14 * (Real(UInt(frac16)) * 2.0^-10);
26     elsif IsOnes(exp16) && fpcr.AHP == '0' then // Infinity or NaN in IEEE format
27       if IsZero(frac16) then
28         fptype = FPType_Infinity; value = 2.0^1000000;
29       else
30         fptype = if frac16<9> == '1' then FPType_QNaN else FPType_SNaN;
31         value = 0.0;
32     else
33       fptype = FPType_Nonzero;
34       value = 2.0^(UInt(exp16)-15) * (1.0 + Real(UInt(frac16)) * 2.0^-10);
35
36   elsif N == 32 then
37
38     sign = fpval<31>;
39     exp32 = fpval<30:23>;
40     frac32 = fpval<22:0>;
41     if IsZero(exp32) then
42       // Produce zero if value is zero or flush-to-zero is selected.
43       if IsZero(frac32) || fpcr.FZ == '1' then
44         fptype = FPType_Zero; value = 0.0;
45       if !IsZero(frac32) then // Denormalized input flushed to zero
46         FPProcessException(FPExc_InputDenorm, fpcr);
47     else
48       fptype = FPType_Nonzero; value = 2.0^-126 * (Real(UInt(frac32)) * 2.0^-23);
49     elsif IsOnes(exp32) then
50       if IsZero(frac32) then
51         fptype = FPType_Infinity; value = 2.0^1000000;
52     else
53       fptype = if frac32<22> == '1' then FPType_QNaN else FPType_SNaN;
54       value = 0.0;
55     else
56       fptype = FPType_Nonzero;
57       value = 2.0^(UInt(exp32)-127) * (1.0 + Real(UInt(frac32)) * 2.0^-23);
58
59   else // N == 64
60
61     sign = fpval<63>;
62     exp64 = fpval<62:52>;
63     frac64 = fpval<51:0>;
64     if IsZero(exp64) then
65       // Produce zero if value is zero or flush-to-zero is selected.
66       if IsZero(frac64) || fpcr.FZ == '1' then
67         fptype = FPType_Zero; value = 0.0;
68       if !IsZero(frac64) then // Denormalized input flushed to zero
69         FPProcessException(FPExc_InputDenorm, fpcr);
70     else

```

```

71         fptype = FPType_Nonzero; value = 2.0^-1022 * (Real(UInt(frac64)) * 2.0^-52);
72     elsif IsOnes(exp64) then
73         if IsZero(frac64) then
74             fptype = FPType_Infinity; value = 2.0^1000000;
75         else
76             fptype = if frac64<51> == '1' then FPType_QNaN else FPType_SNaN;
77             value = 0.0;
78         else
79             fptype = FPType_Nonzero;
80             value = 2.0^(UInt(exp64)-1023) * (1.0 + Real(UInt(frac64)) * 2.0^-52);
81
82     if sign == '1' then value = -value;
83     return (fptype, sign, value);

```

## 5.563 shared/functions/float/fpunpack/FPUnpackCV

```

1 // FPUnpackCV()
2 // =====
3 //
4 // Used for FP <-> FP conversion instructions.
5 // For half-precision data ignores FZ16 and observes AHP.
6
7 (FPType, bit, real) FPUnpackCV(bits(N) fpval, FPCRType fpcr)
8     fpcr.FZ16 = '0';
9     (fp_type, sign, value) = FPUnpackBase(fpval, fpcr);
10    return (fp_type, sign, value);

```

## 5.564 shared/functions/float/fpzero/FPZero

```

1 // FPZero()
2 // =====
3
4 bits(N) FPZero(bit sign)
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - (E + 1);
8     exp = Zeros(E);
9     frac = Zeros(F);
10    return sign : exp : frac;

```

## 5.565 shared/functions/float/vfpexpandimm/VFPEExpandImm

```

1 // VFPEExpandImm()
2 // =====
3
4 bits(N) VFPEExpandImm(bits(8) imm8)
5     assert N IN {16,32,64};
6     constant integer E = (if N == 16 then 5 elsif N == 32 then 8 else 11);
7     constant integer F = N - E - 1;
8     sign = imm8<7>;
9     exp = NOT(imm8<6>):Replicate(imm8<6>,E-3):imm8<5:4>;
10    frac = imm8<3:0>:Zeros(F-4);
11    return sign : exp : frac;

```

## 5.566 shared/functions/integer/AddWithCarry

```

1 // AddWithCarry()
2 // =====
3 // Integer addition with carry input, returning result and NZCV flags
4
5 (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)
6     integer unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);
7     integer signed_sum = SInt(x) + SInt(y) + UInt(carry_in);
8     bits(N) result = unsigned_sum<N-1:0>; // same value as signed_sum<N-1:0>
9     bit n = result<N-1>;
10    bit z = if IsZero(result) then '1' else '0';
11    bit c = if UInt(result) == unsigned_sum then '0' else '1';
12    bit v = if SInt(result) == signed_sum then '0' else '1';
13    return (result, n:z:c:v);

```

**5.567 shared/functions/memory/AArch64.BranchAddr**

```

1 // AArch64.BranchAddr()
2 // =====
3 // Return the virtual address with tag bits removed for storing to the program counter.
4
5 bits(64) AArch64.BranchAddr(bits(64) vaddress)
6   assert !UsingAArch32();
7   msbit = AddrTop(vaddress, PSTATE.EL);
8   if msbit == 63 then
9     return vaddress;
10  elseif (PSTATE.EL IN {EL0, EL1} || IsInHost()) && vaddress<msbit> == '1' then
11    return SignExtend(vaddress<msbit:0>);
12  else
13    return ZeroExtend(vaddress<msbit:0>);

```

**5.568 shared/functions/memory/AccType**

```

1 enumeration AccType {AccType_NORMAL, AccType_VEC,           // Normal loads and stores
2                     AccType_STREAM, AccType_VECSTREAM,     // Streaming loads and stores
3                     AccType_ATOMIC, AccType_ATOMICRW,      // Atomic loads and stores
4                     AccType_ORDERED, AccType_ORDEREDRW,    // Load-Acquire and Store-Release
5                     AccType_ORDEREDATOMIC,                 // Load-Acquire and Store-Release with atomic
6                     ↪access
7                     AccType_ORDEREDATOMICRW,
8                     AccType_LIMITEDORDERED,               // Load-IOAcquire and Store-IORelease
9                     AccType_UNPRIV,                       // Load and store unprivileged
10                    AccType_IFETCH,                       // Instruction fetch
11                    AccType_PTW,                          // Page table walk
12                    // Other operations
13                    AccType_DC,                            // Data cache maintenance
14                    AccType_DC_UNPRIV,                    // Data cache maintenance instruction used at EL0
15                    AccType_IC,                           // Instruction cache maintenance
16                    AccType_DCZVA,                        // DC ZVA instructions
17                    AccType_AT;                           // Address translation

```

**5.569 shared/functions/memory/AccessDescriptor**

```

1 type AccessDescriptor is (
2   AccType acctype,
3   MPAMInfo mpam,
4   boolean page_table_walk,
5   boolean secondstage,
6   boolean s2fslwalk,
7   integer level
8 )

```

**5.570 shared/functions/memory/AddrTop**

```

1 // AddrTop()
2 // =====
3 // Return the MSB number of a virtual address in the stage 1 translation regime for "el".
4 // If EL1 is using AArch64 then addresses from EL0 using AArch32 are zero-extended to 64 bits.
5
6 integer AddrTop(bits(64) address, bits(2) el)
7   assert HaveEL(el);
8   regime = S1TranslationRegime(el);
9   if ELUsingAArch32(regime) then
10    // AArch32 translation regime.
11    return 31;
12  else
13    // AArch64 translation regime.
14    case regime of
15      when EL1
16        tbi = (if address<55> == '1' then TCR_EL1.TBI1 else TCR_EL1.TBI0);
17      when EL2
18        if HaveVirtHostExt() && ELIsInHost(el) then
19          tbi = (if address<55> == '1' then TCR_EL2.TBI1 else TCR_EL2.TBI0);
20        else
21          tbi = TCR_EL2.TBI;

```

```

22         when EL3
23             tbi = TCR_EL3.TBI;
24
25     return (if tbi == '1' then 55 else 63);

```

## 5.571 shared/functions/memory/AddressDescriptor

```

1 type AddressDescriptor is (
2     FaultRecord      fault,      // fault.statuscode indicates whether the address is valid
3     MemoryAttributes memattrs,
4     FullAddress      address,
5     bits(64)         vaddress
6 )

```

## 5.572 shared/functions/memory/Allocation

```

1 constant bits(2) MemHint_No = '00'; // No Read-Allocate, No Write-Allocate
2 constant bits(2) MemHint_WA = '01'; // No Read-Allocate, Write-Allocate
3 constant bits(2) MemHint_RA = '10'; // Read-Allocate, No Write-Allocate
4 constant bits(2) MemHint_RWA = '11'; // Read-Allocate, Write-Allocate

```

## 5.573 shared/functions/memory/BigEndian

```

1 // BigEndian()
2 // =====
3
4 boolean BigEndian()
5     boolean bigend;
6     if UsingAArch32() then
7         bigend = (PSTATE.E != '0');
8     elsif PSTATE.EL == EL0 then
9         bigend = (SCTLR[].EOE != '0');
10    else
11        bigend = (SCTLR[].EE != '0');
12    return bigend;

```

## 5.574 shared/functions/memory/BigEndianReverse

```

1 // BigEndianReverse()
2 // =====
3
4 bits(width) BigEndianReverse (bits(width) value)
5     assert width IN {8, 16, 32, 64, 128};
6     integer half = width DIV 2;
7     if width == 8 then return value;
8     return BigEndianReverse(value<half-1:0>) : BigEndianReverse(value<width-1:half>);

```

## 5.575 shared/functions/memory/BranchAddr

```

1 // BranchAddr()
2 // =====
3 // Return the virtual address with tag bits removed for storing to the program counter.
4
5 Capability BranchAddr(Capability c, bits(2) el)
6     assert !UsingAArch32();
7     bits(64) cap_value = CapGetValue(c);
8     msbit = AddrTop(cap_value, el);
9
10    if CapIsSealed(c) then
11        c = CapWithTagClear(c);
12
13    if msbit == 63 then
14        return c;
15    elsif (el IN {EL0, EL1} || IsInHost()) && cap_value<msbit> == '1' then
16        assert msbit == 55;

```

```

17     return CapSetFlags(c, SignExtend(cap_value<msbit:0>));
18     else
19         assert msbit == 55;
20         return CapSetFlags(c, ZeroExtend(cap_value<msbit:0>));

```

## 5.576 shared/functions/memory/Cacheability

```

1  constant bits(2) MemAttr_NC = '00';    // Non-cacheable
2  constant bits(2) MemAttr_WT = '10';    // Write-through
3  constant bits(2) MemAttr_WB = '11';    // Write-back

```

## 5.577 shared/functions/memory/CreateAccessDescriptor

```

1  // CreateAccessDescriptor()
2  // =====
3
4  AccessDescriptor CreateAccessDescriptor(AccType acctype)
5      AccessDescriptor accdesc;
6      accdesc.acctype = acctype;
7      accdesc.mpam = GenMPAMcurEL(acctype IN {AccType_IFETCH, AccType_IC});
8      accdesc.page_table_walk = FALSE;
9      return accdesc;

```

## 5.578 shared/functions/memory/CreateAccessDescriptorPTW

```

1  // CreateAccessDescriptorPTW()
2  // =====
3
4  AccessDescriptor CreateAccessDescriptorPTW(AccType acctype, boolean secondstage,
5                                             boolean s2fslwalk, integer level)
6      AccessDescriptor accdesc;
7      accdesc.acctype = acctype;
8      accdesc.mpam = GenMPAMcurEL(acctype IN {AccType_IFETCH, AccType_IC});
9      accdesc.page_table_walk = TRUE;
10     accdesc.s2fslwalk = s2fslwalk;
11     accdesc.secondstage = secondstage;
12     accdesc.level = level;
13     return accdesc;

```

## 5.579 shared/functions/memory/DataMemoryBarrier

```

1  DataMemoryBarrier(MBReqDomain domain, MBReqTypes types);

```

## 5.580 shared/functions/memory/DataSynchronizationBarrier

```

1  DataSynchronizationBarrier(MBReqDomain domain, MBReqTypes types);

```

## 5.581 shared/functions/memory/DescriptorUpdate

```

1  type DescriptorUpdate is (
2      boolean AF,           // AF needs to be set
3      boolean AP,         // AP[2] / S2AP[2] will be modified
4      boolean SC,         // SC needs to be set
5      AddressDescriptor descaddr // Descriptor to be updated
6  )

```

## 5.582 shared/functions/memory/DeviceType

```
1 enumeration DeviceType {DeviceType_GRE, DeviceType_nGRE, DeviceType_nGnRE, DeviceType_nGnRnE};
```

## 5.583 shared/functions/memory/EffectiveTBI

```
1 // EffectiveTBI()
2 // =====
3 // Returns the effective TBI in the AArch64 stage 1 translation regime for "el".
4
5 bit EffectiveTBI(bits(64) address, bits(2) el)
6   assert HaveEL(el);
7   regime = S1TranslationRegime(el);
8   assert(!ELUsingAArch32(regime));
9
10  case regime of
11    when EL1
12      tbi = if address<55> == '1' then TCR_EL1.TBI1 else TCR_EL1.TBI0;
13    when EL2
14      if HaveVirtHostExt() && ELIsInHost(el) then
15        tbi = if address<55> == '1' then TCR_EL2.TBI1 else TCR_EL2.TBI0;
16      else
17        tbi = TCR_EL2.TBI;
18    when EL3
19      tbi = TCR_EL3.TBI;
20
21  return tbi;
```

## 5.584 shared/functions/memory/Fault

```
1 enumeration Fault {Fault_None,
2   Fault_AccessFlag,
3   Fault_Alignment,
4   Fault_Background,
5   Fault_Domain,
6   Fault_Permission,
7   Fault_Translation,
8   Fault_AddressSize,
9   Fault_SyncExternal,
10  Fault_SyncExternalOnWalk,
11  Fault_SyncParity,
12  Fault_SyncParityOnWalk,
13  Fault_AsyncParity,
14  Fault_AsyncExternal,
15  Fault_Debug,
16  Fault_TLBConflict,
17  Fault_HWUpdateAccessFlag,
18  Fault_CapTag,
19  Fault_CapSeal,
20  Fault_CapBounds,
21  Fault_CapPerm,
22  Fault_CapPagePerm,
23  Fault_Lockdown,
24  Fault_Exclusive,
25  Fault_ICacheMaint};
```

## 5.585 shared/functions/memory/FaultRecord

```
1 type FaultRecord is (Fault   statuscode, // Fault Status
2   AccType acctype, // Type of access that faulted
3   bits(48) ipaddress, // Intermediate physical address
4   boolean s2fslwalk, // Is on a Stage 1 page table walk
5   boolean write, // TRUE for a write, FALSE for a read
6   integer level, // For translation, access flag and permission faults
7   bit extflag, // IMPLEMENTATION DEFINED syndrome for external aborts
8   boolean secondstage, // Is a Stage 2 abort
9   bits(4) domain, // Domain number, AArch32 only
10  bits(2) errortype, // [ArmV8.2 RAS] AArch32 AET or AArch64 SET
11  bits(4) debugmoe, // Debug method of entry, from AArch32 only
12
13  type PARTIDtype = bits(16);
14  type PMGtype = bits(8);
15
16  type MPAMinfo is (
```



```

17     bit mpam_ns,
18     PARTIDtype partid,
19     PMGtype pmg
20 )

```

## 5.586 shared/functions/memory/FullAddress

```

1 type FullAddress is (
2     bits(48) address,
3     bit      NS           // '0' = Secure, '1' = Non-secure
4 )

```

## 5.587 shared/functions/memory/Hint\_Prefetch

```

1 // Signals the memory system that memory accesses of type HINT to or from the specified address are
2 // likely in the near future. The memory system may take some action to speed up the memory
3 // accesses when they do occur, such as pre-loading the the specified address into one or more
4 // caches as indicated by the innermost cache level target (0=L1, 1=L2, etc) and non-temporal hint
5 // stream. Any or all prefetch hints may be treated as a NOP. A prefetch hint must not cause a
6 // synchronous abort due to Alignment or Translation faults and the like. Its only effect on
7 // software-visible state should be on caches and TLBs associated with address, which must be
8 // accessible by reads, writes or execution, as defined in the translation regime of the current
9 // Exception level. It is guaranteed not to access Device memory.
10 // A Prefetch_EXEC hint must not result in an access that could not be performed by a speculative
11 // instruction fetch, therefore if all associated MMUs are disabled, then it cannot access any
12 // memory location that cannot be accessed by instruction fetches.
13 Hint_Prefetch(bits(64) address, PrefetchHint hint, integer target, boolean stream);

```

## 5.588 shared/functions/memory/MBReqDomain

```

1 enumeration MBReqDomain {MBReqDomain_Nonshareable, MBReqDomain_InnerShareable,
2     MBReqDomain_OuterShareable, MBReqDomain_FullSystem};

```

## 5.589 shared/functions/memory/MBReqTypes

```

1 enumeration MBReqTypes {MBReqTypes_Reads, MBReqTypes_Writes, MBReqTypes_All};

```

## 5.590 shared/functions/memory/MemAttrHints

```

1 type MemAttrHints is (
2     bits(2) attrs, // See MemAttr_*, Cacheability attributes
3     bits(2) hints, // See MemHint_*, Allocation hints
4     boolean transient
5 )

```

## 5.591 shared/functions/memory/MemType

```

1 enumeration MemType {MemType_Normal, MemType_Device};

```

## 5.592 shared/functions/memory/MemoryAttributes

```

1 type MemoryAttributes is (
2     MemType memtype,
3
4     DeviceType device, // For Device memory types
5     MemAttrHints inner, // Inner hints and attributes
6     MemAttrHints outer, // Outer hints and attributes
7     boolean readtagzero, // Tag is read as zero

```

```

8     boolean    readtagfault,    // Fault if reading valid tag
9     bit       readtagfaulttgen, // Value of TGENY leading to fault
10    boolean    writetagfault,    // Fault if writing valid tag
11    boolean    iss2writetagfault, // Fault if writing valid tag is due to stage 2
12    boolean    shareable,
13    boolean    outershareable
14 )

```

## 5.593 shared/functions/memory/Permissions

```

1  type Permissions is (
2     bits(3) ap,    // Access permission bits
3     bit    xn,    // Execute-never bit
4     bit    xxn,   // [Armv8.2] Extended execute-never bit for stage 2
5     bit    pxn,   // Privileged execute-never bit
6 )

```

## 5.594 shared/functions/memory/PrefetchHint

```

1  enumeration PrefetchHint {Prefetch_READ, Prefetch_WRITE, Prefetch_EXEC};

```

## 5.595 shared/functions/memory/SpeculativeStoreBypassBarrierToPA

```

1  SpeculativeStoreBypassBarrierToPA();

```

## 5.596 shared/functions/memory/SpeculativeStoreBypassBarrierToVA

```

1  SpeculativeStoreBypassBarrierToVA();

```

## 5.597 shared/functions/memory/TLBRecord

```

1  type TLBRecord is (
2     Permissions    perms,
3     bit            nG,           // '0' = Global, '1' = not Global
4     bits(4)        domain,       // AArch32 only
5     boolean        contiguous,   // Contiguous bit from page table
6     integer        level,        // AArch32 Short-descriptor format: Indicates Section/Page
7     integer        blocksize,    // Describes size of memory translated in KBytes
8     DescriptorUpdate descupdate, // [Armv8.1] Context for h/w update of table descriptor
9     bit            CnP,          // [Armv8.2] TLB entry can be shared between different PEs
10    AddressDescriptor addrdesc
11 )

```

## 5.598 shared/functions/memory/\_Mem

```

1  // These two _Mem[] accessors are the hardware operations which perform single-copy atomic,
2  // aligned, little-endian memory accesses of size bytes from/to the underlying physical
3  // memory array of bytes.
4  //
5  // The functions address the array using desc.address which supplies:
6  // * A 48-bit physical address
7  // * A single NS bit to select between Secure and Non-secure parts of the array.
8  //
9  // The accdesc descriptor describes the access type: normal, exclusive, ordered, streaming,
10 // etc and other parameters required to access the physical memory or for setting syndrome
11 // register in the event of an external abort.
12 bits(8*size) _Mem[AddressDescriptor desc, integer size, AccessDescriptor accdesc];
13
14 _Mem[AddressDescriptor desc, integer size, AccessDescriptor accdesc] = bits(8*size) value;

```

**5.599 shared/functions/mpam/DefaultMPAMInfo**

```

1 // DefaultMPAMInfo
2 // =====
3 // Returns default MPAM info. If secure is TRUE return default Secure
4 // MPAMInfo, otherwise return default Non-secure MPAMInfo.
5
6 MPAMInfo DefaultMPAMInfo(boolean secure)
7     MPAMInfo DefaultInfo;
8     DefaultInfo.mpam_ns = if secure then '0' else '1';
9     DefaultInfo.partid = DefaultPARTID;
10    DefaultInfo.pmg = DefaultPMG;
11    return DefaultInfo;

```

**5.600 shared/functions/mpam/DefaultPARTID**

```

1 constant PARTIDtype DefaultPARTID = 0<15:0>;

```

**5.601 shared/functions/mpam/DefaultPMG**

```

1 constant PMGtype DefaultPMG = 0<7:0>;

```

**5.602 shared/functions/mpam/GenMPAMcurEL**

```

1 // GenMPAMcurEL
2 // =====
3 // Returns MPAMInfo for the current EL and security state.
4 // InD is TRUE instruction access and FALSE otherwise.
5 // May be called if MPAM is not implemented (but in a version that supports
6 // MPAM), MPAM is disabled, or in AArch32. In AArch32, convert the mode to
7 // EL if can and use that to drive MPAM information generation. If mode
8 // cannot be converted, MPAM is not implemented, or MPAM is disabled return
9 // default MPAM information for the current security state.
10
11 MPAMInfo GenMPAMcurEL(boolean InD)
12     bits(2) mpamel;
13     boolean validEL;
14     boolean securempam;
15     securempam = IsSecure();
16     if HaveMPAMExt() && MPAMisEnabled() then
17         mpamel = PSTATE.EL;
18         return genMPAM(UInt(mpamel), InD, securempam);
19     return DefaultMPAMInfo(securempam);

```

**5.603 shared/functions/mpam/MAP\_vPARTID**

```

1 // MAP_vPARTID
2 // =====
3 // Performs conversion of virtual PARTID into physical PARTID
4 // Contains all of the error checking and implementation
5 // choices for the conversion.
6
7 (PARTIDtype, boolean) MAP_vPARTID(PARTIDtype vpartid)
8     // should not ever be called if EL2 is not implemented
9     // or is implemented but not enabled in the current
10    // security state.
11    PARTIDtype ret;
12    boolean err;
13    integer virt = UInt(vpartid);
14    integer vpmrmax = UInt(MPAMIDR_EL1.VPMR_MAX);
15
16    // vpartid_max is largest vpartid supported
17    integer vpartid_max = (4 * vpmrmax) + 3;
18
19    // One of many ways to reduce vpartid to value less than vpartid_max.
20    if virt > vpartid_max then

```

```

21     virt = virt MOD (vpartid_max+1);
22
23     // Check for valid mapping entry.
24     if MPAMVPMV_EL2<virt> == '1' then
25         // vpartid has a valid mapping so access the map.
26         ret = mapvpmw(virt);
27         err = FALSE;
28
29     // Is the default virtual PARTID valid?
30     elseif MPAMVPMV_EL2<0> == '1' then
31         // Yes, so use default mapping for vpartid == 0.
32         ret = MPAMVPM0_EL2<0 +: 16>;
33         err = FALSE;
34
35     // Neither is valid so use default physical PARTID.
36     else
37         ret = DefaultPARTID;
38         err = TRUE;
39
40     // Check that the physical PARTID is in-range.
41     // This physical PARTID came from a virtual mapping entry.
42     integer partid_max = UInt( MPAMIDR_EL1.PARTID_MAX );
43     if UInt(ret) > partid_max then
44         // Out of range, so return default physical PARTID
45         ret = DefaultPARTID;
46         err = TRUE;
47     return (ret, err);

```

## 5.604 shared/functions/mpam/MPAMisEnabled

```

1 // MPAMisEnabled
2 // =====
3 // Returns TRUE if MPAMisEnabled.
4
5 boolean MPAMisEnabled()
6     el = HighestEL();
7     case el of
8         when EL3 return MPAM3_EL3.MPAMEN == '1';
9         when EL2 return MPAM2_EL2.MPAMEN == '1';
10        when EL1 return MPAM1_EL1.MPAMEN == '1';

```

## 5.605 shared/functions/mpam/MPAMisVirtual

```

1 // MPAMisVirtual
2 // =====
3 // Returns TRUE if MPAM is configured to be virtual at EL.
4
5 boolean MPAMisVirtual(integer el)
6     return ( MPAMIDR_EL1.HAS_HCR == '1' && EL2Enabled() &&
7             ( HCR_EL2.E2H == '0' || HCR_EL2.TGE == '0' ) &&
8             ( ( el == 0 && MPAMHCR_EL2.ELO_VPMEN == '1' ) ||
9             ( el == 1 && MPAMHCR_EL2.EL1_VPMEN == '1' ) ) );

```

## 5.606 shared/functions/mpam/genMPAM

```

1 // genMPAM
2 // =====
3 // Returns MPAMinfo for exception level el.
4 // If InD is TRUE returns MPAM information using PARTID_I and PMG_I fields
5 // of MPAMel_ELx register and otherwise using PARTID_D and PMG_D fields.
6 // Produces a Secure PARTID if Secure is TRUE and a Non-secure PARTID otherwise.
7
8 MPAMinfo genMPAM(integer el, boolean InD, boolean secure)
9     MPAMinfo returnInfo;
10    PARTIDtype partidel;
11    boolean perr;
12    boolean gstplk = (el == 0 && EL2Enabled() &&
13                    MPAMHCR_EL2.GSTAPP_PLK == '1' && HCR_EL2.TGE == '0');
14    integer eff_el = if gstplk then 1 else el;
15    (partidel, perr) = genPARTID(eff_el, InD);
16    PMGtype groupel = genPMG(eff_el, InD, perr);
17    returnInfo.mpam_ns = if secure then '0' else '1';

```

```
18     returnInfo.partid = partidel;
19     returnInfo.pmg    = groupe1;
20     return returnInfo;
```

## 5.607 shared/functions/mpam/genMPAMel

```
1 // genMPAMel
2 // =====
3 // Returns MPAMInfo for specified EL in the current security state.
4 // InD is TRUE for instruction access and FALSE otherwise.
5
6 MPAMInfo genMPAMel(bits(2) el, boolean InD)
7     boolean secure = IsSecure();
8     boolean securempam = secure;
9     if HaveMPAMExt() && MPAMisEnabled() then
10         return genMPAM(UInt(el), InD, securempam);
11     return DefaultMPAMInfo(securempam);
```

## 5.608 shared/functions/mpam/genPARTID

```
1 // genPARTID
2 // =====
3 // Returns physical PARTID and error boolean for exception level el.
4 // If InD is TRUE then PARTID is from MPAMel_ELx.PARTID_I and
5 // otherwise from MPAMel_ELx.PARTID_D.
6
7 (PARTIDtype, boolean) genPARTID(integer el, boolean InD)
8     PARTIDtype partidel = getMPAM_PARTID(el, InD);
9
10     integer partid_max = UInt(MPAMIDR_EL1.PARTID_MAX);
11     if UInt(partidel) > partid_max then
12         return (DefaultPARTID, TRUE);
13
14     if MPAMisVirtual(el) then
15         return MAP_vPARTID(partidel);
16     else
17         return (partidel, FALSE);
```

## 5.609 shared/functions/mpam/genPMG

```
1 // genPMG
2 // =====
3 // Returns PMG for exception level el and I- or D-side (InD).
4 // If PARTID generation (genPARTID) encountered an error, genPMG() should be
5 // called with partid_err as TRUE.
6
7 PMGtype genPMG(integer el, boolean InD, boolean partid_err)
8     integer pmg_max = UInt(MPAMIDR_EL1.PMG_MAX);
9
10     // It is CONSTRAINED UNPREDICTABLE whether partid_err forces PMG to
11     // use the default or if it uses the PMG from getMPAM_PMG.
12     if partid_err then
13         return DefaultPMG;
14     PMGtype groupe1 = getMPAM_PMG(el, InD);
15     if UInt(groupe1) <= pmg_max then
16         return groupe1;
17     return DefaultPMG;
```

## 5.610 shared/functions/mpam/getMPAM\_PARTID

```
1 // getMPAM_PARTID
2 // =====
3 // Returns a PARTID from one of the MPAMn_ELx registers.
4 // MPAMn selects the MPAMn_ELx register used.
5 // If InD is TRUE, selects the PARTID_I field of that
6 // register. Otherwise, selects the PARTID_D field.
7
8 PARTIDtype getMPAM_PARTID(integer MPAMn, boolean InD)
```

```

9     PARTIDtype partid;
10    boolean el2avail = EL2Enabled();
11
12    if InD then
13        case MPAMn of
14            when 3 partid = MPAM3_EL3.PARTID_I;
15            when 2 partid = if el2avail then MPAM2_EL2.PARTID_I else Zeros();
16            when 1 partid = MPAM1_EL1.PARTID_I;
17            when 0 partid = MPAM0_EL1.PARTID_I;
18            otherwise partid = PARTIDtype UNKNOWN;
19
20        else
21            case MPAMn of
22                when 3 partid = MPAM3_EL3.PARTID_D;
23                when 2 partid = if el2avail then MPAM2_EL2.PARTID_D else Zeros();
24                when 1 partid = MPAM1_EL1.PARTID_D;
25                when 0 partid = MPAM0_EL1.PARTID_D;
26                otherwise partid = PARTIDtype UNKNOWN;
27
28    return partid;

```

## 5.611 shared/functions/mpam/getMPAM\_PMG

```

1 // getMPAM_PMG
2 // =====
3 // Returns a PMG from one of the MPAMn_ELx registers.
4 // MPAMn selects the MPAMn_ELx register used.
5 // If InD is TRUE, selects the PMG_I field of that
6 // register. Otherwise, selects the PMG_D field.
7
8 PMGtype getMPAM_PMG(integer MPAMn, boolean InD)
9     PMGtype pmg;
10    boolean el2avail = EL2Enabled();
11
12    if InD then
13        case MPAMn of
14            when 3 pmg = MPAM3_EL3.PMG_I;
15            when 2 pmg = if el2avail then MPAM2_EL2.PMG_I else Zeros();
16            when 1 pmg = MPAM1_EL1.PMG_I;
17            when 0 pmg = MPAM0_EL1.PMG_I;
18            otherwise pmg = PMGtype UNKNOWN;
19
20        else
21            case MPAMn of
22                when 3 pmg = MPAM3_EL3.PMG_D;
23                when 2 pmg = if el2avail then MPAM2_EL2.PMG_D else Zeros();
24                when 1 pmg = MPAM1_EL1.PMG_D;
25                when 0 pmg = MPAM0_EL1.PMG_D;
26                otherwise pmg = PMGtype UNKNOWN;
27
28    return pmg;

```

## 5.612 shared/functions/mpam/mapvpmw

```

1 // mapvpmw
2 // =====
3 // Map a virtual PARTID into a physical PARTID using
4 // the MPAMVPMn_EL2 registers.
5 // vpartid is now assumed in-range and valid (checked by caller)
6 // returns physical PARTID from mapping entry.
7
8 PARTIDtype mapvpmw(integer vpartid)
9     bits(64) vpmw;
10    integer wd = vpartid DIV 4;
11    case wd of
12        when 0 vpmw = MPAMVPM0_EL2;
13        when 1 vpmw = MPAMVPM1_EL2;
14        when 2 vpmw = MPAMVPM2_EL2;
15        when 3 vpmw = MPAMVPM3_EL2;
16        when 4 vpmw = MPAMVPM4_EL2;
17        when 5 vpmw = MPAMVPM5_EL2;
18        when 6 vpmw = MPAMVPM6_EL2;
19        when 7 vpmw = MPAMVPM7_EL2;
20        otherwise vpmw = Zeros(64);
21    // vpme_lsb selects LSB of field within register
22    integer vpme_lsb = (vpartid REM 4) * 16;
23    return vpmw<vpme_lsb+:16>;

```

## 5.613 shared/functions/registers/BranchTo

```
1 // BranchTo()
2 // =====
3
4 // Set program counter to a new address, with a branch type
5 // In AArch64 state the address might include a tag in the top eight bits.
6
7 BranchTo(bits(N) target, BranchType branch_type)
8     Hint_Branch(branch_type);
9     if N == 32 then
10         assert UsingAArch32();
11         _PC = ZeroExtend(target);
12         PCC = CapSetValue(PCC, ZeroExtend(target));
13     else
14         assert N == 64 && !UsingAArch32();
15         _PC = AArch64.BranchAddr(target<63:0>);
16         PCC = CapSetValue(PCC, AArch64.BranchAddr(target<63:0>));
17     return;
```

## 5.614 shared/functions/registers/BranchToAddr

```
1 // BranchToAddr()
2 // =====
3
4 // Set program counter to a new address, with a branch type
5 // In AArch64 state the address does not include a tag in the top eight bits.
6
7 BranchToAddr(bits(N) target, BranchType branch_type)
8     Hint_Branch(branch_type);
9     if N == 32 then
10         assert UsingAArch32();
11         _PC = ZeroExtend(target);
12         PCC = CapSetValue(PCC, ZeroExtend(target));
13     else
14         assert N == 64 && !UsingAArch32();
15         _PC = target<63:0>;
16         PCC = CapSetValue(PCC, target<63:0>);
17     return;
```

## 5.615 shared/functions/registers/BranchType

```
1 enumeration BranchType {
2     BranchType_DIRCALL, // Direct Branch with link
3     BranchType_INDICAL, // Indirect Branch with link
4     BranchType_ERET, // Exception return (indirect)
5     BranchType_DBGEXIT, // Exit from Debug state
6     BranchType_RET, // Indirect branch with function return hint
7     BranchType_DIR, // Direct branch
8     BranchType_INDIR, // Indirect branch
9     BranchType_EXCEPTION, // Exception entry
10    BranchType_RESET, // Reset
11    BranchType_UNKNOWN}; // Other
```

## 5.616 shared/functions/registers/Hint\_Branch

```
1 BranchToCapability(Capability target, BranchType branch_type)
2     Hint_Branch(branch_type);
3     assert !UsingAArch32();
4
5     _PC = AArch64.BranchAddr(CapGetValue(target));
6     PCC = BranchAddr(target, PSTATE.EL);
7     return;
8
9 BranchXToCapability(Capability target, BranchType branch_type)
10    PSTATE.C64 = target<0>;
11    target<0> = '0';
12    BranchToCapability(target, branch_type);
13
14 // Report the hint passed to BranchTo() and BranchToAddr(), for consideration when processing
```

```

15 // the next instruction.
16 Hint_Branch(BranchType hint);

```

## 5.617 shared/functions/registers/NextInstrAddr

```

1 // Return address of the sequentially next instruction.
2 bits(N) NextInstrAddr();

```

## 5.618 shared/functions/registers/ResetExternalDebugRegisters

```

1 // Reset the External Debug registers in the Core power domain.
2 ResetExternalDebugRegisters(boolean cold_reset);

```

## 5.619 shared/functions/registers/ThisInstrAddr

```

1 // ThisInstrAddr()
2 // =====
3 // Return address of the current instruction.
4
5 bits(N) ThisInstrAddr()
6     assert N == 64 || (N == 32 && UsingAArch32());
7     return _PC<N-1:0>;

```

## 5.620 shared/functions/registers/\_PC

```

1 bits(64) _PC;

```

## 5.621 shared/functions/registers/\_R

```

1 array Capability _R[0..30];

```

## 5.622 shared/functions/registers/\_V

```

1 array bits(128) _V[0..31];

```

## 5.623 shared/functions/sysregisters/SPSR

```

1 // SPSR[] - non-assignment form
2 // =====
3
4 bits(32) SPSR[]
5     bits(32) result;
6     case PSTATE.EL of
7         when EL1         result = SPSR_EL1;
8         when EL2         result = SPSR_EL2;
9         when EL3         result = SPSR_EL3;
10        otherwise        Unreachable();
11    return result;
12
13 // SPSR[] - assignment form
14 // =====
15
16 SPSR[] = bits(32) value
17     case PSTATE.EL of
18         when EL1         SPSR_EL1 = value;
19         when EL2         SPSR_EL2 = value;
20         when EL3         SPSR_EL3 = value;
21        otherwise        Unreachable();
22    return;

```



## 5.624 shared/functions/system/ArchVersion

```
1 enumeration ArchVersion {
2     ARMv8p0
3     , ARMv8p1
4     , ARMv8p2
5 };
```

## 5.625 shared/functions/system/ClearEventRegister

```
1 // ClearEventRegister()
2 // =====
3 // Clear the Event Register of this PE
4
5 ClearEventRegister()
6     EventRegister = '0';
7     return;
```

## 5.626 shared/functions/system/ClearPendingPhysicalSError

```
1 // Clear a pending physical SError interrupt
2 ClearPendingPhysicalSError();
```

## 5.627 shared/functions/system/ClearPendingVirtualSError

```
1 // Clear a pending virtual SError interrupt
2 ClearPendingVirtualSError();
```

## 5.628 shared/functions/system/ConditionHolds

```
1 // ConditionHolds()
2 // =====
3 // Return TRUE iff COND currently holds
4
5 boolean ConditionHolds(bits(4) cond)
6     // Evaluate base condition.
7     case cond<3:1> of
8         when '000' result = (PSTATE.Z == '1');           // EQ or NE
9         when '001' result = (PSTATE.C == '1');           // CS or CC
10        when '010' result = (PSTATE.N == '1');           // MI or PL
11        when '011' result = (PSTATE.V == '1');           // VS or VC
12        when '100' result = (PSTATE.C == '1' && PSTATE.Z == '0'); // HI or LS
13        when '101' result = (PSTATE.N == PSTATE.V);      // GE or LT
14        when '110' result = (PSTATE.N == PSTATE.V && PSTATE.Z == '0'); // GT or LE
15        when '111' result = TRUE;                         // AL
16
17        // Condition flag values in the set '111x' indicate always true
18        // Otherwise, invert condition if necessary.
19        if cond<0> == '1' && cond != '1111' then
20            result = !result;
21
22        return result;
```

## 5.629 shared/functions/system/ConsumptionOfSpeculativeDataBarrier

```
1 ConsumptionOfSpeculativeDataBarrier();
```

## 5.630 shared/functions/system/CurrentInstrSet

```
1 // CurrentInstrSet()
2 // =====
3
4 InstrSet CurrentInstrSet()
5
6     if UsingAArch32() then
7         result = if PSTATE.T == '0' then InstrSet_A32 else InstrSet_T32;
8         // PSTATE.J is RES0. Implementation of T32EE or Jazelle state not permitted.
9     else
10        result = InstrSet_A64;
11    return result;
```

## 5.631 shared/functions/system/ELO

```
1 constant bits(2) EL3 = '11';
2 constant bits(2) EL2 = '10';
3 constant bits(2) EL1 = '01';
4 constant bits(2) EL0 = '00';
```

## 5.632 shared/functions/system/EL2Enabled

```
1 // EL2Enabled()
2 // =====
3 // Returns TRUE if EL2 is present and access is Non-secure, FALSE otherwise.
4
5 boolean EL2Enabled()
6     return HaveEL(EL2) && (!HaveEL(EL3) || SCR_EL3.NS == '1');
```

## 5.633 shared/functions/system/ELFromSPSR

```
1 // ELFromSPSR()
2 // =====
3
4 // Convert an SPSR value encoding to an Exception level.
5 // Returns (valid,EL):
6 // 'valid' is TRUE if 'spsr<4:0>' encodes a valid mode for the current state.
7 // 'EL' is the Exception level decoded from 'spsr'.
8
9 (boolean,bits(2)) ELFromSPSR(bits(32) spsr)
10     if spsr<4> == '0' then // AArch64 state
11         el = spsr<3:2>;
12         if HighestELUsingAArch32() then // No AArch64 support
13             valid = FALSE;
14         elseif !HaveEL(el) then // Exception level not implemented
15             valid = FALSE;
16         elseif spsr<1> == '1' then // M[1] must be 0
17             valid = FALSE;
18         elseif el == EL0 && spsr<0> == '1' then // for EL0, M[0] must be 0
19             valid = FALSE;
20         elseif el == EL2 && HaveEL(EL3) && SCR_EL3.NS == '0' then
21             valid = FALSE; // EL2 only valid in Non-secure state
22         else
23             valid = TRUE;
24     else
25         valid = FALSE;
26
27     if !valid then el = bits(2) UNKNOWN;
28     return (valid,el);
```

## 5.634 shared/functions/system/ELIsInHost

```
1 // ELIsInHost()
2 // =====
3
4 boolean ELIsInHost(bits(2) el)
5     return (!IsSecureBelowEL3() && HaveVirtHostExt() && !ELUsingAArch32(EL2) &&
6         HCR_EL2.E2H == '1' && (el == EL2 || (el == EL0 && HCR_EL2.TGE == '1')));
```

**5.635 shared/functions/system/ELStateUsingAArch32**

```

1 // ELStateUsingAArch32()
2 // =====
3
4 boolean ELStateUsingAArch32(bits(2) el, boolean secure)
5 // See ELStateUsingAArch32K() for description. Must only be called in circumstances where
6 // result is valid (typically, that means 'el IN {EL1,EL2,EL3}').
7 (known, aarch32) = ELStateUsingAArch32K(el, secure);
8 assert known;
9 return aarch32;

```

**5.636 shared/functions/system/ELStateUsingAArch32K**

```

1 // ELStateUsingAArch32K()
2 // =====
3
4 (boolean,boolean) ELStateUsingAArch32K(bits(2) el, boolean secure)
5 // Returns (known, aarch32):
6 // 'known' is FALSE for EL0 if the current Exception level is not EL0 and EL1 is
7 // using AArch64, since it cannot determine the state of EL0; TRUE otherwise.
8 // 'aarch32' is TRUE if the specified Exception level is using AArch32; FALSE otherwise.
9 if !HaveAArch32EL(el) then
10 return (TRUE, FALSE); // Exception level is using AArch64
11 elseif HighestELUsingAArch32() then
12 return (TRUE, TRUE); // Highest Exception level, and therefore all levels
13 // are using AArch32
14 elseif el == HighestEL() then
15 return (TRUE, FALSE); // This is highest Exception level, so is using AArch64
16 // Remainder of function deals with the interprocessing cases when highest Exception level is using
17 // AArch64
18 boolean aarch32 = boolean UNKNOWN;
19 boolean known = TRUE;
20
21 aarch32_below_el3 = HaveEL(EL3) && SCR_EL3.RW == '0';
22 aarch32_at_el1 = (aarch32_below_el3 || (HaveEL(EL2) && !secure && HCR_EL2.RW == '0' &&
23 // (HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' &&
24 // HaveVirtHostExt()));
25 if el == EL0 && !aarch32_at_el1 then // Only know if EL0 using AArch32 from PSTATE
26 if PSTATE.EL == EL0 then
27 aarch32 = PSTATE.nRW == '1'; // EL0 controlled by PSTATE
28 else
29 known = FALSE; // EL0 state is UNKNOWN
30 else
31 aarch32 = (aarch32_below_el3 && el != EL3) || (aarch32_at_el1 && el IN {EL1,EL0});
32
33 if !known then aarch32 = boolean UNKNOWN;
34 return (known, aarch32);

```

**5.637 shared/functions/system/ELUsingAArch32**

```

1 // ELUsingAArch32()
2 // =====
3
4 boolean ELUsingAArch32(bits(2) el)
5 return ELStateUsingAArch32(el, IsSecureBelowEL3());

```

**5.638 shared/functions/system/ELUsingAArch32K**

```

1 // ELUsingAArch32K()
2 // =====
3
4 (boolean,boolean) ELUsingAArch32K(bits(2) el)
5 return ELStateUsingAArch32K(el, IsSecureBelowEL3());

```

## 5.639 shared/functions/system/EndOfInstruction

```
1 // Terminate processing of the current instruction.
2 EndOfInstruction();
```

## 5.640 shared/functions/system/EnterLowPowerState

```
1 // PE enters a low-power state
2 EnterLowPowerState();
```

## 5.641 shared/functions/system/EventRegister

```
1 bits(1) EventRegister;
```

## 5.642 shared/functions/system/GetPSRFromPSTATE

```
1 // GetPSRFromPSTATE()
2 // =====
3 // Return a PSR value which represents the current PSTATE
4
5 bits(32) GetPSRFromPSTATE()
6     bits(32) spsr = Zeros();
7     spsr<31:28> = PSTATE.<N,Z,C,V>;
8     if HavePANExt() then spsr<22> = PSTATE.PAN;
9     spsr<20> = PSTATE.IL;
10    if HaveCapabilitiesExt() then spsr<26> = PSTATE.C64;
11    if HaveUAOExt() then spsr<23> = PSTATE.UAO;
12    spsr<21> = PSTATE.SS;
13    if HaveSSBSExt() then spsr<12> = PSTATE.SSBS;
14    spsr<9:6> = PSTATE.<D,A,I,F>;
15    spsr<4> = PSTATE.nRW;
16    spsr<3:2> = PSTATE.EL;
17    spsr<0> = PSTATE.SP;
18    return spsr;
```

## 5.643 shared/functions/system/HasArchVersion

```
1 // HasArchVersion()
2 // =====
3 // Return TRUE if the implemented architecture includes the extensions defined in the specified
4 // architecture version.
5
6 boolean HasArchVersion(ArchVersion version)
7     return version == ARMv8p0 || boolean IMPLEMENTATION_DEFINED;
```

## 5.644 shared/functions/system/HaveAArch32EL

```
1 // HaveAArch32EL()
2 // =====
3
4 boolean HaveAArch32EL(bits(2) el)
5     // Return TRUE if Exception level 'el' supports AArch32 in this implementation
6     if !HaveEL(el) then
7         return FALSE; // The Exception level is not implemented
8     elseif !HaveAnyAArch32() then
9         return FALSE; // No Exception level can use AArch32
10    elseif HighestELUsingAArch32() then
11        return TRUE; // All Exception levels are using AArch32
12    elseif el == HighestEL() then
13        return FALSE; // The highest Exception level is using AArch64
14    elseif el == EL0 then
15        return TRUE; // EL0 must support using AArch32 if any AArch32
16    return boolean IMPLEMENTATION_DEFINED;
```

**5.645 shared/functions/system/HaveAnyAArch32**

```

1 // HaveAnyAArch32 ()
2 // =====
3 // Return TRUE if AArch32 state is supported at any Exception level
4
5 boolean HaveAnyAArch32 ()
6     return boolean IMPLEMENTATION_DEFINED;

```

**5.646 shared/functions/system/HaveAnyAArch64**

```

1 // HaveAnyAArch64 ()
2 // =====
3 // Return TRUE if AArch64 state is supported at any Exception level
4
5 boolean HaveAnyAArch64 ()
6     return !HighestELUsingAArch32 ();

```

**5.647 shared/functions/system/HaveEL**

```

1 // HaveEL ()
2 // =====
3 // Return TRUE if Exception level 'el' is supported
4
5 boolean HaveEL (bits(2) el)
6     if el IN {EL1, EL0} then
7         return TRUE; // EL1 and EL0 must exist
8     return boolean IMPLEMENTATION_DEFINED;

```

**5.648 shared/functions/system/HaveELUsingSecurityState**

```

1 // HaveELUsingSecurityState ()
2 // =====
3 // Returns TRUE if Exception level 'el' with Security state 'secure' is supported,
4 // FALSE otherwise.
5
6 boolean HaveELUsingSecurityState (bits(2) el, boolean secure)
7
8     case el of
9         when EL3
10            assert secure;
11            return HaveEL (EL3);
12        when EL2
13            return !secure && HaveEL (EL2);
14        otherwise
15            return (HaveEL (EL3) ||
16                (secure == boolean IMPLEMENTATION_DEFINED "Secure-only implementation"));

```

**5.649 shared/functions/system/HaveFP16Ext**

```

1 // HaveFP16Ext ()
2 // =====
3 // Return TRUE if FP16 extension is supported
4
5 boolean HaveFP16Ext ()
6     return boolean IMPLEMENTATION_DEFINED;

```

**5.650 shared/functions/system/HighestEL**

```

1 // HighestEL ()
2 // =====
3 // Returns the highest implemented Exception level.
4

```

```

5 bits(2) HighestEL()
6   if HaveEL(EL3) then
7       return EL3;
8   elseif HaveEL(EL2) then
9       return EL2;
10  else
11      return EL1;

```

## 5.651 shared/functions/system/HighestELUsingAArch32

```

1 // HighestELUsingAArch32()
2 // =====
3 // Return TRUE if configured to boot into AArch32 operation
4
5 boolean HighestELUsingAArch32()
6   if !HaveAnyAArch32() then return FALSE;
7   return boolean IMPLEMENTATION_DEFINED; // e.g. CFG32SIGNAL == HIGH

```

## 5.652 shared/functions/system/Hint\_Yield

```

1 // Provides a hint that the task performed by a thread is of low
2 // importance so that it could yield to improve overall performance.
3 Hint_Yield();

```

## 5.653 shared/functions/system/IllegalExceptionReturn

```

1 // IllegalExceptionReturn()
2 // =====
3
4 boolean IllegalExceptionReturn(bits(32) spsr)
5
6     // Check for illegal return:
7     // * To an unimplemented Exception level.
8     // * To EL2 in Secure state.
9     // * To EL0 using AArch64 state, with SPSR.M[0]==1.
10    // * To AArch64 state with SPSR.M[1]==1.
11    // * To AArch32 state with an illegal value of SPSR.M.
12    (valid, target) = ELFFromSPSR(spsr);
13    if !valid then return TRUE;
14
15    // Check for return to higher Exception level
16    if UInt(target) > UInt(PSTATE.EL) then return TRUE;
17
18    spsr_mode_is_aarch32 = (spsr<4> == '1');
19
20    // Check for illegal return:
21    // * To EL1, EL2 or EL3 with register width specified in the SPSR different from the
22    //   Execution state used in the Exception level being returned to, as determined by
23    //   the SCR_EL3.RW or HCR_EL2.RW bits, or as configured from reset.
24    // * To EL0 using AArch64 state when EL1 is using AArch32 state as determined by the
25    //   SCR_EL3.RW or HCR_EL2.RW bits or as configured from reset.
26    // * To AArch64 state from AArch32 state (should be caught by above)
27    (known, target_el_is_aarch32) = ELUsingAArch32K(target);
28    assert known || (target == EL0 && !ELUsingAArch32(EL1));
29    if known && spsr_mode_is_aarch32 != target_el_is_aarch32 then return TRUE;
30
31    // Check for illegal return from AArch32 to AArch64
32    if UsingAArch32() && !spsr_mode_is_aarch32 then return TRUE;
33
34    // Check for illegal return to EL1 in Non-secure state when HCR.TGE is set
35    if HaveEL(EL2) && target == EL1 && !IsSecureBelowEL3() && HCR_EL2.TGE == '1' then return TRUE;
36    return FALSE;

```

## 5.654 shared/functions/system/InstrSet

```

1 enumeration InstrSet {InstrSet_A64, InstrSet_A32, InstrSet_T32};

```

**5.655 shared/functions/system/InstructionSynchronizationBarrier**

```
1 InstructionSynchronizationBarrier();
```

**5.656 shared/functions/system/InterruptPending**

```
1 // InterruptPending()
2 // =====
3 // Return TRUE if there are any pending physical or virtual interrupts, and FALSE otherwise
4
5 boolean InterruptPending()
6     return IsPhysicalSErrorPending() || IsVirtualSErrorPending();
```

**5.657 shared/functions/system/IsEventRegisterSet**

```
1 // IsEventRegisterSet()
2 // =====
3 // Return TRUE if the Event Register of this PE is set, and FALSE otherwise
4
5 boolean IsEventRegisterSet()
6     return EventRegister == '1';
```

**5.658 shared/functions/system/IsHighestEL**

```
1 // IsHighestEL()
2 // =====
3 // Returns TRUE if given exception level is the highest exception level implemented
4
5 boolean IsHighestEL(bits(2) el)
6     return HighestEL() == el;
```

**5.659 shared/functions/system/IsInHost**

```
1 // IsInHost()
2 // =====
3
4 boolean IsInHost()
5     return ELIsInHost(PSTATE.EL);
```

**5.660 shared/functions/system/IsPhysicalSErrorPending**

```
1 // Return TRUE if a physical SError interrupt is pending
2 boolean IsPhysicalSErrorPending();
```

**5.661 shared/functions/system/IsSecure**

```
1 // IsSecure()
2 // =====
3 // Returns TRUE if current Exception level is in Secure state.
4
5 boolean IsSecure()
6     if HaveEL(EL3) && !UsingAArch32() && PSTATE.EL == EL3 then
7         return TRUE;
8     elseif HaveEL(EL3) && UsingAArch32() && PSTATE.M == M32_Monitor then
9         return TRUE;
10    return IsSecureBelowEL3();
```

**5.662 shared/functions/system/IsSecureBelowEL3**

```

1 // IsSecureBelowEL3()
2 // =====
3 // Return TRUE if an Exception level below EL3 is in Secure state
4 // or would be following an exception return to that level.
5 //
6 // Differs from IsSecure in that it ignores the current EL or Mode
7 // in considering security state.
8 // That is, if at AArch64 EL3 or in AArch32 Monitor mode, whether an
9 // exception return would pass to Secure or Non-secure state.
10
11 boolean IsSecureBelowEL3()
12     if HaveEL(EL3) then
13         return SCR_GEN[].NS == '0';
14     elsif HaveEL(EL2) then
15         return FALSE;
16     else
17         // TRUE if processor is Secure or FALSE if Non-secure.
18         return boolean IMPLEMENTATION_DEFINED "Secure-only implementation";

```

**5.663 shared/functions/system/IsVirtualSErrorPending**

```

1 // Return TRUE if a virtual SError interrupt is pending
2 boolean IsVirtualSErrorPending();

```

**5.664 shared/functions/system/Mode\_Bits**

```

1 constant bits(5) M32_User      = '10000';
2 constant bits(5) M32_FIQ      = '10001';
3 constant bits(5) M32_IRQ      = '10010';
4 constant bits(5) M32_Svc      = '10011';
5 constant bits(5) M32_Monitor  = '10110';
6 constant bits(5) M32_Abort    = '10111';
7 constant bits(5) M32_Hyp      = '11010';
8 constant bits(5) M32_Undef    = '11011';
9 constant bits(5) M32_System   = '11111';

```

**5.665 shared/functions/system/PSTATE**

```

1 ProcState PSTATE;

```

**5.666 shared/functions/system/PrivilegeLevel**

```

1 enumeration PrivilegeLevel {PL3, PL2, PL1, PL0};

```

**5.667 shared/functions/system/ProcState**

```

1 type ProcState is (
2     bits(1) N,          // Negative condition flag
3     bits(1) Z,          // Zero condition flag
4     bits(1) C,          // Carry condition flag
5     bits(1) V,          // oVerflow condition flag
6     bits(1) D,          // Debug mask bit [AArch64 only]
7     bits(1) A,          // SError interrupt mask bit
8     bits(1) I,          // IRQ mask bit
9     bits(1) F,          // FIQ mask bit
10    bits(1) PAN,         // Privileged Access Never Bit [v8.1]
11    bits(1) UAO,         // User Access Override [v8.2]
12    bits(1) C64,         // Current instruction set state [Morello only]
13    bits(1) SS,          // Software step bit
14    bits(1) IL,          // Illegal Execution state bit
15    bits(2) EL,          // Exception Level

```



```

16  bits (1) nRW,      // not Register Width: 0=64, 1=32
17  bits (1) SP,      // Stack pointer select: 0=SP0, 1=SPx [AArch64 only]
18  bits (1) Q,       // Cumulative saturation flag [AArch32 only]
19  bits (4) GE,      // Greater than or Equal flags [AArch32 only]
20  bits (1) SSBS,    // Speculative Store Bypass Safe
21  bits (8) IT,      // If-then bits, RES0 in CPSR [AArch32 only]
22  bits (1) J,       // J bit, RES0 [AArch32 only, RES0 in SPSR and CPSR]
23  bits (1) T,      // T32 bit, RES0 in CPSR [AArch32 only]
24  bits (1) E,      // Endianness bit [AArch32 only]
25  bits (5) M        // Mode field [AArch32 only]
26 )

```

## 5.668 shared/functions/system/SCRType

```
1 type SCRType;
```

## 5.669 shared/functions/system/SCR\_GEN

```

1 // SCR_GEN[]
2 // =====
3
4 SCRType SCR_GEN[]
5     assert HaveEL(EL3);
6     return ZeroExtend(SCR_EL3);

```

## 5.670 shared/functions/system/SendEvent

```

1 // Signal an event to all PEs in a multiprocessor system to set their Event Registers.
2 // When a PE executes the SEV instruction, it causes this function to be executed
3 SendEvent();

```

## 5.671 shared/functions/system/SendEventLocal

```

1 // SendEventLocal()
2 // =====
3 // Set the local Event Register of this PE.
4 // When a PE executes the SEVL instruction, it causes this function to be executed
5
6 SendEventLocal()
7     EventRegister = '1';
8     return;

```

## 5.672 shared/functions/system/SetPSTATEFromPSR

```

1 // SetPSTATEFromPSR()
2 // =====
3 // Set PSTATE based on a PSR value
4
5 SetPSTATEFromPSR(bits(32) spsr)
6     PSTATE.SS = DebugExceptionReturnSS(spsr);
7     if IllegalExceptionReturn(spsr) then
8         PSTATE.IL = '1';
9     if HaveSSBSExt() then PSTATE.SSBS = bit UNKNOWN;
10    else
11        // State that is reinstated only on a legal exception return
12        PSTATE.IL = spsr<20>;
13        PSTATE.nRW = '0';
14        PSTATE.EL = spsr<3;2>;
15        PSTATE.SP = spsr<0>;
16        if HaveSSBSExt() then PSTATE.SSBS = spsr<12>;
17
18        // If PSTATE.IL is set, it is CONSTRAINED UNPREDICTABLE whether the T bit is set to zero or
19        // copied from SPSR.
20        if PSTATE.IL == '1' && PSTATE.nRW == '1' then
21            if ConstrainUnpredictableBool(Unpredictable_ILZEROT) then spsr<5> = '0';

```

```

22
23 // State that is reinstated regardless of illegal exception return
24 PSTATE.<N,Z,C,V> = spsr<31:28>;
25 if HavePANExt() then PSTATE.PAN = spsr<22>;
26 if HaveCapabilitiesExt() then PSTATE.C64 = spsr<26>;
27 if HaveUAOExt() then PSTATE.UAO = spsr<23>;
28 PSTATE.<D,A,I,F> = spsr<9:6>;
29 return;

```

## 5.673 shared/functions/system/ShouldAdvanceIT

```
1 boolean ShouldAdvanceIT;
```

## 5.674 shared/functions/system/SpeculationBarrier

```
1 SpeculationBarrier();
```

## 5.675 shared/functions/system/SynchronizeContext

```
1 SynchronizeContext();
```

## 5.676 shared/functions/system/SynchronizeErrors

```
1 // Implements the error synchronization event.
2 SynchronizeErrors();
```

## 5.677 shared/functions/system/TakeUnmaskedPhysicalSErrorInterrupts

```
1 // Take any pending unmasked physical SError interrupt
2 TakeUnmaskedPhysicalSErrorInterrupts(boolean iesb_req);
```

## 5.678 shared/functions/system/TakeUnmaskedSErrorInterrupts

```
1 // Take any pending unmasked physical SError interrupt or unmasked virtual SError
2 // interrupt.
3 TakeUnmaskedSErrorInterrupts();
```

## 5.679 shared/functions/system/ThisInstr

```
1 bits(32) ThisInstr();
```

## 5.680 shared/functions/system/ThisInstrLength

```
1 integer ThisInstrLength();
```

## 5.681 shared/functions/system/Unreachable

```
1 Unreachable()
2 assert FALSE;
```

## 5.682 shared/functions/system/UsingAArch32

```
1 // UsingAArch32()
2 // =====
3 // Return TRUE if the current Exception level is using AArch32, FALSE if using AArch64.
4
5 boolean UsingAArch32()
6     boolean aarch32 = (PSTATE.nRW == '1');
7     if !HaveAnyAArch32() then assert !aarch32;
8     if HighestELUsingAArch32() then assert aarch32;
9     return aarch32;
```

## 5.683 shared/functions/system/WaitForEvent

```
1 // WaitForEvent()
2 // =====
3 // PE suspends its operation and enters a low-power state
4 // if the Event Register is clear when the WFE is executed
5
6 WaitForEvent()
7     if EventRegister == '0' then
8         EnterLowPowerState();
9     return;
```

## 5.684 shared/functions/system/WaitForInterrupt

```
1 // WaitForInterrupt()
2 // =====
3 // PE suspends its operation to enter a low-power state
4 // until a WFI wake-up event occurs or the PE is reset
5
6 WaitForInterrupt()
7     EnterLowPowerState();
8     return;
```

## 5.685 shared/functions/unpredictable/ConstrainUnpredictable

```
1 // ConstrainUnpredictable()
2 // =====
3 // Return the appropriate Constraint result to control the caller's behavior. The return value
4 // is IMPLEMENTATION DEFINED within a permitted list for each UNPREDICTABLE case.
5 // (The permitted list is determined by an assert or case statement at the call site.)
6
7 // NOTE: This version of the function uses an Unpredictable argument to define the call site.
8 // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
9 // The extra argument is used here to allow this example definition. This is an example only and
10 // does not imply a fixed implementation of these behaviors. Indeed the intention is that it should
11 // be defined by each implementation, according to its implementation choices.
12
13 Constraint ConstrainUnpredictable(Unpredictable which)
14     case which of
15         when Unpredictable_WBOVERLAPLD
16             return Constraint_WBSUPPRESS; // return loaded value
17         when Unpredictable_WBOVERLAPST
18             return Constraint_NONE; // store pre-writeback value
19         when Unpredictable_LDPOVERLAP
20             return Constraint_UNDEF; // instruction is UNDEFINED
21         when Unpredictable_BASEOVERLAP
22             return Constraint_NONE; // use original address
23         when Unpredictable_DATAOVERLAP
24             return Constraint_NONE; // store original value
25         when Unpredictable_DEVPAGE2
26             return Constraint_FAULT; // take an alignment fault
27         when Unpredictable_INSTRDEVICE
28             return Constraint_NONE; // Do not take a fault
29         when Unpredictable_RESCPACR
30             return Constraint_UNKNOWN; // Map to UNKNOWN value
31         when Unpredictable_RESMAIR
32             return Constraint_UNKNOWN; // Map to UNKNOWN value
33         when Unpredictable_RESTEXCB
```

```

34     return Constraint_UNKNOWN; // Map to UNKNOWN value
35     when Unpredictable_RESDACR
36         return Constraint_UNKNOWN; // Map to UNKNOWN value
37     when Unpredictable_RESPRRR
38         return Constraint_UNKNOWN; // Map to UNKNOWN value
39     when Unpredictable_RESVTCRS
40         return Constraint_UNKNOWN; // Map to UNKNOWN value
41     when Unpredictable_REStnSZ
42         return Constraint_FORCE; // Map to the limit value
43     when Unpredictable_LARGEIPA
44         return Constraint_FORCE; // Restrict the inputsize to the PAMax value
45     when Unpredictable_ESRCONDPASS
46         return Constraint_FALSE; // Report as "AL"
47     when Unpredictable_ILZEROIT
48         return Constraint_FALSE; // Do not zero PSTATE.IT
49     when Unpredictable_ILZEROT
50         return Constraint_FALSE; // Do not zero PSTATE.T
51     when Unpredictable_BPVECTORCATCHPRI
52         return Constraint_TRUE; // Debug Vector Catch: match on 2nd halfword
53     when Unpredictable_VCMATCHHALF
54         return Constraint_FALSE; // No match
55     when Unpredictable_VCMATCHDAPA
56         return Constraint_FALSE; // No match on Data Abort or Prefetch abort
57     when Unpredictable_WPMASKANDBAS
58         return Constraint_FALSE; // Watchpoint disabled
59     when Unpredictable_WPBASCONTIGUOUS
60         return Constraint_FALSE; // Watchpoint disabled
61     when Unpredictable_RESWPMASK
62         return Constraint_DISABLED; // Watchpoint disabled
63     when Unpredictable_WPMASKEDBITS
64         return Constraint_FALSE; // Watchpoint disabled
65     when Unpredictable_RESBWPCTRL
66         return Constraint_DISABLED; // Breakpoint/watchpoint disabled
67     when Unpredictable_BPNOTIMPL
68         return Constraint_DISABLED; // Breakpoint disabled
69     when Unpredictable_RESBPTYPE
70         return Constraint_DISABLED; // Breakpoint disabled
71     when Unpredictable_BPNOTXCMP
72         return Constraint_DISABLED; // Breakpoint disabled
73     when Unpredictable_BPMATCHHALF
74         return Constraint_FALSE; // No match
75     when Unpredictable_BPMISMATCHHALF
76         return Constraint_FALSE; // No match
77     when Unpredictable_RESTARTALIGNPC
78         return Constraint_FALSE; // Do not force alignment
79     when Unpredictable_RESTARTZEROUPPERPC
80         return Constraint_TRUE; // Force zero extension
81     when Unpredictable_ZEROUPPER
82         return Constraint_TRUE; // zero top halves of X registers
83     when Unpredictable_EREZZEROUPPERPC
84         return Constraint_TRUE; // zero top half of PC
85     when Unpredictable_A32FORCEALIGNPC
86         return Constraint_FALSE; // Do not force alignment
87     when Unpredictable_SMD
88         return Constraint_UNDEF; // disabled SMC is Unallocated
89     when Unpredictable_AFUPDATE
90         return Constraint_TRUE; // AF update for alignment or permission fault
91     when Unpredictable_IESBinDebug
92         return Constraint_TRUE; // Use SCTL[()].IESB in Debug state
93     when Unpredictable_BADPMSFCR
94         return Constraint_TRUE; // Bad settings for PMSFCR_EL1/PMSEVFR_EL1/PMSLATFR_EL1
95     when Unpredictable_CLEARERRITEZERO // Clearing sticky errors when instruction in flight
96         return Constraint_FALSE;

```

## 5.686 shared/functions/unpredictable/ConstrainUnpredictableBits

```

1 // ConstrainUnpredictableBits()
2 // =====
3
4 // This is a variant of ConstrainUnpredictable for when the result can be Constraint_UNKNOWN.
5 // If the result is Constraint_UNKNOWN then the function also returns UNKNOWN value, but that
6 // value is always an allocated value; that is, one for which the behavior is not itself
7 // CONSTRAINED.
8
9 // NOTE: This version of the function uses an Unpredictable argument to define the call site.
10 // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
11 // See the NOTE on ConstrainUnpredictable() for more information.
12
13 // This is an example placeholder only and does not imply a fixed implementation of the bits part

```

```

14 // of the result, and may not be applicable in all cases.
15
16 (Constraint, bits(width)) ConstrainUnpredictableBits(Unpredictable which)
17
18     c = ConstrainUnpredictable(which);
19
20     if c == Constraint_UNKNOWN then
21         return (c, Zeros(width)); // See notes; this is an example implementation only
22     else
23         return (c, bits(width) UNKNOWN); // bits result not used

```

## 5.687 shared/functions/unpredictable/ConstrainUnpredictableBool

```

1 // ConstrainUnpredictableBool()
2 // =====
3
4 // This is a simple wrapper function for cases where the constrained result is either TRUE or FALSE.
5
6 // NOTE: This version of the function uses an Unpredictable argument to define the call site.
7 // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
8 // See the NOTE on ConstrainUnpredictable() for more information.
9
10 boolean ConstrainUnpredictableBool(Unpredictable which)
11
12     c = ConstrainUnpredictable(which);
13     assert c IN {Constraint_TRUE, Constraint_FALSE};
14     return (c == Constraint_TRUE);

```

## 5.688 shared/functions/unpredictable/ConstrainUnpredictableInteger

```

1 // ConstrainUnpredictableInteger()
2 // =====
3
4 // This is a variant of ConstrainUnpredictable for when the result can be Constraint_UNKNOWN. If
5 // the result is Constraint_UNKNOWN then the function also returns an UNKNOWN value in the range
6 // low to high, inclusive.
7
8 // NOTE: This version of the function uses an Unpredictable argument to define the call site.
9 // This argument does not appear in the version used in the Armv8 Architecture Reference Manual.
10 // See the NOTE on ConstrainUnpredictable() for more information.
11
12 // This is an example placeholder only and does not imply a fixed implementation of the integer part
13 // of the result.
14
15 (Constraint, integer) ConstrainUnpredictableInteger(integer low, integer high, Unpredictable which)
16
17     c = ConstrainUnpredictable(which);
18
19     if c == Constraint_UNKNOWN then
20         return (c, low); // See notes; this is an example implementation only
21     else
22         return (c, integer UNKNOWN); // integer result not used

```

## 5.689 shared/functions/unpredictable/Constraint

```

1 enumeration Constraint    { // General
2     Constraint_NONE,      // Instruction executes with
3                           // no change or side-effect to its described
4                           // ↪ behavior
5
6     Constraint_UNKNOWN,  // Destination register has UNKNOWN value
7     Constraint_UNDEF,    // Instruction is UNDEFINED
8     Constraint_UNDEFELO, // Instruction is UNDEFINED at EL0 only
9     Constraint_NOP,      // Instruction executes as NOP
10
11     Constraint_TRUE,
12     Constraint_FALSE,
13     Constraint_DISABLED,
14     Constraint_UNCOND,   // Instruction executes unconditionally
15     Constraint_COND,     // Instruction executes conditionally
16     Constraint_ADDITIONAL_DECODE, // Instruction executes with additional decode
17     // Load-store
18     Constraint_WBSUPPRESS, Constraint_FAULT,
19     // IPA too large

```

```
17 Constraint_FORCE, Constraint_FORCENOSLCHECK);
```

## 5.690 shared/functions/unpredictable/Unpredictable

```
1 enumeration Unpredictable { // Writeback/transfer register overlap (load)
2     Unpredictable_WBOVERLAPLD,
3     // Writeback/transfer register overlap (store)
4     Unpredictable_WBOVERLAPST,
5     // Load Pair transfer register overlap
6     Unpredictable_LDPOVERLAP,
7     // Store-exclusive base/status register overlap
8     Unpredictable_BASEOVERLAP,
9     // Store-exclusive data/status register overlap
10    Unpredictable_DATAOVERLAP,
11    // Load-store alignment checks
12    Unpredictable_DEVPAGE2,
13    // Instruction fetch from Device memory
14    Unpredictable_INSTRDEVICE,
15    // Reserved CPACR value
16    Unpredictable_RESCPACR,
17    // Reserved MAIR value
18    Unpredictable_RESMAIR,
19    // Reserved TEX:C:B value
20    Unpredictable_RESTEXCB,
21    // Reserved PRRR value
22    Unpredictable_RESPPRR,
23    // Reserved DACR field
24    Unpredictable_RESDACR,
25    // Reserved VTCR.S value
26    Unpredictable_RESVTCRS,
27    // Reserved TCR.TnSZ value
28    Unpredictable_RESTnSZ,
29    // IPA size exceeds PA size
30    Unpredictable_LARGEIPA,
31    // Syndrome for a known-passing conditional A32 instruction
32    Unpredictable_ESRCONDPASS,
33    // Illegal State exception: zero PSTATE.IT
34    Unpredictable_ILZEROIT,
35    // Illegal State exception: zero PSTATE.T
36    Unpredictable_ILZEROT,
37    // Debug: prioritization of Vector Catch
38    Unpredictable_BPVECTORCATCHPRI,
39    // Debug Vector Catch: match on 2nd halfword
40    Unpredictable_VCMATCHHALF,
41    // Debug Vector Catch: match on Data Abort or Prefetch abort
42    Unpredictable_VCMATCHDAPA,
43    // Debug watchpoints: non-zero MASK and non-ones BAS
44    Unpredictable_WPMASKANDBAS,
45    // Debug watchpoints: non-contiguous BAS
46    Unpredictable_WPBASCONTIGUOUS,
47    // Debug watchpoints: reserved MASK
48    Unpredictable_RESWPMASK,
49    // Debug watchpoints: non-zero MASKed bits of address
50    Unpredictable_WPMASKEDBITS,
51    // Debug breakpoints and watchpoints: reserved control bits
52    Unpredictable_RESBPWPCTRL,
53    // Debug breakpoints: not implemented
54    Unpredictable_BPNOTIMPL,
55    // Debug breakpoints: reserved type
56    Unpredictable_RESBPTYPE,
57    // Debug breakpoints: not-context-aware breakpoint
58    Unpredictable_BPNOTCTXCMP,
59    // Debug breakpoints: match on 2nd halfword of instruction
60    Unpredictable_BPMATCHHALF,
61    // Debug breakpoints: mismatch on 2nd halfword of instruction
62    Unpredictable_BPMISMATCHHALF,
63    // Debug: restart to a misaligned AArch32 PC value
64    Unpredictable_RESTARTALIGNPC,
65    // Debug: restart to a not-zero-extended AArch32 PC value
66    Unpredictable_RESTARTZEROUPPERPC,
67    // Zero top 32 bits of X registers in AArch32 state
68    Unpredictable_ZEROUPPER,
69    // Zero top 32 bits of PC on illegal return to AArch32 state
70    Unpredictable_ERETZEROUPPERPC,
71    // Force address to be aligned when interworking branch to A32 state
72    Unpredictable_A32FORCEALIGNPC,
73    // SMC disabled
74    Unpredictable_SMD,
75    // Access Flag Update by HW
```

```

76     Unpredictable_AFUPDATE,
77     // Consider SCTLR[].IESB in Debug state
78     Unpredictable_IESBinDebug,
79     // Bad settings for PMSFCR_EL1/PMSEVFR_EL1/PMSLATFR_EL1
80     Unpredictable_BADPMSFCR,
81     // Clearing DCC/ITR sticky flags when instruction is in flight
82     Unpredictable_CLEARERRITZZERO);

```

## 5.691 shared/functions/vector/AdvSIMDExpandImm

```

1 // AdvSIMDExpandImm()
2 // =====
3
4 bits(64) AdvSIMDExpandImm(bits op, bits(4) cmode, bits(8) imm8)
5     case cmode<3:1> of
6         when '000'
7             imm64 = Replicate(Zeros(24):imm8, 2);
8         when '001'
9             imm64 = Replicate(Zeros(16):imm8:Zeros(8), 2);
10        when '010'
11            imm64 = Replicate(Zeros(8):imm8:Zeros(16), 2);
12        when '011'
13            imm64 = Replicate(imm8:Zeros(24), 2);
14        when '100'
15            imm64 = Replicate(Zeros(8):imm8, 4);
16        when '101'
17            imm64 = Replicate(imm8:Zeros(8), 4);
18        when '110'
19            if cmode<0> == '0' then
20                imm64 = Replicate(Zeros(16):imm8:Ones(8), 2);
21            else
22                imm64 = Replicate(Zeros(8):imm8:Ones(16), 2);
23        when '111'
24            if cmode<0> == '0' && op == '0' then
25                imm64 = Replicate(imm8, 8);
26            if cmode<0> == '0' && op == '1' then
27                imm8a = Replicate(imm8<7>, 8); imm8b = Replicate(imm8<6>, 8);
28                imm8c = Replicate(imm8<5>, 8); imm8d = Replicate(imm8<4>, 8);
29                imm8e = Replicate(imm8<3>, 8); imm8f = Replicate(imm8<2>, 8);
30                imm8g = Replicate(imm8<1>, 8); imm8h = Replicate(imm8<0>, 8);
31                imm64 = imm8a:imm8b:imm8c:imm8d:imm8e:imm8f:imm8g:imm8h;
32            if cmode<0> == '1' && op == '0' then
33                imm32 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,5):imm8<5>:0:Zeros(19);
34                imm64 = Replicate(imm32, 2);
35            if cmode<0> == '1' && op == '1' then
36                if UsingAArch32() then ReservedEncoding();
37                imm64 = imm8<7>:NOT(imm8<6>):Replicate(imm8<6>,8):imm8<5>:0:Zeros(48);
38
39    return imm64;

```

## 5.692 shared/functions/vector/MatMulAdd

```

1 // MatMulAdd()
2 // =====
3 //
4 // Signed or unsigned 8-bit integer matrix multiply and add to 32-bit integer matrix
5 // result[2, 2] = addend[2, 2] + (op1[2, 8] * op2[8, 2])
6
7 bits(N) MatMulAdd(bits(N) addend, bits(N) op1, bits(N) op2, boolean op1_unsigned, boolean op2_unsigned)
8     assert N == 128;
9
10    bits(N) result;
11    bits(32) sum;
12    integer prod;
13
14    for i = 0 to 1
15        for j = 0 to 1
16            sum = Elem[addend, 2*i + j, 32];
17            for k = 0 to 7
18                prod = Int(Elem[op1, 8*i + k, 8], op1_unsigned) * Int(Elem[op2, 8*j + k, 8], op2_unsigned);
19                sum = sum + prod;
20            Elem[result, 2*i + j, 32] = sum;
21
22    return result;

```

## 5.693 shared/functions/vector/PolynomialMult

```
1 // PolynomialMult()
2 // =====
3
4 bits(M+N) PolynomialMult(bits(M) op1, bits(N) op2)
5     result = Zeros(M+N);
6     extended_op2 = ZeroExtend(op2, M+N);
7     for i=0 to M-1
8         if op1<i> == '1' then
9             result = result EOR LSL(extended_op2, i);
10    return result;
```

## 5.694 shared/functions/vector/SatQ

```
1 // SatQ()
2 // =====
3
4 (bits(N), boolean) SatQ(integer i, integer N, boolean unsigned)
5     (result, sat) = if unsigned then UnsignedSatQ(i, N) else SignedSatQ(i, N);
6     return (result, sat);
```

## 5.695 shared/functions/vector/SignedSatQ

```
1 // SignedSatQ()
2 // =====
3
4 (bits(N), boolean) SignedSatQ(integer i, integer N)
5     if i > 2^(N-1) - 1 then
6         result = 2^(N-1) - 1; saturated = TRUE;
7     elseif i < -(2^(N-1)) then
8         result = -(2^(N-1)); saturated = TRUE;
9     else
10        result = i; saturated = FALSE;
11    return (result<N-1:0>, saturated);
```

## 5.696 shared/functions/vector/UnsignedRSqrtEstimate

```
1 // UnsignedRSqrtEstimate()
2 // =====
3
4 bits(N) UnsignedRSqrtEstimate(bits(N) operand)
5     assert N IN {16,32};
6     if operand<N-1:N-2> == '00' then // Operands <= 0x3FFFFFFF produce 0xFFFFFFFF
7         result = Ones(N);
8     else
9         // input is in the range 0x40000000 .. 0xffffffff representing [0.25 .. 1.0)
10        // estimate is in the range 256 .. 511 representing [1.0 .. 2.0)
11        case N of
12            when 16 estimate = RecipSqrtEstimate(UInt(operand<15:7>));
13            when 32 estimate = RecipSqrtEstimate(UInt(operand<31:23>));
14
15        // result is in the range 0x80000000 .. 0xff800000 representing [1.0 .. 2.0)
16        result = estimate<8:0> : Zeros(N-9);
17
18    return result;
```

## 5.697 shared/functions/vector/UnsignedRecipEstimate

```
1 // UnsignedRecipEstimate()
2 // =====
3
4 bits(N) UnsignedRecipEstimate(bits(N) operand)
5     assert N IN {16,32};
6     if operand<N-1> == '0' then // Operands <= 0x7FFFFFFF produce 0xFFFFFFFF
```



```

7     result = Ones(N);
8   else
9     // input is in the range 0x80000000 .. 0xffffffff representing [0.5 .. 1.0)
10
11    // estimate is in the range 256 to 511 representing [1.0 .. 2.0)
12    case N of
13      when 16 estimate = RecipEstimate(UInt(operand<15:7>));
14      when 32 estimate = RecipEstimate(UInt(operand<31:23>));
15
16    // result is in the range 0x80000000 .. 0xff800000 representing [1.0 .. 2.0)
17    result = estimate<8:0> : Zeros(N-9);
18
19  return result;

```

## 5.698 shared/functions/vector/UnsignedSatQ

```

1 // UnsignedSatQ()
2 // =====
3
4 (bits(N), boolean) UnsignedSatQ(integer i, integer N)
5   if i > 2^N - 1 then
6     result = 2^N - 1; saturated = TRUE;
7   elseif i < 0 then
8     result = 0; saturated = TRUE;
9   else
10    result = i; saturated = FALSE;
11  return (result<N-1:0>, saturated);

```

## 5.699 shared/translation/attrs/CombineS1S2AttrHints

```

1 // CombineS1S2AttrHints()
2 // =====
3 // Combines cacheability attributes and allocation hints from stage 1 and stage 2
4
5 MemAttrHints CombineS1S2AttrHints(MemAttrHints s1desc, MemAttrHints s2desc)
6
7   MemAttrHints result;
8
9   if s2desc.attrs == '01' || s1desc.attrs == '01' then
10    result.attrs = bits(2) UNKNOWN; // Reserved
11  elseif s2desc.attrs == MemAttr_NC || s1desc.attrs == MemAttr_NC then
12    result.attrs = MemAttr_NC; // Non-cacheable
13  elseif s2desc.attrs == MemAttr_WT || s1desc.attrs == MemAttr_WT then
14    result.attrs = MemAttr_WT; // Write-through
15  else
16    result.attrs = MemAttr_WB; // Write-back
17
18  result.hints = s1desc.hints;
19  result.transient = s1desc.transient;
20
21  return result;

```

## 5.700 shared/translation/attrs/CombineS1S2Device

```

1 // CombineS1S2Device()
2 // =====
3 // Combines device types from stage 1 and stage 2
4
5 DeviceType CombineS1S2Device(DeviceType s1device, DeviceType s2device)
6
7   if s2device == DeviceType_nGnRnE || s1device == DeviceType_nGnRnE then
8     result = DeviceType_nGnRnE;
9   elseif s2device == DeviceType_nGnRE || s1device == DeviceType_nGnRE then
10    result = DeviceType_nGnRE;
11  elseif s2device == DeviceType_nGRE || s1device == DeviceType_nGRE then
12    result = DeviceType_nGRE;
13  else
14    result = DeviceType_GRE;
15
16  return result;

```

**5.701 shared/translation/attrs/CombineS1S2LCSC**

```

1 // CombineS1S2LCSC()
2 // =====
3 // Combine attributes protecting capability tag access
4
5 MemoryAttributes CombineS1S2LCSC(MemoryAttributes new_attr, MemoryAttributes s1_attr, MemoryAttributes
  ↪s2_attr)
6 new_attr.readtagzero = s1_attr.readtagzero || s2_attr.readtagzero;
7 new_attr.readtagfault = s1_attr.readtagfault && !s2_attr.readtagzero;
8 new_attr.readtagfaulttgen = s1_attr.readtagfaulttgen;
9 new_attr.writetagfault = s1_attr.writetagfault || s2_attr.writetagfault;
10 new_attr.iss2writetagfault = !s1_attr.writetagfault && s2_attr.writetagfault;
11 return new_attr;

```

**5.702 shared/translation/attrs/LongConvertAttrsHints**

```

1 // LongConvertAttrsHints()
2 // =====
3 // Convert the long attribute fields for Normal memory as used in the MAIR fields
4 // to orthogonal attributes and hints
5
6 MemAttrHints LongConvertAttrsHints(bits(4) attrfield, AccType acctype)
7 assert !IsZero(attrfield);
8 MemAttrHints result;
9 if S1CacheDisabled(acctype) then // Force Non-cacheable
10 result.attrs = MemAttr_NC;
11 result.hints = MemHint_No;
12 else
13 if attrfield<3:2> == '00' then // Write-through transient
14 result.attrs = MemAttr_WT;
15 result.hints = attrfield<1:0>;
16 result.transient = TRUE;
17 elseif attrfield<3:0> == '0100' then // Non-cacheable (no allocate)
18 result.attrs = MemAttr_NC;
19 result.hints = MemHint_No;
20 result.transient = FALSE;
21 elseif attrfield<3:2> == '01' then // Write-back transient
22 result.attrs = MemAttr_WB;
23 result.hints = attrfield<1:0>;
24 result.transient = TRUE;
25 else // Write-through/Write-back non-transient
26 result.attrs = attrfield<3:2>;
27 result.hints = attrfield<1:0>;
28 result.transient = FALSE;
29
30 return result;

```

**5.703 shared/translation/attrs/MemAttrDefaults**

```

1 // MemAttrDefaults()
2 // =====
3 // Supply default values for memory attributes, including overriding the shareability attributes
4 // for Device and Non-cacheable memory types.
5
6 MemoryAttributes MemAttrDefaults(MemoryAttributes memattrs)
7
8 if memattrs.memtype == MemType_Device then
9 memattrs.inner = MemAttrHints UNKNOWN;
10 memattrs.outer = MemAttrHints UNKNOWN;
11 memattrs.shareable = TRUE;
12 memattrs.outershareable = TRUE;
13 else
14 memattrs.device = DeviceType UNKNOWN;
15 if memattrs.inner.attrs == MemAttr_NC && memattrs.outer.attrs == MemAttr_NC then
16 memattrs.shareable = TRUE;
17 memattrs.outershareable = TRUE;
18
19 memattrs.readtagzero = TRUE;
20 memattrs.writetagfault = TRUE;
21 memattrs.readtagfault = FALSE;
22 memattrs.readtagfaulttgen = bit UNKNOWN;
23 memattrs.iss2writetagfault = FALSE;

```

```

24
25     return memattrs;

```

## 5.704 shared/translation/atrrs/S1CacheDisabled

```

1 // S1CacheDisabled()
2 // =====
3
4 boolean S1CacheDisabled(AccType acctype)
5     enable = if acctype == AccType_IFETCH then SCTLR[.I] else SCTLR[.C];
6     return enable == '0';

```

## 5.705 shared/translation/atrrs/S2AttrDecode

```

1 // S2AttrDecode()
2 // =====
3 // Converts the Stage 2 attribute fields into orthogonal attributes and hints
4
5 MemoryAttributes S2AttrDecode(bits(2) SH, bits(4) attr, AccType acctype)
6
7     MemoryAttributes memattrs;
8
9     // Device memory
10    if attr<3:2> == '00' then
11        memattrs.memtype = MemType_Device;
12        case attr<1:0> of
13            when '00' memattrs.device = DeviceType_nGnRnE;
14            when '01' memattrs.device = DeviceType_nGnRE;
15            when '10' memattrs.device = DeviceType_nGRE;
16            when '11' memattrs.device = DeviceType_GRE;
17
18    // Normal memory
19    elseif attr<1:0> != '00' then
20        memattrs.memtype = MemType_Normal;
21        memattrs.outer = S2ConvertAttrHints(attr<3:2>, acctype);
22        memattrs.inner = S2ConvertAttrHints(attr<1:0>, acctype);
23        memattrs.shareable = SH<1> == '1';
24        memattrs.outershareable = SH == '10';
25    else
26        memattrs = MemoryAttributes UNKNOWN; // Reserved
27
28    return MemAttrDefaults(memattrs);

```

## 5.706 shared/translation/atrrs/S2CacheDisabled

```

1 // S2CacheDisabled()
2 // =====
3
4 boolean S2CacheDisabled(AccType acctype)
5     disable = if acctype == AccType_IFETCH then HCR_EL2.ID else HCR_EL2.CD;
6     return disable == '1';

```

## 5.707 shared/translation/atrrs/S2ConvertAttrHints

```

1 // S2ConvertAttrHints()
2 // =====
3 // Converts the attribute fields for Normal memory as used in stage 2
4 // descriptors to orthogonal attributes and hints
5
6 MemAttrHints S2ConvertAttrHints(bits(2) attr, AccType acctype)
7     assert !IsZero(attr);
8
9     MemAttrHints result;
10
11    case attr of
12        when '01' // Non-cacheable (no allocate)
13            result.attrs = MemAttr_NC;
14            result.hints = MemHint_No;

```

```

15     when '10' // Write-through
16         result.attrs = MemAttr_WT;
17         result.hints = MemHint_RWA;
18     when '11' // Write-back
19         result.attrs = MemAttr_WB;
20         result.hints = MemHint_RWA;
21
22     result.transient = FALSE;
23
24     return result;

```

## 5.708 shared/translation/attrs/ShortConvertAttrsHints

```

1 // ShortConvertAttrsHints()
2 // =====
3 // Converts the short attribute fields for Normal memory as used in the TTBR and
4 // TEX fields to orthogonal attributes and hints
5
6 MemAttrHints ShortConvertAttrsHints(bits(2) RGN, AccType acctype, boolean secondstage)
7
8     MemAttrHints result;
9
10    if (!secondstage && S1CacheDisabled(acctype)) || (secondstage && S2CacheDisabled(acctype)) then
11        // Force Non-cacheable
12        result.attrs = MemAttr_NC;
13        result.hints = MemHint_No;
14    else
15        case RGN of
16            when '00' // Non-cacheable (no allocate)
17                result.attrs = MemAttr_NC;
18                result.hints = MemHint_No;
19            when '01' // Write-back, Read and Write allocate
20                result.attrs = MemAttr_WB;
21                result.hints = MemHint_RWA;
22            when '10' // Write-through, Read allocate
23                result.attrs = MemAttr_WT;
24                result.hints = MemHint_RA;
25            when '11' // Write-back, Read allocate
26                result.attrs = MemAttr_WB;
27                result.hints = MemHint_RA;
28
29        result.transient = FALSE;
30
31    return result;

```

## 5.709 shared/translation/attrs/WalkAttrDecode

```

1 // WalkAttrDecode()
2 // =====
3
4 MemoryAttributes WalkAttrDecode(bits(2) SH, bits(2) ORGN, bits(2) IRGN, boolean secondstage)
5
6     MemoryAttributes memattrs;
7
8     AccType acctype = AccType_NORMAL;
9
10    memattrs.memtype = MemType_Normal;
11    memattrs.inner = ShortConvertAttrsHints(IRGN, acctype, secondstage);
12    memattrs.outer = ShortConvertAttrsHints(ORGN, acctype, secondstage);
13    memattrs.shareable = SH<1> == '1';
14    memattrs.outershareable = SH == '10';
15
16    return MemAttrDefaults(memattrs);

```

## 5.710 shared/translation/translation/HasS2Translation

```

1 // HasS2Translation()
2 // =====
3 // Returns TRUE if stage 2 translation is present for the current translation regime
4
5 boolean HasS2Translation()
6     return (EL2Enabled() && !IsInHost() && PSTATE.EL IN {EL0, EL1});

```

**5.711 shared/translation/translation/Have16bitVMID**

```

1 // Have16bitVMID()
2 // =====
3 // Returns TRUE if EL2 and support for a 16-bit VMID are implemented.
4
5 boolean Have16bitVMID()
6     return HaveEL(EL2) && boolean IMPLEMENTATION_DEFINED;

```

**5.712 shared/translation/translation/PAMax**

```

1 // PAMax()
2 // =====
3 // Returns the IMPLEMENTATION DEFINED upper limit on the physical address
4 // size for this processor, as log2().
5
6 integer PAMax()
7     return integer IMPLEMENTATION_DEFINED "Maximum Physical Address Size";

```

**5.713 shared/translation/translation/S1TranslationRegime**

```

1 // S1TranslationRegime()
2 // =====
3 // Stage 1 translation regime for the given Exception level
4
5 bits(2) S1TranslationRegime(bits(2) el)
6     if el != EL0 then
7         return el;
8     elsif HaveVirtHostExt() && ELIsInHost(el) then
9         return EL2;
10    else
11        return EL1;
12
13 // S1TranslationRegime()
14 // =====
15 // Returns the Exception level controlling the current Stage 1 translation regime. For the most
16 // part this is unused in code because the system register accessors (SCTLR[], etc.) implicitly
17 // return the correct value.
18
19 bits(2) S1TranslationRegime()
20     return S1TranslationRegime(PSTATE.EL);

```

**5.714 shared/translation/translation/VAMax**

```

1 // VAMax()
2 // =====
3 // Returns the IMPLEMENTATION DEFINED upper limit on the virtual address
4 // size for this processor, as log2().
5
6 integer VAMax()
7     return integer IMPLEMENTATION_DEFINED "Maximum Virtual Address Size";

```

## Chapter 6

### **Glossary**

**Manipulating a capability**

An operation manipulates a capability if it changes the rights of that capability by copying the rights to a new capability.

**Using a capability**

An operation uses a capability if it relies on the permissions granted by that capability