<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2025 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<instructionsection id="PACIBSPPC" title="PACIBSPPC -- A64" type="instruction">
  <docvars>
    <docvar key="instr-class" value="general"/>
    <docvar key="isa" value="A64"/>
    <docvar key="mnemonic" value="PACIBSPPC"/>
  </docvars>
  <heading>PACIBSPPC</heading>
  <desc>
    <brief>
      <para>Pointer Authentication Code for return address, using key B</para>
    </brief>
    <authored>
      <para>This instruction computes and inserts a Pointer Authentication Code
for an instruction address, using two modifiers and key B.</para>
      <para>The address is in X30.</para>
      <para>The first modifier is in SP.</para>
      <para>The second modifier is the value of PC.</para>
      <para>A <instruction>PACIBSPPC</instruction> instruction has an implicit <instruction>BTI</instruction> instruction. The
implicit <instruction>BTI</instruction> instruction of a <instruction>PACIBSPPC</instruction> instruction is always
compatible with <xref linkend="ARMARM_PSTATE">PSTATE</xref>.BTYPE == <binarynumber>0b01</binarynumber>
and <xref linkend="ARMARM_PSTATE">PSTATE</xref>.BTYPE == <binarynumber>0b10</binarynumber>.
Controls in <xref linkend="ARMARM_SCTLR_ELx">SCTLR_ELx</xref> configure whether the
implicit <instruction>BTI</instruction> instruction of a <instruction>PACIBSPPC</instruction> instruction is compatible with
<xref linkend="ARMARM_PSTATE">PSTATE</xref>.BTYPE == <binarynumber>0b11</binarynumber>.
For more information, see <xref linkend="ARMARM_MDSec.PSTATE_BTYPE">PSTATE.BTYPE</xref>.</para>
    </authored>
  </desc>
  <alias_list howmany="0"/>
  <classes>
    <iclass name="Integer" oneof="1" id="iclass_integer" no_encodings="1" isa="A64">
      <docvars>
        <docvar key="instr-class" value="general"/>
        <docvar key="isa" value="A64"/>
        <docvar key="mnemonic" value="PACIBSPPC"/>
      </docvars>
      <iclassintro count="1"/>
      <arch_variants>
        <arch_variant feature="FEAT_PAuth_LR" name="v9Ap5"/>
      </arch_variants>
      <regdiagram form="32" psname="A64.dpreg.dp_1src.PACIBSPPC_64LR_dp_1src" tworows="1">
        <box hibit="31" name="sf" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="30" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="29" name="S" usename="1" settings="1" psbits="x">
          <c>0</c>
        </box>
        <box hibit="28" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="27" width="3" settings="3">
          <c>1</c>
          <c>0</c>
          <c>1</c>
        </box>
        <box hibit="24" width="4" settings="4">
          <c>0</c>
          <c>1</c>
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="20" width="5" name="opcode2" usename="1" settings="5" psbits="xxxxx">
          <c>0</c>
          <c>0</c>
          <c>0</c>
          <c>0</c>
          <c>1</c>
        </box>
        <box hibit="15" width="6" name="opcode" usename="1" settings="6" psbits="xxxxxx">
          <c>1</c>
          <c>0</c>
          <c>1</c>
          <c>0</c>
          <c>0</c>
          <c>1</c>
        </box>
        <box hibit="9" width="5" name="Rn" usename="1" settings="5" psbits="xxxxx">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="4" width="5" name="Rd" usename="1" settings="5" psbits="xxxxx">
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>1</c>
          <c>0</c>
        </box>
      </regdiagram>
      <encoding name="PACIBSPPC_64LR_dp_1src" oneofinclass="1" oneof="1" label="">
        <docvars>
          <docvar key="instr-class" value="general"/>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="PACIBSPPC"/>
        </docvars>
        <asmtemplate><text>PACIBSPPC</text></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="A64.dpreg.dp_1src.PACIBSPPC_64LR_dp_1src" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if !IsFeatureImplemented(FEAT_PAuth_LR) then EndOfDecode(Decode_UNDEF); end;

let d : integer = 30;
if IsFeatureImplemented(FEAT_BTI) then
    // Check for branch target compatibility between PSTATE.BTYPE
    // and implicit branch target of PACIxSPPC instruction.
    let pacinst : PACInstType = PACIxSPPC;
    SetBTypeCompatible(BTypeCompatible_PAC(pacinst));
end;
</pstext></ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all"/>
  <ps_section howmany="1">
    <ps name="A64.dpreg.dp_1src.PACIBSPPC_64LR_dp_1src" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">X{64}(d) = AddPACIB2(X{64}(d), SP{64}(), PC64());</pstext></ps>
  </ps_section>
  <timestamp>2026-03-12 12:23:09</timestamp>
  <commit_id>2025-09_rel_asl1</commit_id>
</instructionsection>
