This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

PACGA -- A64

PACGA

Pointer Authentication Code, using generic key

This instruction computes the Pointer Authentication Code for a 64-bit value in the first source register, using a modifier in the second source register, and the generic key. The computed Pointer Authentication Code is written to the most significant 32 bits of the destination register, and the least significant 32 bits of the destination register are set to zero.

Integer
(FEAT_PAuth)

313029282726252423222120191817161514131211109876543210
10011010110Rm001100RnRd
sfSopcode

Encoding

PACGA <Xd>, <Xn>, <Xm|SP>

Decode for this encoding

if !IsFeatureImplemented(FEAT_PAuth) then EndOfDecode(Decode_UNDEF); end; var source_is_sp : boolean = FALSE; let d : integer = UInt(Rd); let n : integer = UInt(Rn); let m : integer = UInt(Rm); if m == 31 then source_is_sp = TRUE; end;

Assembler Symbols

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>

Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.

<Xm|SP>

Is the 64-bit name of the second general-purpose source register or stack pointer, encoded in the "Rm" field.


2025-09_rel_asl1 2026-03-12 12:57:38

Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.