LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH Atomic bit clear on halfword This instruction atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register. If the destination register is not WZR, LDCLRAH and LDCLRALH load from memory with acquire semantics. LDCLRLH and LDCLRALH store to memory with release semantics. LDCLRH has neither acquire nor release semantics. For more information about memory ordering semantics, see Load-Acquire, Store-Release. For information about addressing modes, see Load/Store addressing modes. This instruction is a data-independent-time instruction as described in About PSTATE.DIT. This instruction is used by the alias STCLRH, STCLRLH A == '0' && Rt == '11111' See below for details of when the alias is preferred. 0 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0 0 LDCLRH <Ws>, <Wt>, [<Xn|SP>] 1 0 LDCLRAH <Ws>, <Wt>, [<Xn|SP>] 1 1 LDCLRALH <Ws>, <Wt>, [<Xn|SP>] 0 1 LDCLRLH <Ws>, <Wt>, [<Xn|SP>] if !IsFeatureImplemented(FEAT_LSE) then EndOfDecode(Decode_UNDEF); end; let s : integer{} = UInt(Rs); let t : integer{} = UInt(Rt); let n : integer{} = UInt(Rn); let acquire : boolean = A == '1' && Rt != '11111'; let release : boolean = R == '1'; let tagchecked : boolean = n != 31; <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field. <Wt> Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field. <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. Alias Conditions var address : bits(64); let privileged : boolean = PSTATE.EL != EL0; let accdesc : AccessDescriptor = CreateAccDescAtomicOp(MemAtomicOp_BIC, acquire, release, tagchecked, privileged, t, s); if n == 31 then CheckSPAlignment(); address = SP{64}(); else address = X{64}(n); end; let comparevalue : bits(16) = ARBITRARY : bits(16); // Irrelevant when not executing CAS let value : bits(16) = X{16}(s); let data : bits(16) = MemAtomic{}(address, comparevalue, value, accdesc); if t != 31 then X{32}(t) = ZeroExtend{32}(data); end; 2026-03-26 20:27:25 2026-03_rel