This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

ABS -- A64

ABS

Absolute value

This instruction calculates the absolute value of the signed integer value in the source register, and writes the result to the destination register.

Integer
(FEAT_CSSC)

313029282726252423222120191817161514131211109876543210
sf101101011000000001000RnRd
Sopcode2opcode

Encoding for the 32-bit variant

Applies when (sf == 0)

ABS <Wd>, <Wn>

Encoding for the 64-bit variant

Applies when (sf == 1)

ABS <Xd>, <Xn>

Decode for all variants of this encoding

if !IsFeatureImplemented(FEAT_CSSC) then EndOfDecode(Decode_UNDEF); end; let datasize : integer{} = 32 << UInt(sf); let d : integer{} = UInt(Rd); let n : integer{} = UInt(Rn);

Assembler Symbols

<Wd>

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Wn>

Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn>

Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.

Operational information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.