MOVK -- A64

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

MOVK

This instruction moves an optionally-shifted 16-bit immediate value into a register, keeping other bits unchanged.

Decode for all variants of this encoding

if sf == '0' && hw[1] == '1' then EndOfDecode(Decode_UNDEF); end; let d : integer = UInt(Rd); let datasize : integer{} = 32 << UInt(sf); let imm : bits(16) = imm16; let pos : integer{} = UInt(hw) << 4;

Assembler Symbols

<Wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<imm>

Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

<shift>	For the "32-bit" variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.
	For the "64-bit" variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

<Xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

Operation

var result : bits(datasize) = X{}(d); result[pos+15:pos] = imm; X{datasize}(d) = result;

2026-03_rel 2026-03-26 20:48:11

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sf	1	1	1	0	0	1	0	1	hw		imm16																Rd
	opc

MOVK

Encoding for the 32-bit variant

Encoding for the 64-bit variant

Decode for all variants of this encoding

Assembler Symbols

Operation