This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

MOVN -- A64

MOVN

Move wide with NOT

This instruction moves the inverse of an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias MOV (inverted wide immediate).

313029282726252423222120191817161514131211109876543210
sf00100101hwimm16Rd
opc

Encoding for the 32-bit variant

Applies when (sf == 0 && hw == 0x)

MOVN <Wd>, #<imm>{, LSL #<shift>}

Encoding for the 64-bit variant

Applies when (sf == 1)

MOVN <Xd>, #<imm>{, LSL #<shift>}

Decode for all variants of this encoding

if sf == '0' && hw[1] == '1' then EndOfDecode(Decode_UNDEF); end; let d : integer = UInt(Rd); let datasize : integer{} = 32 << UInt(sf); let imm : bits(16) = imm16; let pos : integer{} = UInt(hw) << 4;

Assembler Symbols

<Wd>

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

<imm>

Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

<shift>

For the "32-bit" variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.

For the "64-bit" variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

Alias Conditions

AliasOf variantIs preferred when
MOV (inverted wide immediate)32-bit!(IsZero(imm16) && hw != '00') && !IsOnes(imm16)
MOV (inverted wide immediate)64-bit!(IsZero(imm16) && hw != '00')

2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.