This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

MRRS -- A64

MRRS

Move System register to two adjacent general-purpose registers

This instruction allows the PE to read an AArch64 128-bit System register into two adjacent 64-bit general-purpose registers.

System
(FEAT_SYSREG128)

313029282726252423222120191817161514131211109876543210
110101010111o0op1CRnCRmop2Rt
L

Encoding

MRRS <Xt>, <Xt+1>, (<systemreg>|S<op0>_<op1>_<Cn>_<Cm>_<op2>)

Decode for this encoding

if !IsFeatureImplemented(FEAT_SYSREG128) then EndOfDecode(Decode_UNDEF); end; if Rt[0] == '1' then EndOfDecode(Decode_UNDEF); end; let t : integer = UInt(Rt); let t2 : integer = UInt(Rt+1); let sys_L : bits(1) = L; let sys_op0 : bits(2) = '1' :: o0; let sys_op1 : bits(3) = op1; let sys_op2 : bits(3) = op2; let sys_crn : bits(4) = CRn; let sys_crm : bits(4) = CRm;

Assembler Symbols

<Xt>

Is the 64-bit name of the first general-purpose destination register, encoded in the "Rt" field.

<Xt+1>

Is the 64-bit name of the second general-purpose destination register, encoded as "Rt" +1.

<systemreg>

Is a System register name, encoded in "o0:op1:CRn:CRm:op2".

<op0>

Is an unsigned immediate, encoded in o0:

o0 <op0>
0 2
1 3
<op1>

Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<Cn>

Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.

<Cm>

Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2>

Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op2" field.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.