This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

SETF8, SETF16 -- A64

SETF8, SETF16

Evaluation of 8-bit or 16-bit flag values

This instruction sets the PSTATE.NZV flags based on the value in the specified general-purpose register. SETF8 treats the value as an 8-bit value. SETF16 treats the value as a 16-bit value.

The PSTATE.C flag is not affected by these instructions.

Integer
(FEAT_FlagM)

313029282726252423222120191817161514131211109876543210
00111010000000000sz0010Rn01101
sfopSopcode2o3mask

Encoding for the SETF8 variant

Applies when (sz == 0)

SETF8 <Wn>

Encoding for the SETF16 variant

Applies when (sz == 1)

SETF16 <Wn>

Decode for all variants of this encoding

if !IsFeatureImplemented(FEAT_FlagM) then EndOfDecode(Decode_UNDEF); end; let size : integer{} = 8 << UInt(sz); let n : integer = UInt(Rn);

Assembler Symbols

<Wn>

Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

let reg : bits(32) = X{}(n); PSTATE.N = reg[size-1]; PSTATE.Z = if (reg[size-1:0] == Zeros{size}) then '1' else '0'; PSTATE.V = reg[size] XOR reg[size-1]; //PSTATE.C unchanged;

Operational information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.