This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

STFMAX, STFMAXL

Atomic floating-point maximum, without return

This instruction atomically loads a 16-bit, 32-bit, or 64-bit value from memory, calculates the floating-point maximum with the value held in a register, and stores the result back to memory.

• STFMAXL stores to memory with release semantics.
• STFMAX has no release semantics.

This instruction:

• Disables alternative floating-point behaviors, as if FPCR.AH is 0.
• Generates only the default NaN, as if FPCR.DN is 1.
• Does not modify the cumulative FPSR exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).
• Disables trapped floating-point exceptions, as if the FPCR trap enable bits (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.

For more information about memory ordering semantics, see Load-Acquire, Store-Release.

For information about addressing modes, see Load/Store addressing modes.

Floating-point
(FEAT_LSFE)

Decode for all variants of this encoding

if !IsFeatureImplemented(FEAT_LSFE) then EndOfDecode(Decode_UNDEF); end; let s : integer = UInt(Rs); let n : integer = UInt(Rn); let datasize : integer{} = 8 << UInt(size); let acquire : boolean = FALSE; let release : boolean = R == '1'; let tagchecked : boolean = n != 31;