This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

STLR -- A64

STLR

Store-release register

This instruction stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The instruction also has memory ordering semantics as described in Load-Acquire, Store-Release. For information about addressing modes, see Load/Store addressing modes.

It has encodings from 2 classes: No offset and Pre-index

No offset

313029282726252423222120191817161514131211109876543210
1x001000100(1)(1)(1)(1)(1)1(1)(1)(1)(1)(1)RnRt
sizeLRso0Rt2

Encoding for the 32-bit variant

Applies when (size == 10)

STLR <Wt>, [<Xn|SP>{, #0}]

Encoding for the 64-bit variant

Applies when (size == 11)

STLR <Xt>, [<Xn|SP>{, #0}]

Decode for all variants of this encoding

let t : integer{} = UInt(Rt); let n : integer{} = UInt(Rn); let wback : boolean = FALSE; let offset : integer = 0; let rt_unknown : boolean = FALSE; let elsize : integer{} = 8 << UInt(size); let datasize : integer{} = elsize; let acquire : boolean = FALSE; let tagchecked : boolean = n != 31;

Pre-index
(FEAT_LRCPC3)

313029282726252423222120191817161514131211109876543210
1x01100110000000000010RnRt
sizeL

Encoding for the 32-bit variant

Applies when (size == 10)

STLR <Wt>, [<Xn|SP>, #-4]!

Encoding for the 64-bit variant

Applies when (size == 11)

STLR <Xt>, [<Xn|SP>, #-8]!

Decode for all variants of this encoding

if !IsFeatureImplemented(FEAT_LRCPC3) then EndOfDecode(Decode_UNDEF); end; let wback : boolean = TRUE; let t : integer{} = UInt(Rt); let n : integer{} = UInt(Rn); let datasize : integer{} = 8 << UInt(size); let offset : integer = -1 * (1 << UInt(size)); let acquire : boolean = FALSE; let tagchecked : boolean = TRUE; var rt_unknown : boolean = FALSE; if n == t && n != 31 then let c : Constraint = ConstrainUnpredictable(Unpredictable_WBOVERLAPST); assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF, Constraint_NOP}; case c of when Constraint_NONE => rt_unknown = FALSE; // value stored is original value when Constraint_UNKNOWN => rt_unknown = TRUE; // value stored is UNKNOWN when Constraint_UNDEF => EndOfDecode(Decode_UNDEF); when Constraint_NOP => EndOfDecode(Decode_NOP); end; end;

Assembler Symbols

<Wt>

Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP>

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Xt>

Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

Operation

var address : bits(64); let dbytes : integer{} = datasize DIV 8; let accdesc : AccessDescriptor = CreateAccDescAcqRel(MemOp_STORE, tagchecked, acquire, t); if n == 31 then CheckSPAlignment(); address = SP{64}(); else address = X{64}(n); end; address = AddressAdd(address, offset, accdesc); var data : bits(datasize); if rt_unknown then data = ARBITRARY : bits(datasize); else data = X{datasize}(t); end; Mem{datasize}(address, accdesc) = data; if wback then if n == 31 then SP{64}() = address; else X{64}(n) = address; end; end;

Operational information

This instruction is a data-independent-time instruction as described in About PSTATE.DIT.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.