This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

SUBP -- A64

SUBP

Subtract pointer

This instruction subtracts the 56-bit address held in the second source register from the 56-bit address held in the first source register, sign-extends the result to 64 bits, and writes the result to the destination register.

Integer
(FEAT_MTE)

313029282726252423222120191817161514131211109876543210
10011010110Rm000000RnRd
sfSopcode

Encoding

SUBP <Xd>, <Xn|SP>, <Xm|SP>

Decode for this encoding

if !IsFeatureImplemented(FEAT_MTE) then EndOfDecode(Decode_UNDEF); end; let d : integer{} = UInt(Rd); let n : integer{} = UInt(Rn); let m : integer{} = UInt(Rm);

Assembler Symbols

<Xd>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xn|SP>

Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.

<Xm|SP>

Is the 64-bit name of the second general-purpose source register or stack pointer, encoded in the "Rm" field.

Operation

var operand1 : bits(64) = if n == 31 then SP{64}() else X{64}(n); var operand2 : bits(64) = if m == 31 then SP{64}() else X{64}(m); operand1 = SignExtend{64}(operand1[55:0]); operand2 = NOT(SignExtend{64}(operand2[55:0])); var result : bits(64); (result, -) = AddWithCarry{64}(operand1, operand2, '1'); X{64}(d) = result;


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.