This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

ADR

Form PC-relative address adds an immediate value to the PC value to form a PC-relative address, and writes the result to the destination register.

This instruction is used by the alias SUB (immediate, from PC).

This instruction is used by the pseudo-instruction ADD (immediate, to PC).

It has encodings from the following instruction sets: A32 ( A1 and A2 ) and T32 ( T1 , T2 and T3 ) .

A1

Decode for this encoding

let d : integer = UInt(Rd); let imm32 : bits(32) = A32ExpandImm(imm12); let add : boolean = TRUE;

A2

Decode for this encoding

let d : integer = UInt(Rd); let imm32 : bits(32) = A32ExpandImm(imm12); let add : boolean = FALSE;

T1

Decode for this encoding

let d : integer = UInt(Rd); let imm32 : bits(32) = ZeroExtend{}(imm8::'00'); let add : boolean = TRUE;

T2

Decode for this encoding

let d : integer = UInt(Rd); let imm32 : bits(32) = ZeroExtend{}(i::imm3::imm8); let add : boolean = FALSE; // Armv8-A removes UNPREDICTABLE for R13 if d == 15 then UnpredictableProcedure(); end;

T3

Decode for this encoding

let d : integer = UInt(Rd); let imm32 : bits(32) = ZeroExtend{}(i::imm3::imm8); let add : boolean = TRUE; // Armv8-A removes UNPREDICTABLE for R13 if d == 15 then UnpredictableProcedure(); end;

Assembler Symbols

Alias Conditions