This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

DBG -- AArch32

DBG

DBG executes as a NOP. Arm deprecates any use of the DBG instruction.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
!= 1111001100100000(1)(1)(1)(1)(0)(0)(0)(0)1111option
condRimm4

Encoding

DBG{<c>}{<q>} #<option>

Decode for this encoding

// DBG executes as a NOP. The 'option' field is ignored

T1

15141312111098765432101514131211109876543210
111100111010(1)(1)(1)(1)10(0)0(0)0001111option
hint

Encoding

DBG{<c>}{<q>} #<option>

Decode for this encoding

// DBG executes as a NOP. The 'option' field is ignored

For more information about the CONSTRAINED UNPREDICTABLE behavior, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<c>

See Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<option>

Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "option" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); end;


2025-09_rel_asl1 2026-03-12 12:57:38

Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.