This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

SMUSD, SMUSDX -- AArch32

SMUSD, SMUSDX

Signed Multiply Subtract Dual performs two signed 16 x 16-bit multiplications. It subtracts one of the products from the other, and writes the result to the destination register.

Optionally, the instruction can exchange the halfwords of the second operand before performing the arithmetic. This produces top x bottom and bottom x top multiplication.

Overflow cannot occur.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
!= 111101110000Rd1111Rm01M1Rn
condop1Ra

Encoding for the SMUSD variant

Applies when (M == 0)

SMUSD{<c>}{<q>} {<Rd>, }<Rn>, <Rm>

Encoding for the SMUSDX variant

Applies when (M == 1)

SMUSDX{<c>}{<q>} {<Rd>, }<Rn>, <Rm>

Decode for all variants of this encoding

let d : integer = UInt(Rd); let n : integer = UInt(Rn); let m : integer = UInt(Rm); let m_swap : boolean = (M == '1'); if d == 15 || n == 15 || m == 15 then UnpredictableProcedure(); end;

T1

15141312111098765432101514131211109876543210
111110110100Rn1111Rd000MRm
op1Ra

Encoding for the SMUSD variant

Applies when (M == 0)

SMUSD{<c>}{<q>} {<Rd>, }<Rn>, <Rm>

Encoding for the SMUSDX variant

Applies when (M == 1)

SMUSDX{<c>}{<q>} {<Rd>, }<Rn>, <Rm>

Decode for all variants of this encoding

let d : integer = UInt(Rd); let n : integer = UInt(Rn); let m : integer = UInt(Rm); let m_swap : boolean = (M == '1'); // Armv8-A removes UNPREDICTABLE for R13 if d == 15 || n == 15 || m == 15 then UnpredictableProcedure(); end;

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<c>

See Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<Rd>

Is the general-purpose destination register, encoded in the "Rd" field.

<Rn>

Is the first general-purpose source register, encoded in the "Rn" field.

<Rm>

Is the second general-purpose source register, encoded in the "Rm" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); let operand2 : bits(32) = if m_swap then ROR(R(m),16) else R(m); let product1 : integer = SInt(R(n)[15:0]) * SInt(operand2[15:0]); let product2 : integer = SInt(R(n)[31:16]) * SInt(operand2[31:16]); let result : integer = product1 - product2; R(d) = result[31:0]; // Signed overflow cannot occur end;


2025-09_rel_asl1 2026-03-12 12:57:38

Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.