This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

VTBL, VTBX -- AArch32

VTBL, VTBX

Vector Table Lookup uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range return 0.

Vector Table Extension works in the same way, except that indexes out of range leave the destination element unchanged.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
111100111D11VnVd10lenNopM0Vm

Encoding for the VTBL variant

Applies when (op == 0)

VTBL{<c>}{<q>}.8 <Dd>, <list>, <Dm>

Encoding for the VTBX variant

Applies when (op == 1)

VTBX{<c>}{<q>}.8 <Dd>, <list>, <Dm>

Decode for all variants of this encoding

let is_vtbl : boolean = (op == '0'); let length : integer = UInt(len)+1; let d : integer = UInt(D::Vd); let n : integer = UInt(N::Vn); let m : integer = UInt(M::Vm); if n+length > 32 then UnpredictableProcedure(); end;

CONSTRAINED UNPREDICTABLE behavior

If n + length > 32, then one of the following behaviors must occur:

T1

15141312111098765432101514131211109876543210
111111111D11VnVd10lenNopM0Vm

Encoding for the VTBL variant

Applies when (op == 0)

VTBL{<c>}{<q>}.8 <Dd>, <list>, <Dm>

Encoding for the VTBX variant

Applies when (op == 1)

VTBX{<c>}{<q>}.8 <Dd>, <list>, <Dm>

Decode for all variants of this encoding

let is_vtbl : boolean = (op == '0'); let length : integer = UInt(len)+1; let d : integer = UInt(D::Vd); let n : integer = UInt(N::Vn); let m : integer = UInt(M::Vm); if n+length > 32 then UnpredictableProcedure(); end;

CONSTRAINED UNPREDICTABLE behavior

If n + length > 32, then one of the following behaviors must occur:

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<c>

For the "A1 VTBL" and "A1 VTBX" variants: see Standard assembler syntax fields. This encoding must be unconditional.

For the "T1 VTBL" and "T1 VTBX" variants: see Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<Dd>

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<list>

The vectors containing the table. It must be one of:

{<Dn>}
Encoded as len = 0b00.
{<Dn>, <Dn+1>}
Encoded as len = 0b01.
{<Dn>, <Dn+1>, <Dn+2>}
Encoded as len = 0b10.
{<Dn>, <Dn+1>, <Dn+2>, <Dn+3>}
Encoded as len = 0b11.
<Dm>

Is the 64-bit name of the SIMD&FP source register holding the indices, encoded in the "M:Vm" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); CheckAdvSIMDEnabled(); // Create 256-bit = 32-byte table variable, with zeros in entries that will not be used. let table3 : bits(64) = if length == 4 then D(n+3) else Zeros{64}; let table2 : bits(64) = if length >= 3 then D(n+2) else Zeros{64}; let table1 : bits(64) = if length >= 2 then D(n+1) else Zeros{64}; let table : bits(256) = table3 :: table2 :: table1 :: D(n); for i = 0 to 7 do let index : integer = UInt(D(m)[i*:8]); if index < 8*length then D(d)[i*:8] = table[index*:8]; else if is_vtbl then D(d)[i*:8] = Zeros{8}; // else D[d]<i*:8> unchanged end; end; end; end;

Operational information

This instruction is a data-independent-time instruction as described in About the DIT bit.


2025-09_rel_asl1 2026-03-12 12:57:38

Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.