VACGE
Vector Absolute Compare Greater Than or Equal
Vector Absolute Compare Greater Than or Equal takes the absolute
value of each element in a vector, and compares it with the absolute
value of the corresponding element of a second vector. If the first
is greater than or equal to the second, the corresponding element in
the destination vector is set to all ones. Otherwise, it is set to
all zeros.
The operands and result can be quadword or doubleword vectors. They
must all be the same size.
The operand vector elements are floating-point numbers.
The result vector elements are the same size as the operand vector elements.
Depending on settings in the CPACR,
NSACR, and
HCPTR registers, and the Security
state and PE mode in which the instruction is executed, an attempt to
execute the instruction might be UNDEFINED, or
trapped to Hyp mode.
For more information see Enabling Advanced
SIMD and floating-point support.
This instruction is used by the alias
VACLE
Never
See
below for details of when the alias is preferred.
It has encodings from the following instruction sets:
A32 (
A1
)
and
T32 (
T1
)
.
1
1
1
1
0
0
1
1
0
0
1
1
1
0
1
0
VACGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
1
VACGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd[0] == '1' || Vn[0] == '1' || Vm[0] == '1') then Undefined(); end;
if sz == '1' && !IsFeatureImplemented(FEAT_FP16) then Undefined(); end;
let or_equal : boolean = (op == '0');
let esize : integer{} = 32 >> UInt(sz);
let d : integer = UInt(D::Vd);
let n : integer = UInt(N::Vn);
let m : integer = UInt(M::Vm);
let elements : integer = 64 DIV esize;
let regs : integer = if Q == '0' then 1 else 2;
1
1
1
1
1
1
1
1
0
0
1
1
1
0
1
0
VACGE{<c>}{<q>}.<dt> {<Dd>, }<Dn>, <Dm>
1
VACGE{<c>}{<q>}.<dt> {<Qd>, }<Qn>, <Qm>
if Q == '1' && (Vd[0] == '1' || Vn[0] == '1' || Vm[0] == '1') then Undefined(); end;
if sz == '1' && !IsFeatureImplemented(FEAT_FP16) then Undefined(); end;
if sz == '1' && InITBlock() then UnpredictableProcedure(); end;
let or_equal : boolean = (op == '0');
let esize : integer{} = 32 >> UInt(sz);
let d : integer = UInt(D::Vd);
let n : integer = UInt(N::Vn);
let m : integer = UInt(M::Vm);
let elements : integer = 64 DIV esize;
let regs : integer = if Q == '0' then 1 else 2;
sz == '1' && InITBlock()
The instruction executes as if it passes the Condition code check.
The instruction executes as NOP. This means it behaves as if it fails the Condition code check.
<c>
For the "A1 128-bit SIMD vector" and "A1 64-bit SIMD vector" variants: see Standard assembler syntax fields. This encoding must be unconditional.
<c>
For the "T1 128-bit SIMD vector" and "T1 64-bit SIMD vector" variants: see Standard assembler syntax fields.
<q>
See Standard assembler syntax fields.
<dt>
Is the data type for the elements of the vectors,
<Dd>
Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.
<Dn>
Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.
<Dm>
Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.
<Qd>
Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.
<Qn>
Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.
<Qm>
Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.
Alias Conditions
if ConditionPassed() then
EncodingSpecificOperations();
CheckAdvSIMDEnabled();
let fpcr : FPCR_Type = StandardFPCR();
for r = 0 to regs-1 do
for e = 0 to elements-1 do
let op1 : bits(esize) = FPAbs{}(D(n+r)[e*:esize], fpcr);
let op2 : bits(esize) = FPAbs{}(D(m+r)[e*:esize], fpcr);
var test_passed : boolean;
if or_equal then
test_passed = FPCompareGE{esize}(op1, op2, fpcr);
else
test_passed = FPCompareGT{esize}(op1, op2, fpcr);
end;
D(d+r)[e*:esize] = if test_passed then Ones{esize} else Zeros{esize};
end;
end;
end;
2026-03-26 20:27:25
2026-03_rel