<?xml version="1.0" ?><?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?><!DOCTYPE instructionsection  PUBLIC '-//ARM//DTD instructionsection //EN'  'iform-p.dtd'><!-- Copyright (c) 2010-2026 Arm Limited or its affiliates. All rights reserved. --><!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. --><instructionsection id="VJCVT" title="VJCVT -- AArch32" type="instruction">
  <docvars>
    <docvar key="convert-type" value="double-to-single"/>
    <docvar key="instr-class" value="fpsimd"/>
    <docvar key="mnemonic" value="VJCVT"/>
  </docvars>
  <heading>VJCVT</heading>
  <desc>
    <brief>
      <para>JavaScript Convert to signed fixed-point, rounding toward Zero</para>
    </brief>
    <authored>
      <para>JavaScript Convert to signed fixed-point, rounding toward Zero.
This instruction converts the double-precision floating-point value
in the SIMD&amp;FP source register to a 32-bit signed integer using
the Round towards Zero rounding mode, and writes the result to the
SIMD&amp;FP destination register.
If the result is too large to be accommodated as a signed 32-bit
integer, then the result is the integer modulo 2<sup>32</sup>, as held in
a 32-bit signed integer.</para>
      <para>This instruction can generate a floating-point exception.
Depending on the settings in <xref linkend="ARMARM_AArch32.fpscr">FPSCR</xref>,
the exception results in either a flag being set
or a synchronous exception being generated.
For more information, see
<xref linkend="ARMARM_CFIHBHHD">Floating-point exceptions and exception traps</xref>.</para>
      <para>Depending on settings in the <xref linkend="ARMARM_AArch32.cpacr">CPACR</xref>,
<xref linkend="ARMARM_AArch32.nsacr">NSACR</xref>,
<xref linkend="ARMARM_AArch32.hcptr">HCPTR</xref>, and
<xref linkend="ARMARM_AArch32.fpexc">FPEXC</xref> registers, and the Security
state and PE mode in which the instruction is executed, an attempt to
execute the instruction might be <arm-defined-word>UNDEFINED</arm-defined-word>, or
trapped to Hyp mode.
For more information see <xref linkend="ARMARM_CIHIDDFF">Enabling Advanced
SIMD and floating-point support</xref>.</para>
    </authored>
  </desc>
  <alias_list howmany="0"/>
  <classes>
    <classesintro count="2">
      <txt>It has encodings from the following instruction sets:</txt>
      <txt> A32 (</txt>
      <a href="#iclass_a1">A1</a>
      <txt>)</txt>
      <txt> and </txt>
      <txt> T32 (</txt>
      <a href="#iclass_t1">T1</a>
      <txt>)</txt>
      <txt>.</txt>
    </classesintro>
    <iclass name="A1" oneof="2" id="iclass_a1" no_encodings="1" isa="A32">
      <docvars>
        <docvar key="armarmheading" value="A1"/>
        <docvar key="convert-type" value="double-to-single"/>
        <docvar key="instr-class" value="fpsimd"/>
        <docvar key="isa" value="A32"/>
        <docvar key="mnemonic" value="VJCVT"/>
      </docvars>
      <iclassintro count="1"/>
      <arch_variants>
        <arch_variant feature="FEAT_JSCVT" name="v8Ap3"/>
      </arch_variants>
      <regdiagram form="32" psname="A32.cops_as.fpdp.fpdp2reg.VJCVT_A1" tworows="1">
        <box hibit="31" width="4" name="cond" usename="1" settings="4" constraint="!= 1111">
          <c colspan="4">!= 1111</c>
        </box>
        <box hibit="27" width="2" settings="2">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="25" width="2" settings="2">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="23" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="D" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="21" width="2" settings="2">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="19" name="o1" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="18" width="3" name="opc2" usename="1" settings="3" psbits="xxx">
          <c>0</c>
          <c>0</c>
          <c>1</c>
        </box>
        <box hibit="15" width="4" name="Vd" usename="1">
          <c colspan="4"/>
        </box>
        <box hibit="11" width="2" settings="2">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="9" width="2" name="size" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="7" name="o3" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="6" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="5" width="1" name="M" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="4" width="1" settings="1">
          <c>0</c>
        </box>
        <box hibit="3" width="4" name="Vm" usename="1">
          <c colspan="4"/>
        </box>
      </regdiagram>
      <encoding name="VJCVT_A1" oneofinclass="1" oneof="2" label="">
        <docvars>
          <docvar key="armarmheading" value="A1"/>
          <docvar key="convert-type" value="double-to-single"/>
          <docvar key="instr-class" value="fpsimd"/>
          <docvar key="isa" value="A32"/>
          <docvar key="mnemonic" value="VJCVT"/>
        </docvars>
        <asmtemplate><text>VJCVT{</text><a hover="See x[Standard assembler syntax fields](Babbefhf)." link="qw_option">&lt;q&gt;</a><text>}.S32.F64  </text><a hover="Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Vd:D&quot; field." link="Vd_D">&lt;Sd&gt;</a><text>, </text><a hover="Is the 64-bit name of the SIMD&amp;FP source register, encoded in the &quot;M:Vm&quot; field." link="M_Vm__2">&lt;Dm&gt;</a></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="A32.cops_as.fpdp.fpdp2reg.VJCVT_A1" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if !IsFeatureImplemented(FEAT_JSCVT) then Undefined(); end;
if cond != '1110' then UnpredictableProcedure(); end;
let d : integer = UInt(Vd::D);
let m : integer = UInt(M::Vm);</pstext></ps>
      </ps_section>
    </iclass>
    <iclass name="T1" oneof="2" id="iclass_t1" no_encodings="1" isa="T32">
      <docvars>
        <docvar key="armarmheading" value="T1"/>
        <docvar key="convert-type" value="double-to-single"/>
        <docvar key="instr-class" value="fpsimd"/>
        <docvar key="isa" value="T32"/>
        <docvar key="mnemonic" value="VJCVT"/>
      </docvars>
      <iclassintro count="1"/>
      <arch_variants>
        <arch_variant feature="FEAT_JSCVT" name="v8Ap3"/>
      </arch_variants>
      <regdiagram form="16x2" psname="T32.w.cpaf.fpdp.fp_2r.VJCVT_T1" tworows="1">
        <box hibit="31" width="3" settings="3">
          <c>1</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="28" width="1" settings="1">
          <c>0</c>
        </box>
        <box hibit="27" width="2" settings="2">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="25" width="2" settings="2">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="23" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="22" width="1" name="D" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="21" width="2" settings="2">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="19" name="o1" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="18" width="3" name="opc2" usename="1" settings="3" psbits="xxx">
          <c>0</c>
          <c>0</c>
          <c>1</c>
        </box>
        <box hibit="15" width="4" name="Vd" usename="1">
          <c colspan="4"/>
        </box>
        <box hibit="11" width="2" settings="2">
          <c>1</c>
          <c>0</c>
        </box>
        <box hibit="9" width="2" name="size" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="7" name="o3" usename="1" settings="1" psbits="x">
          <c>1</c>
        </box>
        <box hibit="6" width="1" settings="1">
          <c>1</c>
        </box>
        <box hibit="5" width="1" name="M" usename="1">
          <c colspan="1"/>
        </box>
        <box hibit="4" width="1" settings="1">
          <c>0</c>
        </box>
        <box hibit="3" width="4" name="Vm" usename="1">
          <c colspan="4"/>
        </box>
      </regdiagram>
      <encoding name="VJCVT_T1" oneofinclass="1" oneof="2" label="">
        <docvars>
          <docvar key="armarmheading" value="T1"/>
          <docvar key="convert-type" value="double-to-single"/>
          <docvar key="instr-class" value="fpsimd"/>
          <docvar key="isa" value="T32"/>
          <docvar key="mnemonic" value="VJCVT"/>
        </docvars>
        <asmtemplate><text>VJCVT{</text><a hover="See x[Standard assembler syntax fields](Babbefhf)." link="qw_option">&lt;q&gt;</a><text>}.S32.F64  </text><a hover="Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Vd:D&quot; field." link="Vd_D">&lt;Sd&gt;</a><text>, </text><a hover="Is the 64-bit name of the SIMD&amp;FP source register, encoded in the &quot;M:Vm&quot; field." link="M_Vm__2">&lt;Dm&gt;</a></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="T32.w.cpaf.fpdp.fp_2r.VJCVT_T1" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">if !IsFeatureImplemented(FEAT_JSCVT) then Undefined(); end;
if <a link="func_InITBlock_0" file="shared_pseudocode.xml">InITBlock</a>() then UnpredictableProcedure(); end;
let d : integer = UInt(Vd::D);
let m : integer = UInt(M::Vm);</pstext></ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="VJCVT_A1, VJCVT_T1" symboldefcount="1">
      <symbol link="qw_option">&lt;q&gt;</symbol>
      <account encodedin="">
        <intro>
          <para>See <xref linkend="Babbefhf">Standard assembler syntax fields</xref>.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="VJCVT_A1, VJCVT_T1" symboldefcount="1">
      <symbol link="Vd_D">&lt;Sd&gt;</symbol>
      <account encodedin="(Vd :: D)">
        <intro>
          <para>Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the &quot;Vd:D&quot; field.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="VJCVT_A1, VJCVT_T1" symboldefcount="1">
      <symbol link="M_Vm__2">&lt;Dm&gt;</symbol>
      <account encodedin="(M :: Vm)">
        <intro>
          <para>Is the 64-bit name of the SIMD&amp;FP source register, encoded in the &quot;M:Vm&quot; field.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
  <ps_section howmany="1">
    <ps name="A32.cops_as.fpdp.fpdp2reg.VJCVT_A1" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">EncodingSpecificOperations();
<a link="func_CheckVFPEnabled_1" file="shared_pseudocode.xml">CheckVFPEnabled</a>(TRUE);
let fltval : bits(64) = <a link="accessor_D_1" file="shared_pseudocode.xml">D</a>(m);
var intval : bits(32);
var Z : bit;
(intval, Z) = <a link="func_FPToFixedJS_2" file="shared_pseudocode.xml">FPToFixedJS</a>(fltval, <a link="func_EffectiveFPCR_0" file="shared_pseudocode.xml">EffectiveFPCR</a>());
FPSCR()[31:28] = '0'::Z::'00';
<a link="accessor_S_1" file="shared_pseudocode.xml">S</a>(d) = intval;</pstext></ps>
  </ps_section>
  <timestamp>2026-03-26 20:27:25</timestamp>
  <commit_id>2026-03_rel</commit_id>
</instructionsection>