This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

DCPS3 -- AArch32

DCPS3

Debug Change PE State to EL3 allows the debugger to move the PE into EL3 from a lower Exception level or to a specific mode at the current Exception level.

DCPS3 is UNDEFINED if any of:

When the PE executes DCPS3:

For more information on the operation of the DCPS<n> instructions, see DCPS.

T1

15141312111098765432101514131211109876543210
11110111100011111000000000000011
imm4imm10opt

Encoding

DCPS3

Decode for this encoding

if !HaveEL(EL3) then Undefined(); end;

Operation

if !Halted() || EDSCR().SDD == '1' then Undefined(); end; if ELUsingAArch32(EL3) then let from_secure : boolean = (CurrentSecurityState() == SS_Secure); if PSTATE.M == M32_Monitor then SCR().NS = '0'; end; AArch32_WriteMode(M32_Monitor); if IsFeatureImplemented(FEAT_PAN) then if !from_secure then PSTATE.PAN = '0'; elsif SCTLR().SPAN == '0' then PSTATE.PAN = '1'; end; end; PSTATE.E = SCTLR().EE; LR_mon = ARBITRARY : bits(32); SPSR_mon() = ARBITRARY : bits(32); DLR() = ARBITRARY : bits(32); DSPSR() = ARBITRARY : bits(32); else // Targeting EL3 using AArch64 AArch64_MaybeZeroRegisterUppers(); MaybeZeroSVEUppers(EL3); PSTATE.nRW = '0'; PSTATE.SP = '1'; PSTATE.EL = EL3; if IsFeatureImplemented(FEAT_UAO) then PSTATE.UAO = '0'; end; ELR_EL3() = ARBITRARY : bits(64); ESR_EL3() = ARBITRARY : bits(64); SPSR_EL3() = ARBITRARY : bits(64); DLR_EL0() = ARBITRARY : bits(64); DSPSR_EL0() = ARBITRARY : bits(64); var sync_errors : boolean = IsFeatureImplemented(FEAT_IESB) && SCTLR_EL3().IESB == '1'; if IsFeatureImplemented(FEAT_DoubleFault) && EffectiveEA() == '1' && SCR_EL3().NMEA == '1' then sync_errors = TRUE; end; // SCTLR_EL3.IESB might be ignored in Debug state. if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then sync_errors = FALSE; end; if sync_errors then SynchronizeErrors(); end; end; UpdateEDSCRFields(); // Update EDSCR PE state flags


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.