This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

UMAAL -- AArch32

UMAAL

Unsigned Multiply Accumulate Accumulate Long multiplies two unsigned 32-bit values to produce a 64-bit value, adds two unsigned 32-bit values, and writes the 64-bit result to two registers.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
!= 111100000100RdHiRdLoRm1001Rn
condopcS

Encoding

UMAAL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

Decode for this encoding

let dLo : integer = UInt(RdLo); let dHi : integer = UInt(RdHi); let n : integer = UInt(Rn); let m : integer = UInt(Rm); if dLo == 15 || dHi == 15 || n == 15 || m == 15 then UnpredictableProcedure(); end; if dHi == dLo then UnpredictableProcedure(); end;

CONSTRAINED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

T1

15141312111098765432101514131211109876543210
111110111110RnRdLoRdHi0110Rm
op1op2

Encoding

UMAAL{<c>}{<q>} <RdLo>, <RdHi>, <Rn>, <Rm>

Decode for this encoding

let dLo : integer = UInt(RdLo); let dHi : integer = UInt(RdHi); let n : integer = UInt(Rn); let m : integer = UInt(Rm); if dLo == 15 || dHi == 15 || n == 15 || m == 15 then UnpredictableProcedure(); end; // Armv8-A removes UNPREDICTABLE for R13 if dHi == dLo then UnpredictableProcedure(); end;

CONSTRAINED UNPREDICTABLE behavior

If dHi == dLo, then one of the following behaviors must occur:

For more information about the CONSTRAINED UNPREDICTABLE behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors.

Assembler Symbols

<c>

See Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<RdLo>

Is the general-purpose source register holding the first addend and the destination register for the lower 32 bits of the result, encoded in the "RdLo" field.

<RdHi>

Is the general-purpose source register holding the second addend and the destination register for the upper 32 bits of the result, encoded in the "RdHi" field.

<Rn>

Is the first general-purpose source register holding the multiplicand, encoded in the "Rn" field.

<Rm>

Is the second general-purpose source register holding the multiplier, encoded in the "Rm" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); let result : integer = UInt(R(n)) * UInt(R(m)) + UInt(R(dHi)) + UInt(R(dLo)); R(dHi) = result[63:32]; R(dLo) = result[31:0]; end;

Operational information

This instruction is a data-independent-time instruction as described in About the DIT bit.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.