This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

VQRSHL -- AArch32

VQRSHL

Vector Saturating Rounding Shift Left takes each element in a vector, shifts them by a value from the least significant byte of the corresponding element of a second vector, and places the results in the destination vector. If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift.

For truncated results see VQSHL (register).

The first operand and result elements are the same data type, and can be any one of:

The second operand is a signed integer of the same size.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode details of saturation.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
1111001U0DsizeVnVd0101NQM1Vm
opco1

Encoding for the 64-bit SIMD vector variant

Applies when (Q == 0)

VQRSHL{<c>}{<q>}.<dt> {<Dd>, }<Dm>, <Dn>

Encoding for the 128-bit SIMD vector variant

Applies when (Q == 1)

VQRSHL{<c>}{<q>}.<dt> {<Qd>, }<Qm>, <Qn>

Decode for all variants of this encoding

if Q == '1' && (Vd[0] == '1' || Vm[0] == '1' || Vn[0] == '1') then Undefined(); end; let unsigned : boolean = (U == '1'); let esize : integer{} = 8 << UInt(size); let elements : integer = 64 DIV esize; let d : integer = UInt(D::Vd); let m : integer = UInt(M::Vm); let n : integer = UInt(N::Vn); let regs : integer = if Q == '0' then 1 else 2;

T1

15141312111098765432101514131211109876543210
111U11110DsizeVnVd0101NQM1Vm
opco1

Encoding for the 64-bit SIMD vector variant

Applies when (Q == 0)

VQRSHL{<c>}{<q>}.<dt> {<Dd>, }<Dm>, <Dn>

Encoding for the 128-bit SIMD vector variant

Applies when (Q == 1)

VQRSHL{<c>}{<q>}.<dt> {<Qd>, }<Qm>, <Qn>

Decode for all variants of this encoding

if Q == '1' && (Vd[0] == '1' || Vm[0] == '1' || Vn[0] == '1') then Undefined(); end; let unsigned : boolean = (U == '1'); let esize : integer{} = 8 << UInt(size); let elements : integer = 64 DIV esize; let d : integer = UInt(D::Vd); let m : integer = UInt(M::Vm); let n : integer = UInt(N::Vn); let regs : integer = if Q == '0' then 1 else 2;

Assembler Symbols

<c>

For the "A1 128-bit SIMD vector" and "A1 64-bit SIMD vector" variants: see Standard assembler syntax fields. This encoding must be unconditional.

For the "T1 128-bit SIMD vector" and "T1 64-bit SIMD vector" variants: see Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<dt>

Is the data type for the elements of the vectors, encoded in (U :: size):

U size <dt>
0 00 S8
0 01 S16
0 10 S32
0 11 S64
1 00 U8
1 01 U16
1 10 U32
1 11 U64
<Dd>

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

<Dn>

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Qd>

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Qm>

Is the 128-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field as <Qm>*2.

<Qn>

Is the 128-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field as <Qn>*2.

Operation

if ConditionPassed() then EncodingSpecificOperations(); CheckAdvSIMDEnabled(); var result : bits(esize); var sat : boolean; for r = 0 to regs-1 do for e = 0 to elements-1 do let opelt : bits(esize) = D(m+r)[e*:esize]; var element : integer = if unsigned then UInt(opelt) else SInt(opelt); var shift : integer = SInt(D(n+r)[e*:esize][7:0]); if shift >= 0 then // left shift element = element << shift; else // rounding right shift shift = -shift; element = (element + (1 << (shift - 1))) >> shift; end; (result, sat) = SatQ{esize}(element, unsigned); D(d+r)[e*:esize] = result; if sat then FPSCR().QC = '1'; end; end; end; end;


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.