This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

VQRSHRN, VQRSHRUN

Vector Saturating Rounding Shift Right, Narrow takes each element in a quadword vector of integers, right shifts them by an immediate value, and places the rounded results in a doubleword vector.

For truncated results, see VQSHRN and VQSHRUN.

The operand elements must all be the same size, and can be any one of:

• 16-bit, 32-bit, or 64-bit signed integers.
• 16-bit, 32-bit, or 64-bit unsigned integers.

The result elements are half the width of the operand elements. If the operand elements are signed, the results can be either signed or unsigned. If the operand elements are unsigned, the result elements must also be unsigned.

If any of the results overflow, they are saturated. The cumulative saturation bit, FPSCR.QC, is set if saturation occurs. For details see Pseudocode details of saturation.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

Decode for all variants of this encoding

if imm6 == '000xxx' then See("Related encodings"); end; if U == '0' && op == '0' then See("VRSHRN"); end; if Vm[0] == '1' then Undefined(); end; let esize : integer{} = 8 << HighestSetBitNZ(imm6[5:3]); let elements : integer = 64 DIV esize; let shift_amount : integer = (esize << 1) - UInt(imm6); let src_unsigned : boolean = (U == '1' && op == '1'); let dest_unsigned : boolean = (U == '1'); let d : integer = UInt(D::Vd); let m : integer = UInt(M::Vm);

T1

Decode for all variants of this encoding

if imm6 == '000xxx' then See("Related encodings"); end; if U == '0' && op == '0' then See("VRSHRN"); end; if Vm[0] == '1' then Undefined(); end; let esize : integer{} = 8 << HighestSetBitNZ(imm6[5:3]); let elements : integer = 64 DIV esize; let shift_amount : integer = (esize << 1) - UInt(imm6); let src_unsigned : boolean = (U == '1' && op == '1'); let dest_unsigned : boolean = (U == '1'); let d : integer = UInt(D::Vd); let m : integer = UInt(M::Vm);

Assembler Symbols