This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

VSUBL -- AArch32

VSUBL

Vector Subtract Long subtracts the elements of one doubleword vector from the corresponding elements of another doubleword vector, and places the results in a quadword vector. Before subtracting, it sign-extends or zero-extends the elements of both operands.

Depending on settings in the CPACR, NSACR, and HCPTR registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be UNDEFINED, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

It has encodings from the following instruction sets: A32 ( A1 ) and T32 ( T1 ) .

A1

313029282726252423222120191817161514131211109876543210
1111001U1D!= 11VnVd0010N0M0Vm
sizeop

Encoding

VSUBL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then See("Related encodings"); end; if Vd[0] == '1' || (op == '1' && Vn[0] == '1') then Undefined(); end; let unsigned : boolean = (U == '1'); let is_vsubw : boolean = (op == '1'); let esize : integer{} = 8 << UInt(size); let d : integer = UInt(D::Vd); let n : integer = UInt(N::Vn); let m : integer = UInt(M::Vm); let elements : integer = 64 DIV esize;

T1

15141312111098765432101514131211109876543210
111U11111D!= 11VnVd0010N0M0Vm
sizeop

Encoding

VSUBL{<c>}{<q>}.<dt> <Qd>, <Dn>, <Dm>

Decode for this encoding

if size == '11' then See("Related encodings"); end; if Vd[0] == '1' || (op == '1' && Vn[0] == '1') then Undefined(); end; let unsigned : boolean = (U == '1'); let is_vsubw : boolean = (op == '1'); let esize : integer{} = 8 << UInt(size); let d : integer = UInt(D::Vd); let n : integer = UInt(N::Vn); let m : integer = UInt(M::Vm); let elements : integer = 64 DIV esize;

Related encodings: See Advanced SIMD data-processing for the T32 instruction set, or Advanced SIMD data-processing for the A32 instruction set.

Assembler Symbols

<c>

For the "A1" variant: see Standard assembler syntax fields. This encoding must be unconditional.

For the "T1" variant: see Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<dt>

Is the data type for the elements of the second operand vector, encoded in (U :: size):

U size <dt>
0 00 S8
0 01 S16
0 10 S32
1 00 U8
1 01 U16
1 10 U32
<Qd>

Is the 128-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field as <Qd>*2.

<Dn>

Is the 64-bit name of the first SIMD&FP source register, encoded in the "N:Vn" field.

<Dm>

Is the 64-bit name of the second SIMD&FP source register, encoded in the "M:Vm" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); CheckAdvSIMDEnabled(); for e = 0 to elements-1 do var element1 : integer; if is_vsubw then let op1elt : bits(2*esize) = Qin(n>>1)[e*:(2*esize)]; element1 = if unsigned then UInt(op1elt) else SInt(op1elt); else let op1elt : bits(esize) = Din(n)[e*:esize]; element1 = if unsigned then UInt(op1elt) else SInt(op1elt); end; let op2elt : bits(esize) = Din(m)[e*:esize]; let element2 : integer = if unsigned then UInt(op2elt) else SInt(op2elt); let result : integer = element1 - element2; Q(d>>1)[e*:(2*esize)] = result[2*esize-1:0]; end; end;

Operational information

This instruction is a data-independent-time instruction as described in About the DIT bit.


2026-03_rel 2026-03-26 20:48:11

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.