UAO

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

UAO, User Access Override

Purpose

Configuration

This register is present only when FEAT_UAO is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to UAO are UNDEFINED.

Attributes

Field descriptions

Bits [63:24]

UAO, bit [23]

User Access Override.

UAO	Meaning
0b0	Explicit Memory Effects generated by unprivileged memory access instructions and described as unprivileged are unprivileged.
0b1	Explicit Memory Effects generated by unprivileged memory access instructions and described as unprivileged are privileged.

The Effective value of PSTATE.UAO is 0 when execution is at EL0.

The Effective value of PSTATE.UAO is 1 when any of the following is true:

Execution is at EL1, and HCR_EL2.{NV, NV1} is {1, 1}.
Execution is at EL2, and the Effective value of HCR_EL2.{E2H, TGE} is not {1, 1}.
Execution is at EL3.

Bits [22:0]

Accessing UAO

For more information about the operation of the MSR (immediate) accessor, see 'MSR (immediate)'.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, UAO

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0010	0b100

if !(IsFeatureImplemented(FEAT_UAO) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then X{64}(t) = Zeros{40} :: PSTATE.UAO :: Zeros{23}; elsif PSTATE.EL == EL2 then X{64}(t) = Zeros{40} :: PSTATE.UAO :: Zeros{23}; elsif PSTATE.EL == EL3 then X{64}(t) = Zeros{40} :: PSTATE.UAO :: Zeros{23}; end;

MSR UAO, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0100	0b0010	0b100

if !(IsFeatureImplemented(FEAT_UAO) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then PSTATE.UAO = X{64}(t)[23]; elsif PSTATE.EL == EL2 then PSTATE.UAO = X{64}(t)[23]; elsif PSTATE.EL == EL3 then PSTATE.UAO = X{64}(t)[23]; end;

MSR UAO, #<imm>

op0	op1	CRn	op2
0b00	0b000	0b0100	0b011

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0
RES0								UAO	RES0