VDISR_EL3

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

VDISR_EL3, Virtual Deferred Interrupt Status Register (EL3)

Purpose

Records that a delegated SError exception has been consumed by an ESB instruction executed at EL2 or EL1 when the Effective value of SCR_EL3.DSE is 1.

An indirect write to VDISR_EL3 made by an ESB instruction does not require an explicit synchronization operation for the value written to be observed by a direct read of DISR_EL1 occurring in program order after the ESB instruction.

Configuration

This register is present only when FEAT_E3DSE is implemented. Otherwise, direct accesses to VDISR_EL3 are UNDEFINED.

Attributes

Field descriptions

Bits [63:32]

A, bit [31]

Bits [30:25]

IDS, bit [24]

ISS, bits [23:0]

Accessing VDISR_EL3

An indirect write to VDISR_EL3 made by an ESB instruction does not require an explicit synchronization operation for the value that is written to be observed by a direct read of DISR_EL1 occurring in program order after the ESB instruction.

Note

The accessibility pseudocode for DISR_EL1 has not been updated to show the effect of VDISR_EL3.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, VDISR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0001	0b001

if !IsFeatureImplemented(FEAT_E3DSE) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then Undefined(); elsif PSTATE.EL == EL2 then Undefined(); elsif PSTATE.EL == EL3 then X{64}(t) = VDISR_EL3(); end;

MSR VDISR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0001	0b001

MRS <Xt>, DISR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0001	0b001

if !IsFeatureImplemented(FEAT_RAS) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && (HCR_EL2().AMO == '1' || (IsFeatureImplemented(FEAT_DoubleFault2) && IsHCRXEL2Enabled() && HCRX_EL2().TMEA == '1')) then X{64}(t) = VDISR_EL2(); elsif HaveEL(EL3) && IsFeatureImplemented(FEAT_E3DSE) && SCR_EL3().EnDSE == '1' then X{64}(t) = VDISR_EL3(); elsif HaveEL(EL3) && !Halted() && SCR_EL3().EA == '1' then X{64}(t) = Zeros{64}; else X{64}(t) = DISR_EL1(); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && IsFeatureImplemented(FEAT_E3DSE) && SCR_EL3().EnDSE == '1' then X{64}(t) = VDISR_EL3(); elsif HaveEL(EL3) && !Halted() && SCR_EL3().EA == '1' then X{64}(t) = Zeros{64}; else X{64}(t) = DISR_EL1(); end; elsif PSTATE.EL == EL3 then X{64}(t) = DISR_EL1(); end;

MSR DISR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0001	0b001

if !IsFeatureImplemented(FEAT_RAS) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && (HCR_EL2().AMO == '1' || (IsFeatureImplemented(FEAT_DoubleFault2) && IsHCRXEL2Enabled() && HCRX_EL2().TMEA == '1')) then VDISR_EL2() = X{64}(t); elsif HaveEL(EL3) && IsFeatureImplemented(FEAT_E3DSE) && SCR_EL3().EnDSE == '1' then VDISR_EL3() = X{64}(t); elsif HaveEL(EL3) && !Halted() && SCR_EL3().EA == '1' then return; else DISR_EL1() = X{64}(t); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && IsFeatureImplemented(FEAT_E3DSE) && SCR_EL3().EnDSE == '1' then VDISR_EL3() = X{64}(t); elsif HaveEL(EL3) && !Halted() && SCR_EL3().EA == '1' then return; else DISR_EL1() = X{64}(t); end; elsif PSTATE.EL == EL3 then DISR_EL1() = X{64}(t); end;

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0
A	RES0						IDS	ISS