This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

EDDFR2

EDDFR2, External Debug Feature Register 2

The EDDFR2 characteristics are:

Purpose

Provides top-level information about the debug system in AArch64.

Configuration

There are no configuration notes.

Attributes

EDDFR2 is a 64-bit register.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
RES0
RES0TRBE_EXCSPE_nVMSPE_EXCRES0BWESTEP

Bits [63:28]

Reserved, RES0.

TRBE_EXC, bits [27:24]

This field either has the same value as ID_AA64DFR2_EL1.TRBE_EXC or reads as zero.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

SPE_nVM, bits [23:20]

This field either has the same value as ID_AA64DFR2_EL1.SPE_nVM or reads as zero.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

SPE_EXC, bits [19:16]

This field either has the same value as ID_AA64DFR2_EL1.SPE_EXC or reads as zero.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

Bits [15:8]

Reserved, RES0.

BWE, bits [7:4]

Breakpoints and watchpoint enhancements.

The value of this field is an IMPLEMENTATION DEFINED choice of:

BWEMeaning
0b0000

This field does not indicate whether DBGBCR<n>_EL1.MASK and address mismatch breakpoints are implemented.

0b0001

DBGBCR<n>_EL1.MASK and address mismatch breakpoints are implemented.

0b0010

As 0b0001, and address mismatch watchpoints are implemented.

All other values are reserved.

FEAT_BWE implements the functionality identified by the value 0b0001.

FEAT_BWE2 implements the functionality identified by the value 0b0010.

When this field is 0b0000, ID_AA64DFR1_EL1.ABLE might indicate the presence of support for DBGBCR<n>_EL1.MASK and address mismatch breakpoints.

From Armv9.5, the value 0b0001 is not permitted.

In an implementation that supports AArch64, this field has the same value as ID_AA64DFR2_EL1.BWE.

Access to this field is RO.

STEP, bits [3:0]

This field either has the same value as ID_AA64DFR2_EL1.STEP or reads as zero.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

Accessing EDDFR2

EDDFR2 can be accessed through the external debug interface:

ComponentOffsetInstance
Debug0xD50EDDFR2

Accessible as follows:


2026-03-12 12:23:09, 2025-09_rel_asl1

Copyright © 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.