MPAMF_SIDR

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

MPAMF_SIDR, MPAM Features Secure Identification Register

Purpose

The MPAMF_SIDR is a 32-bit read-only register that indicates the maximum Secure PARTID and Secure PMG on this MSC.

Configuration

This register is present only when FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p0 is implemented. Otherwise, direct accesses to MPAMF_SIDR are RES0.

Attributes

Field descriptions

Bits [31:24]

Reserved, RES0.

S_PMG_MAX, bits [23:16]

Maximum value of Secure PMG supported by this component.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

S_PARTID_MAX, bits [15:0]

Maximum value of Secure PARTID supported by this component.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

Accessing MPAMF_SIDR

MPAMF_SIDR must only be readable from the Secure MPAM feature page. If the system or the MSC does not support the Secure address map, this register must not be accessible.

MPAMF_SIDR can be accessed through the memory-mapped interfaces:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0								S_PMG_MAX								S_PARTID_MAX