SCR Secure Configuration Register when FEAT_AA32EL3 is implemented When EL3 is implemented and can use AArch32, defines the configuration of the current Security state. It specifies: The Security state, either Secure or Non-secure. What mode the PE branches to if an IRQ, FIQ, or External abort occurs. Whether the PSTATE.F or PSTATE.A bits can be modified when SCR.NS==1. Secure SCR is a 32-bit register. 31 16 31:16 Reserved, RES0. TERR 15 15 0 Trap Error record accesses. Generate a Monitor Trap exception on MRC, MCR, MRRC, or MCRR accesses to the following registers from modes other than Monitor mode, reported using EC syndrome values 0x03 and 0x04: ERRIDR, ERRSELR, ERXADDR, ERXADDR2, ERXCTLR, ERXCTLR2, ERXFR, ERXFR2, ERXMISC0, ERXMISC1, ERXMISC2, ERXMISC3, and ERXSTATUS. When FEAT_RASv1p1 is implemented, ERXMISC4, ERXMISC5, ERXMISC6, ERXMISC7. 0b0 This control does not cause any instructions to be trapped. 0b1 Accesses to the specified registers from modes other than Monitor mode generate a Monitor Trap exception. '0' When FEAT_RAS is implemented 15 15 15 Reserved, RES0. Otherwise 14 14 14 Reserved, RES0. TWE 13 13 13 Traps WFE instructions to Monitor mode. The attempted execution of a conditional WFE instruction is only trapped if the instruction passes its condition code check. Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken. 0b0 This control does not cause any instructions to be trapped. 0b1 Any attempt to execute a WFE instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state and the attempted execution does not generate an exception that is taken to EL1 or EL2 by SCTLR.nTWE or HCR.TWE. Any exception that is taken to EL1 or to EL2 has priority over this trap. '0' TWI 12 12 12 Traps WFI instructions to Monitor mode. The attempted execution of a conditional WFI instruction is only trapped if the instruction passes its condition code check. Since a WFE or WFI can complete at any time, even without a Wakeup event, the traps on WFE of WFI are not guaranteed to be taken, even if the WFE or WFI is executed when there is no Wakeup event. The only guarantee is that if the instruction does not complete in finite time in the absence of a Wakeup event, the trap will be taken. 0b0 This control does not cause any instructions to be trapped. 0b1 Any attempt to execute a WFI instruction in any mode other than Monitor mode is trapped to Monitor mode, if the instruction would otherwise have caused the PE to enter a low-power state and the attempted execution does not generate an exception that is taken to EL1 or EL2 by SCTLR.nTWI or HCR.TWI. Any exception that is taken to EL1 or to EL2 has priority over this trap. '0' 11 10 11:10 Reserved, RES0. SIF 9 9 9 Secure instruction fetch. When the PE is in Secure state, this bit disables instruction execution from Non-secure memory. This bit is permitted to be cached in a TLB. 0b0 Secure state instruction execution from Non-secure memory is permitted. 0b1 Secure state instruction execution from Non-secure memory is not permitted. '0' HCE 8 8 8 Hypervisor Call instruction enable. If EL2 is implemented, enables execution of HVC instructions at Non-secure EL1 and EL2. HVC instructions are always UNDEFINED at EL0 and in Secure state. If EL2 is not implemented, this bit is RES0 and HVC is UNDEFINED. 0b0 HVC instructions are: UNDEFINED at Non-secure EL1. The Undefined Instruction exception is taken from PL1 to PL1. UNPREDICTABLE at EL2. Behavior is one of the following: The instruction is UNDEFINED. The instruction executes as a NOP. 0b1 HVC instructions are enabled at Non-secure EL1 and EL2. '0' SCD 7 7 7 Secure Monitor Call disable. Disables SMC instructions. SMC instructions are always UNDEFINED at PL0. 0b0 SMC instructions are enabled. 0b1 In Non-secure state, SMC instructions are UNDEFINED. The Undefined Instruction exception is taken from the current Exception level to the current Exception level. In Secure state, behavior is one of the following: The instruction is UNDEFINED. The instruction executes as a NOP. '0' nET 6 6 6 Not Early Termination. This bit disables early termination. This IMPLEMENTATION DEFINED mechanism can disable data dependent timing optimizations from multiplies and data operations. It can provide system support against information leakage that might be exploited by timing correlation types of attack. On implementations that do not support early termination or do not support disabling early termination, this bit is RES0. 0b0 Early termination permitted. Execution time of data operations can depend on the data values. 0b1 Disable early termination. The number of cycles required for data operations is forced to be independent of the data values. '0' AW 5 5 5 When the value of SCR.EA is 1 and the value of HCR.AMO is 0, this bit controls whether PSTATE.A masks an External abort taken from Non-secure state. When SCR.EA is 0 or HCR.AMO is 1, this bit has no effect. 0b0 External aborts taken from Non-secure state are not masked by PSTATE.A, and are taken to EL3. External aborts taken from Secure state are masked by PSTATE.A. 0b1 External aborts taken from either Security state are masked by PSTATE.A. When PSTATE.A is 0, the abort is taken to EL3. '0' FW 4 4 4 When the value of SCR.FIQ is 1 and the value of HCR.FMO is 0, this bit controls whether PSTATE.F masks an FIQ interrupt taken from Non-secure state. When SCR.FIQ is 0 or HCR.FMO is 1, this bit has no effect. 0b0 An FIQ taken from Non-secure state is not masked by PSTATE.F, and is taken to EL3. An FIQ taken from Secure state is masked by PSTATE.F. 0b1 An FIQ taken from either Security state is masked by PSTATE.F. When PSTATE.F is 0, the FIQ is taken to EL3. '0' EA 3 3 3 External Abort handler. This bit controls which mode takes External aborts and SError exceptions. 0b0 External aborts taken to Abort mode. 0b1 External aborts taken to Monitor mode. '0' FIQ 2 2 2 FIQ handler. This bit controls which mode takes FIQ exceptions. 0b0 FIQs taken to FIQ mode. 0b1 FIQs taken to Monitor mode. '0' IRQ 1 1 1 IRQ handler. This bit controls which mode takes IRQ exceptions. 0b0 IRQs taken to IRQ mode. 0b1 IRQs taken to Monitor mode. '0' NS 0 0 0 Non-secure bit. Except when the PE is in Monitor mode, this bit determines the Security state of the PE: If the HCR.TGE bit is set, an attempt to change from a Secure PL1 mode to a Non-secure EL1 mode by changing the SCR.NS bit from 0 to 1 results in the SCR.NS bit remaining as 0. 0b0 PE is in Secure state. 0b1 PE is in Non-secure state. '0' MRC{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>} if !IsFeatureImplemented(FEAT_AA32EL3) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T1 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T1 == '1' then AArch32_TakeHypTrapException(0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && IsCurrentSecurityState(SS_Secure) then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif IsFeatureImplemented(FEAT_AA64EL3) && !ELUsingAArch32(EL3) && IsCurrentSecurityState(SS_Secure) then AArch64_AArch32SystemAccessTrap(EL3, 0x03); else Undefined(); end; elsif PSTATE.EL == EL2 then Undefined(); elsif PSTATE.EL == EL3 then R(t) = SCR(); end; MCR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>} if !IsFeatureImplemented(FEAT_AA32EL3) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T1 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T1 == '1' then AArch32_TakeHypTrapException(0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && IsCurrentSecurityState(SS_Secure) then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif IsFeatureImplemented(FEAT_AA64EL3) && !ELUsingAArch32(EL3) && IsCurrentSecurityState(SS_Secure) then AArch64_AArch32SystemAccessTrap(EL3, 0x03); else Undefined(); end; elsif PSTATE.EL == EL2 then Undefined(); elsif PSTATE.EL == EL3 then SCR() = R(t); end; 2026-03-26 20:27:25 2026-03_rel