TLBIMVALHIS TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable when FEAT_AA32EL2 is implemented If EL2 is implemented, invalidate all cached copies of translation table entries from TLBs that are from the final level of the translation table walk that would be required for the Non-secure EL2 translation regime and used to translate the specified address. The invalidation applies to all PEs in the same Inner Shareable shareability domain as the PE that executes this System instruction. TLB Virt This System instruction is not implemented in architecture versions before Armv8. TLBIMVALHIS is a 32-bit System instruction. VA 31 12 31:12 Virtual address to match. Any TLB entries that match the ASID value and VA value will be affected by this System instruction. 11 0 11:0 Reserved, RES0. If this instruction is executed in a Secure privileged mode other than Monitor mode, then the behavior is CONSTRAINED UNPREDICTABLE, and one of the following behaviors must occur: The instruction is UNDEFINED. The instruction is treated as a NOP. The instruction executes as if it had been executed in Monitor mode. MCR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>} if !IsFeatureImplemented(FEAT_AA32EL2) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T8 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T8 == '1' then AArch32_TakeHypTrapException(0x03); else Undefined(); end; elsif PSTATE.EL == EL2 then AArch32_TLBI_VA(SecurityStateAtEL(EL2), Regime_EL2, VMID_NONE, Broadcast_ISH, TLBILevel_Last, TLBI_AllAttr, R(t)); elsif PSTATE.EL == EL3 then if !HaveEL(EL2) then Undefined(); else AArch32_TLBI_VA(SS_NonSecure, Regime_EL2, VMID(), Broadcast_ISH, TLBILevel_Last, TLBI_AllAttr, R(t)); end; end; 2026-03-26 20:27:25 2026-03_rel