TTBR1 Translation Table Base Register 1 when FEAT_AA32EL1 is implemented TTBR1_EL1 Architectural AArch64 63 0 63 0 63 0 63 0 Holds the base address of the translation table for the initial lookup for stage 1 of the translation of an address from the higher VA range in the PL1&0 translation regime, and other information for this translation regime. Memory TTBR1 is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits [31:0] and do not modify bits [63:32]. TTBCR.EAE determines which TTBR1 format is used: TTBCR.EAE is 0: 32-bit format is used. TTBR1[63:32] are ignored. TTBCR.EAE is 1: 64-bit format is used. Used in conjunction with the TTBCR. When the 64-bit TTBR1 format is used, cacheability and shareability information is held in the TTBCR, not in TTBR1. This register is banked between TTBR1 and TTBR1_S and TTBR1_NS. TTBR1 is a 64-bit register. This register has the following instances: TTBR1, when EL3 is not implemented or FEAT_AA64 is implemented. TTBR1_S, when FEAT_AA32EL3 is implemented. TTBR1_NS, when FEAT_AA32EL3 is implemented. When TTBCR.EAE == '0' AArch32-TTBCR.EAE==0 63 32 63:32 Reserved, RES0. TTB1 31 7 31:7 Translation table base address, bits[31:14]. Register bits [13:7] are RES0, with the additional requirement that if these bits are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following: Register bits [13:7] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero. The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero. AU IRGN 6 6 6, 0 Inner region bits. IRGN[1:0] indicate the Inner Cacheability attributes for the memory associated with the translation table walks. The possible values of IRGN[1:0] are: The encoding of the IRGN bits is counter-intuitive, with register bit[6] being IRGN[0] and register bit[0] being IRGN[1]. This encoding is chosen to give a consistent encoding of memory region types and to ensure that software written for Armv7 without the Multiprocessing Extensions can run unmodified on an implementation that includes the functionality introduced by the ARMv7 Multiprocessing Extensions.The IRGN field is split as follows: IRGN[1] is TTBR1[6]. IRGN[0] is TTBR1[0]. 6 6 0 0 IRGN 0b00 Normal memory, Inner Non-cacheable. 0b01 Normal memory, Inner Write-Back Write-Allocate Cacheable. 0b10 Normal memory, Inner Write-Through Cacheable. 0b11 Normal memory, Inner Write-Back no Write-Allocate Cacheable. AU NOS 5 5 5 Not Outer Shareable. When the value of TTBR1.S is 1, indicates whether the memory associated with a translation table walk is Inner Shareable or Outer Shareable: This bit is ignored when the value of TTBR1.S is 0. 0b0 Memory is Outer Shareable. 0b1 Memory is Inner Shareable. AU RGN 4 3 4:3 Region bits. Indicates the Outer cacheability attributes for the memory associated with the translation table walks: 0b00 Normal memory, Outer Non-cacheable. 0b01 Normal memory, Outer Write-Back Write-Allocate Cacheable. 0b10 Normal memory, Outer Write-Through Cacheable. 0b11 Normal memory, Outer Write-Back no Write-Allocate Cacheable. AU IMP 2 2 2 The effect of this bit is IMPLEMENTATION DEFINED. If the translation table implementation does not include any IMPLEMENTATION DEFINED features this bit is RES0. AU S 1 1 1 Shareable. Indicates whether the memory associated with the translation table walks is Shareable: 0b0 Memory is Non-shareable. 0b1 Memory is Shareable. The TTBR1.NOS field indicates whether the memory is Inner Shareable or Outer Shareable. AU IRGN[0] 0 0 6, 0 This field is bit[0] of IRGN[1:0]. See IRGN[1] for the field description. When TTBCR.EAE == '1' AArch32-TTBCR.EAE==1 63 56 63:56 Reserved, RES0. ASID 55 48 55:48 An ASID for the translation table base address. The TTBCR.A1 field selects either TTBR0.ASID or TTBR1.ASID. AU BADDR 47 1 47:1 Translation table base address, bits[47:x], Bits [x-1:1] are RES0, with the additional requirement that if bits[x-1:3] are not all zero, this is a misaligned translation table base address, with effects that are CONSTRAINED UNPREDICTABLE, and must be one of the following: Register bits [x-1:3] are treated as if all the bits are zero. The value read back from these bits is either the value written or zero. The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero. x is determined from the value of TTBCR.T1SZ as follows: If TTBCR.T1SZ is 0 or 1, x = 5 - TTBCR.T1SZ. If TTBCR.T1SZ is greater than 1, x = 14 - TTBCR.T1SZ. If bits[47:40] of the translation table base address are not zero, an Address size fault is generated. AU CnP 0 0 0 Common not Private. When TTBCR.EAE ==1, this bit indicates whether each entry that is pointed to by TTBR1 is a member of a common set that can be used by every PE in the Inner Shareable domain for which the value of TTBR1.CnP is 1. When a TLB combines entries from stage 1 translation and stage 2 translation into a single entry, that entry can only be shared between different PEs if the value of the CnP bit is 1 for both stage 1 and stage 2. If the value of the TTBR1.CnP bit is 1 on multiple PEs in the same Inner Shareable domain and those TTBR1s do not point to the same translation table entries when the other conditions specified for the case when the value of CnP is 1 apply, then the results of translations are CONSTRAINED UNPREDICTABLE, see 'CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values'. 0b0 The translation table entries pointed to by this instance of TTBR1, for the current ASID, are permitted to differ from corresponding entries for this instance of TTBR1 for other PEs in the Inner Shareable domain. This is not affected by: The value of TTBR1.CnP on those other PEs. The value of TTBCR.EAE on those other PEs. The value of the current ASID or, for the Non-secure instance of TTBR1, the value of the current VMID. 0b1 The translation table entries pointed to by this instance of TTBR1 are the same as the translation table entries for every other PE in the Inner Shareable domain for which the value of TTBR1.CnP is 1 for this instance of TTBR1 and all of the following apply: The translation table entries are pointed to by this instance of TTBR1. The value of the applicable TTBCR.EAE field is 1. The ASID is the same as the current ASID. For the Non-secure instance of TTBR1, the VMID is the same as the current VMID. AU When FEAT_TTCNP is implemented 0 0 0 Reserved, RES0. Otherwise When TTBCR.EAE == '0' When TTBCR.EAE == '1' MRC{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>} if !IsFeatureImplemented(FEAT_AA32EL1) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T2 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T2 == '1' then AArch32_TakeHypTrapException(0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HCR_EL2().TRVM == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HCR().TRVM == '1' then AArch32_TakeHypTrapException(0x03); elsif HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then R(t) = TTBR1_NS()[31:0]; else R(t) = TTBR1()[31:0]; end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then R(t) = TTBR1_NS()[31:0]; else R(t) = TTBR1()[31:0]; end; elsif PSTATE.EL == EL3 then if SCR().NS == '0' then R(t) = TTBR1_S()[31:0]; else R(t) = TTBR1_NS()[31:0]; end; end; MCR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <CRn>, <CRm>{, {#}<opc2>} if !IsFeatureImplemented(FEAT_AA32EL1) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T2 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T2 == '1' then AArch32_TakeHypTrapException(0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HCR_EL2().TVM == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HCR().TVM == '1' then AArch32_TakeHypTrapException(0x03); elsif HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then TTBR1_NS()[31:0] = R(t); else TTBR1()[31:0] = R(t); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then TTBR1_NS()[31:0] = R(t); else TTBR1()[31:0] = R(t); end; elsif PSTATE.EL == EL3 then if SCR().NS == '0' && CP15SDISABLE2 == HIGH then Undefined(); else if SCR().NS == '0' then TTBR1_S()[31:0] = R(t); else TTBR1_NS()[31:0] = R(t); end; end; end; MRRC{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <Rt2>, <CRm> if !IsFeatureImplemented(FEAT_AA32EL1) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T2 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x04); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T2 == '1' then AArch32_TakeHypTrapException(0x04); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HCR_EL2().TRVM == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x04); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HCR().TRVM == '1' then AArch32_TakeHypTrapException(0x04); elsif HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then R(t, t2) = TTBR1_NS(); else R(t, t2) = TTBR1(); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then R(t, t2) = TTBR1_NS(); else R(t, t2) = TTBR1(); end; elsif PSTATE.EL == EL3 then if SCR().NS == '0' then R(t, t2) = TTBR1_S(); else R(t, t2) = TTBR1_NS(); end; end; MCRR{<c>}{<q>} <coproc>, {#}<opc1>, <Rt>, <Rt2>, <CRm> if !IsFeatureImplemented(FEAT_AA32EL1) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HSTR_EL2().T2 == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x04); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HSTR().T2 == '1' then AArch32_TakeHypTrapException(0x04); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) && HCR_EL2().TVM == '1' then AArch64_AArch32SystemAccessTrap(EL2, 0x04); elsif EL2Enabled() && IsFeatureImplemented(FEAT_AA32EL2) && ELUsingAArch32(EL2) && HCR().TVM == '1' then AArch32_TakeHypTrapException(0x04); elsif HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then TTBR1_NS() = R(t, t2); else TTBR1() = R(t, t2); end; elsif PSTATE.EL == EL2 then if HaveEL(EL3) && IsFeatureImplemented(FEAT_AA32EL3) && ELUsingAArch32(EL3) then TTBR1_NS() = R(t, t2); else TTBR1() = R(t, t2); end; elsif PSTATE.EL == EL3 then if SCR().NS == '0' && CP15SDISABLE2 == HIGH then Undefined(); else if SCR().NS == '0' then TTBR1_S() = R(t, t2); else TTBR1_NS() = R(t, t2); end; end; end; 2026-03-26 20:27:25 2026-03_rel