TLBI IPAS2E1, TLBI IPAS2E1NXS TLB Invalidate by Intermediate Physical Address, Stage 2, EL1 when FEAT_AA64 is implemented If EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements: The entry is one of the following: A 64-bit stage 2 only translation table entry, from any level of the translation table walk. If FEAT_D128 is implemented, a 128-bit stage 2 only translation table entry, from any level of the translation table walk, if TTL[3:2] is 0b00. If FEAT_RME is implemented, one of the following applies: SCR_EL3.{NSE, NS} is {0, 0} and the entry would be required to translate the specified IPA using the Secure EL1&0 translation regime. SCR_EL3.{NSE, NS} is {0, 1} and the entry would be required to translate the specified IPA using the Non-secure EL1&0 translation regime. SCR_EL3.{NSE, NS} is {1, 1} and the entry would be required to translate the specified IPA using the Realm EL1&0 translation regime. If FEAT_RME is not implemented, one of the following applies: SCR_EL3.NS is 0 and the entry would be required to translate the specified IPA using the Secure EL1&0 translation regime. SCR_EL3.NS is 1 and the entry would be required to translate the specified IPA using the Non-secure EL1&0 translation regime. The entry would be used with the current VMID. The invalidation is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries. The invalidation applies to the PE that executes this System instruction. For more information about the architectural requirements for this System instruction, see 'Invalidating TLB entries from stage 2 translations'. If FEAT_XS is implemented, the nXS variant of this System instruction is defined. It is IMPLEMENTATION SPECIFIC whether the TLBI System instruction with the nXS qualifier invalidates TLB entries with the XS attribute set to 1. The TLBI System instruction without the nXS qualifier waits for all memory accesses using in-scope old translation information to complete before it is considered complete. The TLBI System instruction with the nXS qualifier is considered complete when the subset of these memory accesses with XS attribute set to 0 are complete. TLB Virt TLBI IPAS2E1, TLBI IPAS2E1NXS is a 64-bit System instruction. NS 63 63 0 When the instruction is executed and SCR_EL3.{NSE, NS} == {0, 0}, NS selects the IPA space. When the instruction is executed and SCR_EL3.{NSE, NS} == {1, 1}, this field is RES0, and the instruction applies only to the Realm IPA space. When the instruction is executed and SCR_EL3.{NSE, NS} == {0, 1}, this field is RES0, and the instruction applies only to the Non-secure IPA space. 0b0 IPA is in the Secure IPA space. 0b1 IPA is in the Non-secure IPA space. When FEAT_RME is implemented NS 63 63 0 Not Secure. Specifies the IPA space. When the instruction is executed in Non-secure state, this field is RES0, and the instruction applies only to the Non-secure IPA space. When FEAT_SEL2 is not implemented, or if EL2 is disabled in the current Security state, this field is RES0. 0b0 IPA is in the Secure IPA space. 0b1 IPA is in the Non-secure IPA space. When FEAT_SEL2 is implemented and FEAT_RME is not implemented 63 63 63 Reserved, RES0. Otherwise 62 48 62:48 Reserved, RES0. TTL 47 44 3:0 Translation Table Level. Indicates the level of the translation table walk that holds the leaf entry for the address being invalidated. If an incorrect value of the TTL field is specified for the entry being invalidated by the instruction, then no entries are required by the architecture to be invalidated from the TLB. 0b00xx No information supplied as to the translation table level. Hardware must assume that the entry can be from any level. In this case, TTL<1:0> is RES0. 0b01xx The entry comes from a 4KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : If FEAT_LPA2 is implemented, level 0. Otherwise, treat as if TTL<3:2> is 0b00. 0b01 : Level 1. 0b10 : Level 2. 0b11 : Level 3. 0b10xx The entry comes from a 16KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : If FEAT_LPA2 is implemented, level 1. Otherwise, treat as if TTL<3:2> is 0b00. 0b10 : Level 2. 0b11 : Level 3. 0b11xx The entry comes from a 64KB translation granule. The level of walk for the leaf level 0bxx is encoded as: 0b00 : Reserved. Treat as if TTL<3:2> is 0b00. 0b01 : Level 1. 0b10 : Level 2. 0b11 : Level 3. When FEAT_TTL is implemented 47 44 47:44 Reserved, RES0. Otherwise IPA[55:52] 43 40 3:0 Extension to IPA[47:12]. For more information, see IPA[47:12]. When FEAT_D128 is implemented 43 40 43:40 Reserved, RES0. Otherwise IPA[51:48] 39 36 3:0 Extension to IPA[47:12]. For more information, see IPA[47:12]. When FEAT_LPA is implemented 39 36 39:36 Reserved, RES0. Otherwise IPA[47:12] 35 0 35:0 Bits[47:12] of the intermediate physical address to match. For implementations with fewer than 48 bits, the upper bits of this field are RES0. If ID_AA64MMFR0_EL1.PARange is 0b0111, bits IPA[55:48] form the upper part of the address value. If ID_AA64MMFR0_EL1.PARange is 0b0110, bits IPA[51:48] form the upper part of the address value and bits IPA[55:52] are RES0. If ID_AA64MMFR0_EL1.PARange is not 0b0110 and not 0b0111, bits IPA[55:48] are RES0. This system instruction is an alias of the SYS instruction. TLBI IPAS2E1{, <Xt>} if !IsFeatureImplemented(FEAT_AA64) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EffectiveHCR_EL2_NVx() IN {'xx1'} then AArch64_SystemAccessTrap(EL2, 0x18); else Undefined(); end; elsif PSTATE.EL == EL2 then AArch64_TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID(), Broadcast_NSH, TLBILevel_Any, TLBI_AllAttr, X{64}(t)); elsif PSTATE.EL == EL3 then if !EL2Enabled() then return; else if IsFeatureImplemented(FEAT_RME) && !ValidSecurityStateAtEL(EL1) then return; else AArch64_TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID(), Broadcast_NSH, TLBILevel_Any, TLBI_AllAttr, X{64}(t)); end; end; end; TLBI IPAS2E1NXS{, <Xt>} When FEAT_XS is implemented if !IsFeatureImplemented(FEAT_AA64) then Undefined(); elsif !IsFeatureImplemented(FEAT_XS) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if EffectiveHCR_EL2_NVx() IN {'xx1'} then AArch64_SystemAccessTrap(EL2, 0x18); else Undefined(); end; elsif PSTATE.EL == EL2 then AArch64_TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID(), Broadcast_NSH, TLBILevel_Any, TLBI_ExcludeXS, X{64}(t)); elsif PSTATE.EL == EL3 then if !EL2Enabled() then return; else if IsFeatureImplemented(FEAT_RME) && !ValidSecurityStateAtEL(EL1) then return; else AArch64_TLBI_IPAS2(SecurityStateAtEL(EL1), Regime_EL10, VMID(), Broadcast_NSH, TLBILevel_Any, TLBI_ExcludeXS, X{64}(t)); end; end; end; 2026-03-26 20:27:25 2026-03_rel