CTIDEVAFF1 CTI Device Affinity register 1 CTIDEVAFF1 is in the Debug power domain CTI 0xFAC CTIDEVAFF1 RO Copy of the high half of the PE MPIDR_EL1 register that allows a debugger to determine which PE in a multiprocessor system the CTI component relates to. CTI If the CTI is CTIv1, this register is OPTIONAL. If the CTI is CTIv2, this register is mandatory. Arm recommends that the CTI is CTIv2. In an Armv8.5 compliant implementation, the CTI must be CTIv2. If this register is implemented, then CTIDEVAFF0 must also be implemented. If the CTI of a PE does not implement the CTI Device Affinity registers, the CTI block of the external debug memory map must be located 64KB above the debug registers in the external debug interface. CTIDEVAFF1 is a 32-bit register. 31 8 31:8 Reserved, RES0. Aff3 7 0 7:0 Affinity level 3. See the description of CTIDEVAFF0.Aff0 for more information. This field has an IMPLEMENTATION DEFINED value. RO 2026-03-26 20:27:25 2026-03_rel