GICR_IGRPMODR<n>E
Interrupt Group Modifier Registers
when GICv3.1 is implemented
1
2
GIC Redistributor
SGI_base
0x0D00 + (4 * n)
GICR_IGRPMODR<n>E
RW
When GICD_CTLR.DS==0, this register together with the GICR_IGROUPR<n>E registers, controls whether the corresponding interrupt is in:
Secure Group 0.
Non-secure Group 1.
When System register access is enabled, Secure Group 1.
GICR
When GICD_CTLR.DS==0, this register is Secure.
A copy of this register is provided for each Redistributor.
GICR_IGRPMODR<n>E is a 32-bit register.
Group_modifier_bit<x>
31
0
31:0
Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in GICR_IGROUPR<n>E to form a 2-bit field that defines an interrupt group:
Group modifier bitGroup status bitDefinitionShort name
0b00b0Secure Group 0G0S
0b00b1Non-secure Group 1G1NS
0b10b0Secure Group 1G1S
0b10b1Reserved, treated as Non-secure Group 1-
31
0
AU
For INTID m, when DIV and MOD are the integer division and modulo operations:
The corresponding GICR_IGRPMODR<n>E number, n, is given by n = (m-1024) DIV 32.
The offset of the required GICR_IGRPMODR<n>E is (0xD00 + (4*n)).
The bit number of the required group modifier bit in this register is (m-1024) MOD 32.
When affinity routing is not enabled for the Security state of an interrupt in GICR_IGRPMODR<n>E, the corresponding bit is RES0.
When GICD_CTLR.DS==0, the register is RAZ/WI to Non-secure accesses.
Bits corresponding to unimplemented interrupts are RAZ/WI.
2026-03-26 20:27:25
2026-03_rel