PMCID2SR CONTEXTIDR_EL2 Sample Register PMU when FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented PMU 0x22C When DoubleLockStatus() or !IsCorePowered() ERROR When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(addrdesc), or PMCCR().OSLO == '0') and OSLockStatus() ERROR RO PC Sample-based Profiling Extension register that contains the sampled value of CONTEXTIDR_EL2, captured on reading PMPCSR[31:0]. PMU PMCIDR2SR is in the Core power domain. PMCID2SR is a 32-bit register. CONTEXTIDR_EL2 31 0 31:0 Context ID. The value of CONTEXTIDR_EL2 that is associated with the most recent PMPCSR sample. When the most recent PMPCSR sample is generated: If the PE is not executing at EL3, EL2 is using AArch64, and EL2 is enabled in the current Security state, then this field is set to the Context ID sampled from CONTEXTIDR_EL2. Otherwise, this field is set to an UNKNOWN value. Because the value written to this field is an indirect read of CONTEXTIDR_EL2, it is CONSTRAINED UNPREDICTABLE whether this field is set to the original or new value if PMPCSR samples: An instruction that writes to CONTEXTIDR_EL2. The next Context synchronization event. Any instruction executed between these two instructions. AU If FEAT_PMUv3_EXT64 is implemented, then the same content is present in the same location, and can be accessed using PMCCIDSR[63:32]. IMPLEMENTATION DEFINED extensions to external debug might make the value of this register UNKNOWN, see 'Permitted behavior that might make the PC Sample-based profiling registers UNKNOWN'. Accessible at offset 0x22C from PMU 2026-03-26 20:27:25 2026-03_rel