<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2026 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_stub_entry="False">
      <reg_short_name>PMDEVARCH</reg_short_name>
        
        <reg_long_name>Performance Monitors Device Architecture register</reg_long_name>


        <reg_parent_link id="pmu.xml">PMU</reg_parent_link>

      
            <reg_condition otherwise="RES0">when FEAT_PMUv3_EXT is implemented</reg_condition>
      



    
    <reg_address
        external_access="False"
        mem_map_access="False"
        block_access="True"
        memory_access="True"
        table_id="PMUacccessor0"
    >
  
  <reg_frame>PMU</reg_frame>
  
    
    <reg_offset><hexnumber>0xFBC</hexnumber></reg_offset>
    <reg_access>
    
        
      <reg_access_state>
          <reg_access_level>When FEAT_DoPD is implemented and !IsCorePowered()</reg_access_level>
          <reg_access_type>ERROR</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>


          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Identifies the programmers' model architecture of the Performance Monitor component.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>PMU</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>If <xref linkend="#FEAT_DoPD">FEAT_DoPD</xref> is implemented, this register is in the Core power domain. If <xref linkend="#FEAT_DoPD">FEAT_DoPD</xref> is not implemented, this register is in the Debug power domain.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>PMDEVARCH is a 32-bit register.</para>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        






<fields id="fieldset_0" length="32">
  <text_before_fields/>
  <field id="fieldset_0-31_21" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>ARCHITECT</field_name>
    <field_msb>31</field_msb>
    <field_lsb>21</field_lsb>
    <rel_range>31:21</rel_range>
    <field_description order="before"><para>Defines the architect of the component. For Performance Monitors, this is Arm Limited.</para>
<para>Bits [31:28] are the JEP106 continuation code, <binarynumber>0b0100</binarynumber>.</para>
<para>Bits [27:21] are the JEP106 identification code, <binarynumber>0b0111011</binarynumber>.</para></field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b01000111011</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-20_20" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>PRESENT</field_name>
    <field_msb>20</field_msb>
    <field_lsb>20</field_lsb>
    <rel_range>20</rel_range>
    <field_description order="before">
      <para>DEVARCH present. Indicates that the PMDEVARCH register is present.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b1</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-19_16" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>REVISION</field_name>
    <field_msb>19</field_msb>
    <field_lsb>16</field_lsb>
    <rel_range>19:16</rel_range>
    <field_description order="before"><para>Defines the architecture revision. For architectures defined by Arm this is the minor revision.</para>
<para>For Performance Monitors, the revision defined by Armv8 is <hexnumber>0x0</hexnumber>.</para>
<para>All other values are reserved.</para></field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0000</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-15_12-1" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False" reserved_type="RES0">
    <field_name>ARCHVER</field_name>
    <field_msb>15</field_msb>
    <field_lsb>12</field_lsb>
    <rel_range>3:0</rel_range>
    <field_description order="before">
      <para>Architecture Version. Defines the architecture version of the component.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para>PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHVER is PMDEVARCH.ARCHID[15:12].</para></field_description>
    <field_values impdef="False">
      <field_value_instance>
        <field_value>0b0010</field_value>
        <field_value_description>
          <para>Performance Monitors Extension version 3, PMUv3.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
    <fields_condition>When UInt(PMU.PMDEVARCH.ARCHPART) == 0xA16 or UInt(PMU.PMDEVARCH.ARCHPART) == 0xA26</fields_condition>
  </field>
  <field id="fieldset_0-15_12-2" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" reserved_type="RES0">
    <field_name>ARCHVER</field_name>
    <field_msb>15</field_msb>
    <field_lsb>12</field_lsb>
    <rel_range>3:0</rel_range>
    <field_description order="before">
      <para>Architecture Version. Defines the architecture version of the component.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para>PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHVER is PMDEVARCH.ARCHID[15:12].</para></field_description>
    <field_values impdef="False">
      <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
          <para>PC Sample-based Profiling version 2, <xref linkend="#FEAT_PCSRv8p2">FEAT_PCSRv8p2</xref>.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <fields_condition>Otherwise</fields_condition>
  </field>
  <field id="fieldset_0-11_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>ARCHPART</field_name>
    <field_msb>11</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>11:0</rel_range>
    <field_description order="before">
      <para>Architecture Part. Defines the architecture of the component.</para>
    </field_description>
    <field_description order="after"><para><xref linkend="#FEAT_PMUv3_EXT32">FEAT_PMUv3_EXT32</xref> implements the functionality described by the values <hexnumber>0xA10</hexnumber> and <hexnumber>0xA16</hexnumber>.</para>
<para><xref linkend="#FEAT_PMUv3_EXT64">FEAT_PMUv3_EXT64</xref> implements the functionality described by the values <hexnumber>0xA20</hexnumber> and <hexnumber>0xA26</hexnumber>.</para>
<para>The values <hexnumber>0xA10</hexnumber> and <hexnumber>0xA20</hexnumber> indicate that FEAT_PCSRv8p2 is implemented but the Performance Monitors Extension is not implemented.</para>
<para>PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHPART is PMDEVARCH.ARCHID[11:0].</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0xA10</field_value>
        <field_value_description>
          <para>PC Sample-based Profiling, including the 32-bit programmers' model extension.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0xA16</field_value>
        <field_value_description>
          <para>Armv8-A PE performance monitors, including the 32-bit programmers' model extension.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0xA20</field_value>
        <field_value_description>
          <para>PC Sample-based Profiling, including the 64-bit programmers' model extension.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0xA26</field_value>
        <field_value_description>
          <para>Armv8-A PE performance monitors, including the 64-bit programmers' model extension.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <text_after_fields/>
</fields>




<reg_fieldset length="32">
  <fieldat id="fieldset_0-31_21" msb="31" lsb="21"/>
  <fieldat id="fieldset_0-20_20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-19_16" msb="19" lsb="16"/>
  <fieldat id="fieldset_0-15_12-1" msb="15" lsb="12"/>
  <fieldat id="fieldset_0-11_0" msb="11" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          






    
        
        <access_mechanism type="BlockAccessAbstract" table_id="PMUacccessor0">
        
        
        
        
        <access_header>Accessible at offset <hexnumber>0xFBC</hexnumber> from PMU</access_header>
    </access_mechanism>

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>
<timestamp>2026-03-26 20:27:25</timestamp>
<commit_id>2026-03_rel</commit_id>
</register_page>