This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

ARM Machine Readable Schema - 2.8

AARCHMRS Schema 2.8

Abstract Syntax Tree

Expressions describing conditionality or constraints of the AARCHMRS data are expressed using an Abstract Syntax Tree (AST) format. This format mainly stems from two base AST nodes:

AST.BinaryOp

To represent expressions such as A ==> B or A == B etc. we use AST.BinaryOp.

AST.UnaryOp

To represent expressions such as NOT x, -2 or !(A) we use AST.UnaryOp.

The rest of the AST models are used within these contexts.

Note

While this AST is based on ASL, it is technically not ASL. It is only intended for use in AARCHMRS data. Please see the ASL reference specification if you need an official ASL AST.

Copyright © 2025 ARM Limited or its affiliates. All rights reserved.