



Intel® Advanced Performance Extensions (Intel® APX)

Architecture Specification

August, 2026
Revision 9.0

Notices & Disclaimers

This document contains information on products in the design phase of development. The information in this document, and all product plans and roadmaps are subject to change without notice. Do not finalize a design with this information. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

Intel technologies may require enabled hardware, software or service activation. Performance varies by use, configuration, and other factors. Your costs and results may vary. No product or component can be absolutely secure.

This document and the information contained in it is provided "as is". Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. You use this document and the information contained in it at your own risk. Intel is not required to maintain, update, or support this document. Intel will not be liable to you under any legal theory for any losses or damages in connection with this document, the information contained in it, or your use of either.

Intel retains ownership of all intellectual property rights in this document and the information contained in it, and retains the right to make changes to it at any time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that a) you may publish an unmodified copy and b) code identified as Sample Code in this document is licensed subject to the Zero-Clause BSD open source license (0BSD), <https://opensource.org/licenses/0BSD>. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

If you give Intel any comments or suggestions related to this document or the information contained in it, Intel can use them in any way and disclose them to anyone, without payment or other obligations to you. You represent and warrant that you own, or have sufficient rights from the owner of, any such comments or suggestions, and the intellectual property rights in them, to grant the above permission.

© Intel Corporation. Intel and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Contents

1	CHANGES	15
2	CPUID	18
3	INTRODUCTION	20
3.1	INTEL® APX INTRODUCTION	21
3.1.1	Introduction	21
3.1.2	Intel® APX Instruction Format	21
3.1.2.1	REX2 Prefix	22
3.1.2.2	New Data Destination	25
3.1.2.3	Extended EVEX Prefix	25
3.1.2.3.1	EVEX Extension of Legacy Instructions	27
3.1.2.3.2	EVEX Extension of VEX Instructions	30
3.1.2.3.3	EVEX Extension of EVEX Instructions	31
3.1.2.4	Merge vs Zero-Upper at the Destination Register	32
3.1.3	Additional Intel® APX Instructions	33
3.1.3.1	Register Save/Restore Optimizations	33
3.1.3.1.1	PUSH2 and POP2	33
3.1.3.1.2	Balanced PUSH/POP Hint	34
3.1.3.2	Conditional Instruction Set Extensions	35
3.1.3.2.1	Conditional CMP and TEST	35
3.1.3.2.2	CMOVcc Extensions	36
3.1.3.2.3	SETcc.zu	38
3.1.3.3	64-bit Absolute Direct Jump	38
3.1.4	System Architecture	39
3.1.4.1	New Intel® APX Register State	39
3.1.4.1.1	Extended GPRs (EGPRs)	39
3.1.4.1.2	Extended GPR Access (Direct and Indirect)	40
3.1.4.2	Modified System State	41
3.1.4.2.1	CR and XCR Modifications	41
3.1.4.3	Intel® APX CPUID Enumeration and XSAVE Architecture	42
3.1.4.3.1	Intel® APX Feature and Enumeration	42
3.1.4.3.2	Intel® APX Extended State Management	42
3.1.4.3.3	Intel® APX XSAVE Buffer Definition	43
3.1.4.4	Interactions with other IA Features	45
3.1.4.4.1	VMX	45
3.1.4.4.2	Intel® TDX	49

	3.1.4.4.3	SMM	49
	3.1.4.4.4	TXT (LT and LT-SX) and SMX	59
	3.1.4.4.5	Intel® SGX	59
	3.1.4.4.6	Debug	60
	3.1.4.4.7	Introspection Features (Perfmon, PT, PEBS, LBR)	60
	3.1.5	List of EVEX-Promoted Intel® APX Instructions	62
3.2		NOTATIONAL CONVENTIONS	72
4		EXCEPTION CLASSES	73
4.1		EXCEPTION CLASS INSTRUCTION SUMMARY	74
4.2		EXCEPTION CLASS SUMMARY	88
	4.2.1	EXCEPTION CLASS AMX-E1-EVEX	88
	4.2.2	EXCEPTION CLASS AMX-E2-EVEX	89
	4.2.3	EXCEPTION CLASS AMX-E3-EVEX	90
	4.2.4	EXCEPTION CLASS APX-EVEX-BMI	91
	4.2.5	EXCEPTION CLASS APX-EVEX-CCMP	92
	4.2.6	EXCEPTION CLASS APX-EVEX-CET-WRSS	93
	4.2.7	EXCEPTION CLASS APX-EVEX-CET-WRUSS	94
	4.2.8	EXCEPTION CLASS APX-EVEX-CFCMOV	95
	4.2.9	EXCEPTION CLASS APX-EVEX-CMPCCXADD	96
	4.2.10	EXCEPTION CLASS APX-EVEX-ENQCMD	97
	4.2.11	EXCEPTION CLASS APX-EVEX-INT	98
	4.2.12	EXCEPTION CLASS APX-EVEX-INVEPT	100
	4.2.13	EXCEPTION CLASS APX-EVEX-INVPCID	101
	4.2.14	EXCEPTION CLASS APX-EVEX-INVVPID	102
	4.2.15	EXCEPTION CLASS APX-EVEX-KMOV	103
	4.2.16	EXCEPTION CLASS APX-EVEX-MOVRS	104
	4.2.17	EXCEPTION CLASS APX-EVEX-PP2	105
	4.2.18	EXCEPTION CLASS APX-EVEX-RAO-INT	106
	4.2.19	EXCEPTION CLASS APX-LEGACY-JMPABS	107
	4.2.20	EXCEPTION CLASS APX-LEGACY-PUSH-POP	108
	4.2.21	EXCEPTION CLASS MSR-IMM-EVEX	109
	4.2.22	EXCEPTION CLASS USER-MSR-EVEX	110
5		INSTRUCTION TABLE	111
6		INTEL® APX EXTENDED INSTRUCTIONS	128
6.1		AADD	129
	6.1.1	INSTRUCTION OPERAND ENCODING	129
	6.1.2	DESCRIPTION	129
	6.1.3	EXCEPTIONS	129
6.2		AAND	130
	6.2.1	INSTRUCTION OPERAND ENCODING	130
	6.2.2	DESCRIPTION	130
	6.2.3	EXCEPTIONS	130
6.3		ADC	131
	6.3.1	INSTRUCTION OPERAND ENCODING	132
	6.3.2	DESCRIPTION	132

6.3.3	EXCEPTIONS	133
6.4	ADCX	134
6.4.1	INSTRUCTION OPERAND ENCODING	134
6.4.2	DESCRIPTION	134
6.4.3	EXCEPTIONS	134
6.5	ADD	136
6.5.1	INSTRUCTION OPERAND ENCODING	137
6.5.2	DESCRIPTION	137
6.5.3	EXCEPTIONS	138
6.6	ADOX	139
6.6.1	INSTRUCTION OPERAND ENCODING	139
6.6.2	DESCRIPTION	139
6.6.3	EXCEPTIONS	139
6.7	AND	141
6.7.1	INSTRUCTION OPERAND ENCODING	142
6.7.2	DESCRIPTION	142
6.7.3	EXCEPTIONS	143
6.8	ANDN	144
6.8.1	INSTRUCTION OPERAND ENCODING	144
6.8.2	DESCRIPTION	144
6.8.3	EXCEPTIONS	144
6.9	AOR	146
6.9.1	INSTRUCTION OPERAND ENCODING	146
6.9.2	DESCRIPTION	146
6.9.3	EXCEPTIONS	146
6.10	AXOR	147
6.10.1	INSTRUCTION OPERAND ENCODING	147
6.10.2	DESCRIPTION	147
6.10.3	EXCEPTIONS	147
6.11	BEXTR	148
6.11.1	INSTRUCTION OPERAND ENCODING	148
6.11.2	DESCRIPTION	148
6.11.3	EXCEPTIONS	148
6.12	BLSI	150
6.12.1	INSTRUCTION OPERAND ENCODING	150
6.12.2	DESCRIPTION	150
6.12.3	EXCEPTIONS	150
6.13	BLSMSK	152
6.13.1	INSTRUCTION OPERAND ENCODING	152
6.13.2	DESCRIPTION	152
6.13.3	EXCEPTIONS	152
6.14	BLSR	154
6.14.1	INSTRUCTION OPERAND ENCODING	154
6.14.2	DESCRIPTION	154
6.14.3	EXCEPTIONS	154
6.15	BZHI	156
6.15.1	INSTRUCTION OPERAND ENCODING	156
6.15.2	DESCRIPTION	156

6.15.3	EXCEPTIONS	156
6.16	CMOVCC	158
6.16.1	INSTRUCTION OPERAND ENCODING	160
6.16.2	DESCRIPTION	160
6.16.3	EXCEPTIONS	160
6.17	CMPCXADD	161
6.17.1	INSTRUCTION OPERAND ENCODING	163
6.17.2	DESCRIPTION	163
6.17.3	EXCEPTIONS	163
6.18	CRC32	165
6.18.1	INSTRUCTION OPERAND ENCODING	165
6.18.2	DESCRIPTION	165
6.18.3	EXCEPTIONS	165
6.19	DEC	166
6.19.1	INSTRUCTION OPERAND ENCODING	166
6.19.2	DESCRIPTION	166
6.19.3	EXCEPTIONS	166
6.20	DIV	168
6.20.1	INSTRUCTION OPERAND ENCODING	168
6.20.2	DESCRIPTION	168
6.20.3	EXCEPTIONS	168
6.21	ENQCMD	169
6.21.1	INSTRUCTION OPERAND ENCODING	169
6.21.2	DESCRIPTION	169
6.21.3	EXCEPTIONS	169
6.22	ENQCMDs	170
6.22.1	INSTRUCTION OPERAND ENCODING	170
6.22.2	DESCRIPTION	170
6.22.3	EXCEPTIONS	170
6.23	IDIV	171
6.23.1	INSTRUCTION OPERAND ENCODING	171
6.23.2	DESCRIPTION	171
6.23.3	EXCEPTIONS	171
6.24	IMUL	172
6.24.1	INSTRUCTION OPERAND ENCODING	172
6.24.2	DESCRIPTION	173
6.24.3	EXCEPTIONS	173
6.25	INC	174
6.25.1	INSTRUCTION OPERAND ENCODING	174
6.25.2	DESCRIPTION	174
6.25.3	EXCEPTIONS	174
6.26	INVEPT	176
6.26.1	INSTRUCTION OPERAND ENCODING	176
6.26.2	DESCRIPTION	176
6.26.3	EXCEPTIONS	176
6.27	INVPCID	177
6.27.1	INSTRUCTION OPERAND ENCODING	177
6.27.2	DESCRIPTION	177

6.27.3	EXCEPTIONS	177
6.28	INVVPID	178
6.28.1	INSTRUCTION OPERAND ENCODING	178
6.28.2	DESCRIPTION	178
6.28.3	EXCEPTIONS	178
6.29	KMOVB	179
6.29.1	INSTRUCTION OPERAND ENCODING	179
6.29.2	DESCRIPTION	179
6.29.3	EXCEPTIONS	179
6.30	KMOVD	181
6.30.1	INSTRUCTION OPERAND ENCODING	181
6.30.2	DESCRIPTION	181
6.30.3	EXCEPTIONS	181
6.31	KMOVQ	183
6.31.1	INSTRUCTION OPERAND ENCODING	183
6.31.2	DESCRIPTION	183
6.31.3	EXCEPTIONS	183
6.32	KMOVW	185
6.32.1	INSTRUCTION OPERAND ENCODING	185
6.32.2	DESCRIPTION	185
6.32.3	EXCEPTIONS	185
6.33	LDTILECFG	187
6.33.1	INSTRUCTION OPERAND ENCODING	187
6.33.2	DESCRIPTION	187
6.33.3	EXCEPTIONS	187
6.34	LZCNT	188
6.34.1	INSTRUCTION OPERAND ENCODING	188
6.34.2	DESCRIPTION	188
6.34.3	EXCEPTIONS	188
6.35	MOVBE	189
6.35.1	INSTRUCTION OPERAND ENCODING	189
6.35.2	DESCRIPTION	189
6.35.3	EXCEPTIONS	189
6.36	MOVDIR64B	191
6.36.1	INSTRUCTION OPERAND ENCODING	191
6.36.2	DESCRIPTION	191
6.36.3	EXCEPTIONS	191
6.37	MOVDIRI	192
6.37.1	INSTRUCTION OPERAND ENCODING	192
6.37.2	DESCRIPTION	192
6.37.3	EXCEPTIONS	192
6.38	MOVRS	193
6.38.1	INSTRUCTION OPERAND ENCODING	193
6.38.2	DESCRIPTION	193
6.38.3	EXCEPTIONS	193
6.39	MUL	194
6.39.1	INSTRUCTION OPERAND ENCODING	194
6.39.2	DESCRIPTION	194

6.39.3	EXCEPTIONS	194
6.40	MULX	195
6.40.1	INSTRUCTION OPERAND ENCODING	195
6.40.2	DESCRIPTION	195
6.40.3	EXCEPTIONS	195
6.41	NEG	196
6.41.1	INSTRUCTION OPERAND ENCODING	196
6.41.2	DESCRIPTION	196
6.41.3	EXCEPTIONS	196
6.42	NOT	198
6.42.1	INSTRUCTION OPERAND ENCODING	198
6.42.2	DESCRIPTION	198
6.42.3	EXCEPTIONS	198
6.43	OR	200
6.43.1	INSTRUCTION OPERAND ENCODING	201
6.43.2	DESCRIPTION	201
6.43.3	EXCEPTIONS	202
6.44	PDEP	203
6.44.1	INSTRUCTION OPERAND ENCODING	203
6.44.2	DESCRIPTION	203
6.44.3	EXCEPTIONS	203
6.45	PEXT	204
6.45.1	INSTRUCTION OPERAND ENCODING	204
6.45.2	DESCRIPTION	204
6.45.3	EXCEPTIONS	204
6.46	POPCNT	205
6.46.1	INSTRUCTION OPERAND ENCODING	205
6.46.2	DESCRIPTION	205
6.46.3	EXCEPTIONS	205
6.47	RCL	206
6.47.1	INSTRUCTION OPERAND ENCODING	207
6.47.2	DESCRIPTION	207
6.47.3	EXCEPTIONS	207
6.48	RCR	209
6.48.1	INSTRUCTION OPERAND ENCODING	210
6.48.2	DESCRIPTION	210
6.48.3	EXCEPTIONS	210
6.49	RDMSR	212
6.49.1	INSTRUCTION OPERAND ENCODING	212
6.49.2	DESCRIPTION	212
6.49.2.1	VIRTUALIZATION BEHAVIOR	213
6.49.3	OPERATION	214
6.49.4	EXCEPTIONS	214
6.50	ROL	215
6.50.1	INSTRUCTION OPERAND ENCODING	216
6.50.2	DESCRIPTION	216
6.50.3	EXCEPTIONS	216
6.51	ROR	218

6.51.1	INSTRUCTION OPERAND ENCODING	219
6.51.2	DESCRIPTION	219
6.51.3	EXCEPTIONS	219
6.52	RORX	221
6.52.1	INSTRUCTION OPERAND ENCODING	221
6.52.2	DESCRIPTION	221
6.52.3	EXCEPTIONS	221
6.53	SAR	222
6.53.1	INSTRUCTION OPERAND ENCODING	223
6.53.2	DESCRIPTION	223
6.53.3	EXCEPTIONS	223
6.54	SARX	225
6.54.1	INSTRUCTION OPERAND ENCODING	225
6.54.2	DESCRIPTION	225
6.54.3	EXCEPTIONS	225
6.55	SBB	226
6.55.1	INSTRUCTION OPERAND ENCODING	227
6.55.2	DESCRIPTION	227
6.55.3	EXCEPTIONS	228
6.56	SHL	229
6.56.1	INSTRUCTION OPERAND ENCODING	231
6.56.2	DESCRIPTION	231
6.56.3	EXCEPTIONS	231
6.57	SHLD	233
6.57.1	INSTRUCTION OPERAND ENCODING	233
6.57.2	DESCRIPTION	233
6.57.3	EXCEPTIONS	234
6.58	SHLX	235
6.58.1	INSTRUCTION OPERAND ENCODING	235
6.58.2	DESCRIPTION	235
6.58.3	EXCEPTIONS	235
6.59	SHR	236
6.59.1	INSTRUCTION OPERAND ENCODING	237
6.59.2	DESCRIPTION	237
6.59.3	EXCEPTIONS	237
6.60	SHRD	239
6.60.1	INSTRUCTION OPERAND ENCODING	239
6.60.2	DESCRIPTION	239
6.60.3	EXCEPTIONS	240
6.61	SHRX	241
6.61.1	INSTRUCTION OPERAND ENCODING	241
6.61.2	DESCRIPTION	241
6.61.3	EXCEPTIONS	241
6.62	STTILECFG	242
6.62.1	INSTRUCTION OPERAND ENCODING	242
6.62.2	DESCRIPTION	242
6.62.3	EXCEPTIONS	242
6.63	SUB	243

6.63.1	INSTRUCTION OPERAND ENCODING	244
6.63.2	DESCRIPTION	244
6.63.3	EXCEPTIONS	245
6.64	TILELOADRS[T1]	246
6.64.1	INSTRUCTION OPERAND ENCODING	246
6.64.2	DESCRIPTION	246
6.64.3	EXCEPTIONS	246
6.65	TILELOADD[T1]	248
6.65.1	INSTRUCTION OPERAND ENCODING	248
6.65.2	DESCRIPTION	248
6.65.3	EXCEPTIONS	248
6.66	TILESTORED	250
6.66.1	INSTRUCTION OPERAND ENCODING	250
6.66.2	DESCRIPTION	250
6.66.3	EXCEPTIONS	250
6.67	TZCNT	251
6.67.1	INSTRUCTION OPERAND ENCODING	251
6.67.2	DESCRIPTION	251
6.67.3	EXCEPTIONS	251
6.68	URDMSR	252
6.68.1	INSTRUCTION OPERAND ENCODING	252
6.68.2	DESCRIPTION	252
6.68.2.1	VIRTUALIZATION BEHAVIOR	253
6.68.3	OPERATION	254
6.68.4	EXCEPTIONS	254
6.69	UWRMSR	255
6.69.1	INSTRUCTION OPERAND ENCODING	255
6.69.2	DESCRIPTION	255
6.69.2.1	VIRTUALIZATION BEHAVIOR	256
6.69.3	OPERATION	257
6.69.4	EXCEPTIONS	257
6.70	WRMSRNS	258
6.70.1	INSTRUCTION OPERAND ENCODING	258
6.70.2	DESCRIPTION	258
6.70.2.1	VIRTUALIZATION BEHAVIOR	259
6.70.3	OPERATION	260
6.70.4	EXCEPTIONS	260
6.71	WRSSD	261
6.71.1	INSTRUCTION OPERAND ENCODING	261
6.71.2	DESCRIPTION	261
6.71.3	EXCEPTIONS	261
6.72	WRSSQ	262
6.72.1	INSTRUCTION OPERAND ENCODING	262
6.72.2	DESCRIPTION	262
6.72.3	EXCEPTIONS	262
6.73	WRUSSD	263
6.73.1	INSTRUCTION OPERAND ENCODING	263
6.73.2	DESCRIPTION	263

6.73.3	EXCEPTIONS	263
6.74	WRUSSQ	264
6.74.1	INSTRUCTION OPERAND ENCODING	264
6.74.2	DESCRIPTION	264
6.74.3	EXCEPTIONS	264
6.75	XOR	265
6.75.1	INSTRUCTION OPERAND ENCODING	266
6.75.2	DESCRIPTION	266
6.75.3	EXCEPTIONS	267
7	INTEL® APX NEW ISA - 64-BIT DIRECT ABSOLUTE JUMP	268
7.1	JMPABS	269
7.1.1	INSTRUCTION OPERAND ENCODING	269
7.1.2	DESCRIPTION	269
7.1.3	OPERATION	269
7.1.4	EXCEPTIONS	269
8	INTEL® APX NEW ISA - NEW CONDITIONAL INSTRUCTIONS	271
8.1	CCMPSCC	272
8.1.1	INSTRUCTION OPERAND ENCODING	282
8.1.2	DESCRIPTION	282
8.1.3	OPERATION	284
8.1.4	EXCEPTIONS	284
8.2	CFCMOVCC	288
8.2.1	INSTRUCTION OPERAND ENCODING	295
8.2.2	DESCRIPTION	296
8.2.3	OPERATION	298
8.2.4	EXCEPTIONS	298
8.3	CTESTSCC	301
8.3.1	INSTRUCTION OPERAND ENCODING	309
8.3.2	DESCRIPTION	309
8.3.3	OPERATION	311
8.3.4	EXCEPTIONS	311
8.4	SETCC	314
8.4.1	INSTRUCTION OPERAND ENCODING	315
8.4.2	DESCRIPTION	315
8.4.3	OPERATION	315
8.4.4	EXCEPTIONS	315
9	INTEL® APX NEW ISA - PUSH/POP EXTENSIONS	317
9.1	POP2	318
9.1.1	INSTRUCTION OPERAND ENCODING	318
9.1.2	DESCRIPTION	318
9.1.3	OPERATION	319
9.1.4	EXCEPTIONS	319
9.2	POPP	320
9.2.1	INSTRUCTION OPERAND ENCODING	320
9.2.2	DESCRIPTION	320

9.2.3	OPERATION	320
9.2.4	EXCEPTIONS	321
9.3	PUSH2	322
9.3.1	INSTRUCTION OPERAND ENCODING	322
9.3.2	DESCRIPTION	322
9.3.3	OPERATION	323
9.3.4	EXCEPTIONS	323
9.4	PUSHP	324
9.4.1	INSTRUCTION OPERAND ENCODING	324
9.4.2	DESCRIPTION	324
9.4.3	OPERATION	324
9.4.4	EXCEPTIONS	325

List of Figures

3.1	REX2 prefix	23
3.2	Extended EVEX prefix - Extensions for EGPRs only	26
3.3	EVEX extension of legacy instructions	27
3.4	EVEX extension of VEX instructions	30
3.5	EVEX extension of EVEX instructions	31
3.6	EVEX prefix for PUSH2 and POP2	33
3.7	EVEX prefix for conditional CMP and TEST	35
3.8	Pseudocode for CCMP	35
3.9	Pseudocode for CTEST	36
3.10	EVEX extension of CMOVcc instructions	38
3.11	Pseudocode for register dest form of SETcc.zu	38
3.12	VMCS RegID Encodings	46
3.13	Format of the VM-Exit Extended Instruction-Information Field as used for: INS, OUTS (0x2406)	50
3.14	Format of the VM-Exit Extended Instruction-Information Field as used for: INVEPT, INVPCID, INVVPID (0x2406)	51
3.15	Format of the VM-Exit Extended Instruction-Information Field as used for: LIDT, LGDT, SIDT, SGDT (0x2406)	52
3.16	Format of the VM-Exit Extended Instruction-Information Field as used for: LLDT, LTR, SLDT, STR (0x2406)	53
3.17	Format of the VM-Exit Extended Instruction-Information Field as used for: RDRAND, RDSEED (0x2406)	54
3.18	Format of the VM-Exit Extended Instruction-Information Field as used for: TPAUSE, UMWAIT (0x2406)	54
3.19	Format of the VM-Exit Extended Instruction-Information Field as used for: VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, XSAVES (0x2406)	55
3.20	Format of the VM-Exit Extended Instruction-Information Field as used for: VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, XSAVES (0x2406)	56

3.21	Format of the VM-Exit Extended Instruction-Information Field as used for: VMREAD, VMWRITE (0x2406)	57
3.22	Format of the VM-Exit Extended Instruction-Information Field as used for: LOADIWKEY (0x2406)	58
3.23	Format of the VM-Exit Extended Instruction-Information Field as used for: URDMSR, UWRMSR (0x2406)	58
3.24	Format of the VM-Exit Extended Instruction-Information Field as used for: RDMSR-with-immediate, WRMSRNS-with-immediate (0x2406)	59
8.1	EVEX prefix for conditional CMP and TEST	283
8.2	EVEX extension of CMOVcc instructions	296
8.3	New CMOVcc variants according to EVEX.ND and EVEX.NF controls	297
8.4	EVEX prefix for conditional CMP and TEST	310

List of Tables

3.1	Legacy Prefix Applicability with REX2	24
3.2	NDD Extensions of Typical Integer Instruction Forms	25
3.3	32-Register Support in APX Using EVEX with Embedded REX Bits	32
3.4	Summary of the encoding and semantics of PUSH2 and POP2	34
3.5	New CMOVcc variants according to EVEX.ND and EVEX.NF controls	37
3.6	Summary of the encoding and semantics of JMPABS	39
3.7	Power-Up, Reset, INIT Behavior of EGPRs vs. Other Legacy State	40
3.8	Intel® APX XCR0 and CR4 #UD Rules	41
3.9	XSAVE EGPR Layout	44
3.10	Intel® APX Interactions with Instructions which Populate VMCS with decoded regID Info (VM-Exit Instruction Execution Info or Exit Qualification)	47
3.11	VM-Exit Extended Instruction-Information (EII) VMCS Field	48
3.12	Exit Qualification for Control Register Accesses (MOV CR, LMSW, CLTS)	60
3.13	Exit Qualification for Debug Register Accesses (MOV DR)	61
3.14	Architectural PEBS XER Group Layout (XSTATE_MASK = [LNC:0xE6, SKT:0x06])	62
3.15	Architectural PEBS XER Controls	62
4.1	Exception Class Summary for all Instructions	87
4.2	Type AMX-E1-EVEX Class Exception Conditions	88
4.3	Type AMX-E2-EVEX Class Exception Conditions	89
4.4	Type AMX-E3-EVEX Class Exception Conditions	90
4.5	Type APX-EVEX-BMI Class Exception Conditions	91
4.6	Type APX-EVEX-CCMP Class Exception Conditions	92
4.7	Type APX-EVEX-CET-WRSS Class Exception Conditions	93
4.8	Type APX-EVEX-CET-WRUSS Class Exception Conditions	94
4.9	Type APX-EVEX-CFCMOV Class Exception Conditions	95

4.10 Type APX-EVEX-CMPCCXADD Class Exception Conditions	96
4.11 Type APX-EVEX-ENQCMD Class Exception Conditions	97
4.12 Type APX-EVEX-INT Class Exception Conditions	99
4.13 Type APX-EVEX-INVEPT Class Exception Conditions	100
4.14 Type APX-EVEX-INVPID Class Exception Conditions	101
4.15 Type APX-EVEX-INVVPID Class Exception Conditions	102
4.16 Type APX-EVEX-KMOV Class Exception Conditions	103
4.17 Type APX-EVEX-MOVRD Class Exception Conditions	104
4.18 Type APX-EVEX-PP2 Class Exception Conditions	105
4.19 Type APX-EVEX-RAO-INT Class Exception Conditions	106
4.20 Type APX-LEGACY-JMPABS Class Exception Conditions	107
4.21 Type APX-LEGACY-PUSH-POP Class Exception Conditions	108
4.22 Type MSR-IMM-EVEX Class Exception Conditions	109
4.23 Type USER-MSR-EVEX Class Exception Conditions	110

Chapter 1

CHANGES

Revision Number	Description	Date
1.0	1. Initial document release	July 24, 2023
2.0	1. Updated encodings for CCMP/CTEST (all operations are encoded as ND=0, not ND=1) 2. Updated exception semantics for EVEX-promoted SSE-like instructions 3. Synchronized instruction table with per-instruction page listings	August 10, 2023
3.0	1. Updated list of instructions which populate the VM-Exit Instruction Information field 2. Updated APX extended instructions to include new generation of public ISA (USER_MSR and RAO-INT). 3. Updated CUID expansion for KEYLOCKER. 4. Updated ND and NF annotations on VEX-promoted instructions (EVEX map=4 defines NF and ND, while VEX-promoted ISA only defines NF). 5. Add dedicated per-instruction pages for PPX-hinted PUSHB and POPB.	December 14, 2023

4.0	1. Updated URDMSR/UWRMSR encodings to use the W=0 restriction. 2. Removed SHA and KeyLocker promotions from EVEX map 4. 3. Added CPUID feature flag POPCNT to the promoted POPCNT in EVEX map 4. 4. Updated exception types with explicit mention of CR4.OS-XSAVE sensitivity. 5. Updated instruction tables to include fixed/implicit operands. 6. Updated EVEX payload description for bit P[10] (now called EVEX.U) to include usage between APX and AVX10 and how it is related to EVEX.X4.	April 1, 2024
5.0	1. Added VMCS population tables for Extended Instruction-Information fields. 2. Updated RAO-INT content 3. Updated AVX10.1 k-mask text (remove VL < 512 k-mask reg restrictions).	October 10, 2024
6.0	1. Update APX ISA content to reflect latest ISE release; including new APX variants of MOVRS, T2RPNTLVW*, TILELOAD*, RDMSR/WRMSRNS-with-immediate. 2. Update APX system architecture content to reflect latest ISE release; including publication of Architectural PEBS and the XER record group. 3. Update APX VMCS EII definition for INS and LIDT/LGDT/SIDT/SGDT: • Update documentation to indicate segment is undefined for INS VM Exits. • Update documentation to include defined sub-field for OSIZE on LIDT/LGDT/SIDT/SGDT exits.	November 11, 2024

7.0	1. Highlight that ModRM.REG is ignored in the EVEX form of SETcc, similar to legacy-encoded SETcc. 2. Remove AVX10/256-specific architectural features, including EVEX.U interactions with AVX10 that have been deprecated (namely YMM embedded rounding usages). 3. Document APX-dedicated CUID leaf 0x29 and the associated APX_NCI_NDD_NF sub-feature bit that is always present on Intel® CPUs that enumerate APX_F. 4. Removed APX promotions of AMX-TRANPOSE instructions.	July 27, 2025
8.0	1. Clarify that all processors which enumerate APX_F also enumerate CMOV.	December 17, 2025
9.0	1. Update EVEX CMPccXADD's exception type (APX-EVEX-CMPCCXADD) to reflect latest SDM definition for Type 14 (un-aligned memory access can result in #AC). 2. Update APX's Processor Extended State Enumeration for XSAVE behavior. ECX bits for user-level/supervisor-level state and cache-line alignment were flipped. 3. Update reference to NF's special behavior in NCI instructions, and remove the reference that NF has special meaning for PUSH2 and POP2 instructions. PPX hints for both scalar PUSH/POP and PUSH2/POP2 are encoded via W-bits (REX2.W and EVEX.W, respectively). 4. IFORM sort ordering in instruction descriptions have changed.	July 20, 2026

Chapter 2

CPUID

This section summarizes the CPUID names and leaf mappings referenced in this document.

CPUID	Allocation
ADX	CPUID.(EAX=0x7,ECX=0x0):EBX.ADX[19]
AMX-BF16	CPUID.(EAX=0x7,ECX=0x0):EDX.AMX_BF16[22] , MIRRORED IN CPUID.(EAX=0x1e,ECX=0x1):EAX.AMX-BF16[1]
AMX-COMPLEX	CPUID.(EAX=0x7,ECX=0x1):EDX.AMX_COMPLEX[8] , MIRRORED IN CPUID.(EAX=0x1e,ECX=0x1):EAX.AMX-COMPLEX[2]
AMX-FP16	CPUID.(EAX=0x7,ECX=0x1):EAX.AMX_FP16[21] , MIRRORED IN CPUID.(EAX=0x1e,ECX=0x1):EAX.AMX-FP16[3]
AMX-INT8	CPUID.(EAX=0x7,ECX=0x0):EDX.AMX_INT8[25] , MIRRORED IN CPUID.(EAX=0x1e,ECX=0x1):EAX.AMX-INT8[0]
AMX-MOVRs	CPUID.(EAX=0x1e,ECX=0x1):EAX.AMX_MOVRs[8]
AMX-TILE	CPUID.(EAX=0x7,ECX=0x0):EDX.AMX_TILE[24]
APX_F	CPUID.(EAX=0x7,ECX=0x1):EDX.APX_F[21]
APX_NCI_NDD_NF	CPUID.(EAX=0x29,ECX=0x0):EBX.APX_NCI_NDD_NF[0]
AVX10.1	CPUID.(EAX=0x7,ECX=0x1):EDX.AVX10[19] and (CPUID.(EAX=0x24,ECX=0x0):EBX[7:0] >= 1)
AVX512BW	CPUID.(EAX=0x7,ECX=0x0):EBX.AVX512BW[30]
AVX512DQ	CPUID.(EAX=0x7,ECX=0x0):EBX.AVX512DQ[17]
AVX512F	CPUID.(EAX=0x7,ECX=0x0):EBX.AVX512F[16]
BMI1	CPUID.(EAX=0x7,ECX=0x0):EBX.BMI1[3]
BMI2	CPUID.(EAX=0x7,ECX=0x0):EBX.BMI2[8]
CET	CPUID.(EAX=0x7,ECX=0x0):ECX.CET_SS[7]
CMPCCXADD	CPUID.(EAX=0x7,ECX=0x1):EAX.CMPCCXADD[7]
ENQCMD	CPUID.(EAX=0x7,ECX=0x0):ECX.ENQCMD[29]
INVPCID	CPUID.(EAX=0x7,ECX=0x0):EBX.INVPCID[10]
LZCNT	CPUID.(EAX=0x80000001,ECX=0x0):ECX.LZCNT[5]
MOVBE	CPUID.(EAX=0x1,ECX=0x0):ECX.MOVBE[22]

MOVDIR64B	CPUID.(EAX=0x7,ECX=0x0):ECX.MOVDIR64B[28]
MOVDIRI	CPUID.(EAX=0x7,ECX=0x0):ECX.MOVDIRI[27]
MOVRS	CPUID.(EAX=0x7,ECX=0x1):EAX.MOVRS[31]
MSR_IMM	CPUID.(EAX=0x7,ECX=0x1):ECX.MSR_IMM[5]
POPCNT	CPUID.(EAX=0x1,ECX=0x0):ECX.POPCNT[23]
RAO-INT	CPUID.(EAX=0x7,ECX=0x1):EAX.RAO_INT[3]
USER_MSR	CPUID.(EAX=0x7,ECX=0x1):EDX.USER_MSR[15]
VMX	CPUID.(EAX=0x1,ECX=0x0):ECX.VMX[5]

Chapter 3

INTRODUCTION

3.1 INTEL® APX INTRODUCTION

3.1.1 Introduction

Intel® Advanced Performance Extensions (Intel® APX) expands the Intel® 64 instruction set architecture with access to more registers and adds various new features that improve general-purpose performance. The extensions are designed to provide efficient performance gains across a variety of workloads without significantly increasing silicon area or power consumption of the core.

The main features of Intel® APX include:

- 16 additional general-purpose registers (GPRs) R16–R31, also referred to as Extended GPRs (EGPRs) in this document;
- Three-operand instruction formats with a new data destination (NDD) register for many integer instructions;
- Conditional ISA improvements: New conditional load, store and compare instructions, combined with an option for the compiler to suppress the status flags writes of common instructions;
- Optimized register state save/restore operations;
- A new 64-bit absolute direct jump instruction.

This introduction has two parts. The first part is an overview of Intel® APX instructions and their encoding formats. The second part describes the overall system architecture of Intel® APX and how it co-exists with existing x86 features.

In this document we will use the following abbreviations:

- “SDM” stands for Intel® 64 and IA-32 Architectures Software Developer Manuals.
- “OSIZE” stands for operand size.
- “ASIZE” stands for address size.

3.1.2 Intel® APX Instruction Format

This chapter details the encoding format of Intel® APX instructions. Intel® APX introduces a new 2-byte REX2 prefix (Section 3.1.2.1) and extends the existing 4-byte EVEX prefix (Section 3.1.2.3) in order to support 32 general-purpose registers (GPRs), the new data destination (NDD) register, and other enhancements.

The REX2 prefix and the extended EVEX prefix are available only after Intel® APX is enabled in 64-bit mode (see Section 3.1.4.2.1).

In general, x86 instructions have three separate encoding spaces: legacy, VEX, and EVEX. Instructions in the VEX and EVEX spaces are encoded using (respectively) the VEX prefixes (0xC4 and 0xC5) and the EVEX prefix (0x62). The legacy space consists of instructions which are not in either VEX or EVEX space. Each encoding space has a number of separate maps. Currently the legacy space has four maps numbered 0, 1, 2 and 3, which correspond to 1-byte opcodes (no escape), 2-byte opcodes (escape 0x0F), and 3-byte opcodes (escapes 0x0F38 and 0x0F3A), respectively. The VEX and EVEX spaces do not use escape bytes but encode the map id in the VEX or EVEX payload. The VEX and EVEX prefixes can support up to 32 and 8 maps, respectively.

The following is an overview of how Intel® APX impacts these three encoding spaces, the details of which are given in the subsequent sections:

- Legacy space:
 - All instructions in legacy maps 0 and 1 that have explicit GPR or memory operands can use the REX2 prefix to access the upper 16 GPRs (namely, R16 to R31).
 - * There is one exception concerning XSAVE*/XRSTOR* for system architecture reasons.
 - Certain rows of opcodes in legacy maps 0 and 1 which do not have explicit GPR or memory operands are reserved under REX2 for future use.
 - * One of these opcodes is already used by Intel® APX to encode a 64-bit absolute direct jump.
 - Select instructions from all four legacy maps are *promoted* into the EVEX space to enable the new capabilities provided by Intel® APX.
 - Instructions in legacy maps 2 and 3 cannot use the REX2 prefix and hence cannot access the upper 16 GPRs directly. But some of them have promoted forms (see the last item) that can.
- VEX space:
 - Select instructions from the VEX space are promoted into the EVEX space to enable the new capabilities provided by Intel® APX.
 - Otherwise, instructions in the VEX space cannot use the new capabilities provided by Intel® APX directly.
- EVEX space:
 - All instructions in the EVEX space can access the upper 16 GPRs in their memory operands.
 - All instructions promoted from the legacy space are placed in a single map, map 4, which was previously reserved.
 - Instructions promoted from the VEX space keep their previous map numbers, but with new EVEX forms added.

3.1.2.1 REX2 Prefix

As shown in Figure 3.1, the REX2 prefix is two bytes long and consists of a byte of value 0xD5 followed by a second byte containing payload bits. The payload bits [W,R3,X3,B3] have the same meanings as the REX payload bits [W,R,X,B], except that the instructions “PUSH reg” with opcodes 0x50-0x57 and “POP reg”

REX2	Payload byte 0							
0xD5	M0	R4	X4	B4	W	R3	X3	B3

Figure 3.1: REX2 prefix

with opcodes 0x58-0x5F in legacy map 0 will use REX2.W to encode the PPX (push-pop acceleration) hint (see Section 3.1.3.1.2 for details). The payload bits [R4,X4,B4] provides the fifth and most significant bits of the R, X and B register identifiers, each of which can now address all 32 GPRs. Like the REX prefix, when OSIZE = 8b, the presence of the REX2 prefix makes GPR ids [4,5,6,7] address byte registers [SPL,BPL,SIL,DIL], instead of [AH,CH,DH,BH].

A REX2-prefixed instruction is always interpreted as an instruction in legacy map 0 or 1, with REX2.M0 encoding the map id. REX2 does not support any instruction in legacy maps 2 and 3. Intel® APX extension of legacy instructions in maps 2 and 3 (such as CRC32) is provided by the extended EVEX prefix (see Section 3.1.2.3.1).

REX2 is applicable to all instructions in maps 0 and 1 of the legacy space except the following:

- Prefixing XSAVE* and XRSTOR* instructions with REX2 triggers #UD. This is because XSAVE* and XRSTOR* are not allowed to use the upper 16 GPRs for system architecture reasons explained in Section 3.1.4.1.2.
- All opcodes listed below are reserved under REX2 and triggers #UD when prefixed with REX2:
 - Legacy map 0:
 - * All opcodes in the row 0x4*
 - * All opcodes in the row 0x7*
 - * All opcodes in the row 0xA*
 - Exception: 0xA1 prefixed by REX2 is used to encode the JMPABS instruction (Section 3.1.3.3)
 - * All opcodes in the row 0xE*
 - Legacy map 1:
 - * All opcodes in row 0x3*
 - * All opcodes in row 0x8*

None of the above opcode encodes an instruction that needs an R, X or B register id and hence has no use for the REX2 prefix.

Any opcode in legacy map 0 or 1 that already #UD without REX2 will continue to #UD if prefixed by REX2. Furthermore, since the byte following a REX2 prefix is always interpreted as the main opcode byte, any legacy prefix byte (namely, 0x66, 0x67, 0xF0, 0xF2, 0xF3, and segment overrides), a REX prefix byte (0x4*), a VEX prefix byte (0xC4 or 0xC5), an EVEX prefix byte (0x62), or another REX2 prefix byte (0xD5) following a REX2 prefix with REX2.M0 = 0 must #UD, because none of those bytes is the opcode of a valid instruction in legacy map 0 in 64-bit mode.

Note that the R, X and B register identifiers can also address non-GPR register types, such as vector registers, segment registers, control registers and debug registers. When any of them does, the

highest-order bits REX2.R4, REX2.X4 or REX2.B4 are generally ignored, except when the register being addressed is a control or debug register. Furthermore, if ModRM.Reg addresses a segment register, both REX2.R4 and REX2.R3 are ignored.¹ For example, using the REX2 prefix, the instruction “ADDPD xmm1, xmm2/m128” can use all 32 GPRs as the base and/or index registers in its memory operand, but it still cannot access XMM16 to XMM31 because REX2.R4 and REX2.B4 are ignored when the R and B register identifiers address vector registers. Similarly, when there is no index register, REX2.X4 and REX2.X3 are both ignored. Code-generators should set all ignored bits to zero.

The exception is that REX2.R4 and REX2.R3 are *not* ignored when the R register identifier addresses a control or debug register. Furthermore, if any attempt is made to access a non-existent control register (CR*) or debug register (DR*) using the REX2 prefix and one of the following instructions:

“MOV CR*, r64”, “MOV r64, CR*”, “MOV DR*, r64”, “MOV r64, DR*”.

#UD is raised.

Encoding	Usage/Meaning	Prefix before REX2
0x2E	CS (NOTTAKEN-HINT)	Legal
0x36	SS	Legal
0x3E	DS (CET-NOTRACK, and TAKEN-HINT)	Legal
0x26	ES	Legal
0x4*	REX	Illegal
0x62	EVEX	Impossible
0x64	FS	Legal
0x65	GS	Legal
0x66	OSIZE	Legal
0x67	ASIZE	Legal
0xC4	VEX3	Impossible
0xC5	VEX2	Impossible
0xD5	REX2	Impossible
0xF0	LOCK	Legal
0xF2	REPNE	Legal
0xF3	REPE	Legal

Table 3.1: Legacy Prefix Applicability with REX2

REX2 must be the last prefix. The byte following it is interpreted as the main opcode byte in the opcode map indicated by MO. The 0x0F escape byte is neither needed nor allowed. (That is, the REX2 prefix followed by 0x0F triggers #UD.) The prefixes which may precede the REX2 prefix are LOCK (0xF0), REPE

¹This applies to only the instructions “MOV r/m, sreg” (opcode 0x8C in legacy map 0) and “MOV sreg, r/m” (opcode 0x8E in legacy map 0).

(0xF3), REPNE (0xF2), OSIZE override (0x66), ASIZE override (0x67), and segment overrides, all of which keep their current meanings and restrictions. (For example, a REX2-prefixed ADD whose destination is not a memory operand must #UD if it has a LOCK prefix.) A REX prefix (0x4*) immediately preceding the REX2 prefix is not allowed and triggers #UD. It is impossible for an EVEX (0x62), VEX2 (0xC5), VEX3 (0xC4), or another REX2 to precede a REX2 prefix, because the first byte following any of these prefixes is interpreted as the main opcode byte. The prefix rules for REX2 are summarized in Table 3.1.

3.1.2.2 New Data Destination

In a typical x86 integer instruction, the destination register or memory operand is also the first source operand. Intel® APX extends many such instructions with a new form that has an extra register operand called a **new data destination** (NDD). In such forms, NDD is the new destination register receiving the result of the computation and all other operands (including the original destination operand) become read-only source operands. This feature is illustrated in Table 3.2 using a typical 1-source operation (INC) and a typical 2-source operation (SUB). The NDD form keeps the same source operand order and encoding as the existing x86 form from which it is derived, but is placed in the EVEX space with the V register identifier encoding the NDD register (see Section 3.1.2.3.1). Note that this is a different use of the V register identifier from that in Intel® AVX and Intel® AVX-512 instructions, where V is typically used to encode a non-destructive source (NDS).

The NDD form does not change how the operation of the instruction updates the status flags, except when status flags update is explicitly suppressed by EVEX.NF = 1 (see section 3.1.2.3.1).

Unlike the merge-upper behavior at a destination register of a typical x86 integer instruction when OSIZE is 8b or 16b, the NDD register is always zero-uppered (see Section 3.1.2.4).

Existing x86 form	Existing x86 semantics	NDD extension	NDD semantics
INC r/m	$r/m := r/m + 1$	INC ndd, r/m	$ndd := r/m + 1$
SUB r/m, imm	$r/m := r/m - \text{imm}$	SUB ndd, r/m, imm	$ndd(v) := r/m - \text{imm}$
SUB r/m, reg	$r/m := r/m - \text{reg}$	SUB ndd, r/m, reg	$ndd(v) := r/m - \text{reg}$
SUB reg, r/m	$\text{reg} := \text{reg} - r/m$	SUB ndd, reg, r/m	$ndd(v) := \text{reg} - r/m$

Table 3.2: NDD Extensions of Typical Integer Instruction Forms

3.1.2.3 Extended EVEX Prefix

The extended EVEX prefix is based on the current 4-byte EVEX prefix with the semantics of several payload bits re-defined. It is used to provide Intel® APX features for legacy instructions that cannot be provided by the REX2 prefix (such as the new data destination) and Intel® APX extensions of VEX and EVEX instructions. The payload bits which are shared by all uses of the extended EVEX prefix are shown in




Figure 3.2: Extended EVEX prefix - Extensions for EGPRs only

Figure 3.2. Most bits in the third payload byte (except for the V4 bit) are left unspecified in Figure 3.2 because the payload bit assignment depends on whether the EVEX prefix is used to provide Intel® APX extension to a legacy, VEX, or EVEX instruction, the details of which will be given in the subsections below.

The byte following the extended EVEX prefix is always interpreted as the main opcode byte. Escape sequences 0x0F, 0x0F38 and 0x0F3A are neither needed nor allowed. The map id of the instruction is encoded by the three bits [M2,M1,M0]. Thus the extended EVEX prefix can access up to 8 opcode maps.

The underlined bit fields (such as R3) are inverted. (They are also given a light gray background.) The two bits shown in red boldface font are repurposed reserved bits. The B4 bit, whose current fixed value is 0, provides the fifth and most significant bit of the B register identifier. The U bit, whose current fixed value is 1, is used by Intel® APX for extending the index (X) bits. When ModRM.Mod $\neq$ 3, the U bit is used by APX to provide the fifth and most significant bit X4 of the X register identifier with inverted polarity: EVEX.X4 = $\sim$ EVEX.U. (The inverted polarity ensures that the current fixed value 1 corresponds to logical 0.)

The prefix rules for the extended EVEX prefix are the same as for the current EVEX prefix. The extended EVEX prefix must be the last prefix preceding the main opcode byte. The only prefixes which may precede the extended EVEX prefix are ASIZE override (0x67) and segment overrides. The presence of any other prefix triggers #UD.

The extended EVEX prefix provides Intel® APX extension of a legacy or VEX instruction by **promoting** it into the EVEX space, meaning that one or more new instructions with the same or related instruction forms are added to the EVEX space. When a VEX instruction is promoted, neither its map id nor its opcode nor its instruction form is changed, the only purpose of the promotion being to enable the instruction to access the extended GPRs and (for some instructions) to suppress a status flags update. For a legacy instruction, the notion of promotion is more complex. In addition to enabling it to access the extended GPRs, a legacy instruction may be promoted to support an NDD (new data destination) or ZU (zero-upper) form, to suppress status flags update, or even to express a related but quite different semantics. The various reasons for legacy instruction promotion are discussed in Section 3.1.2.3.1. All promoted legacy instructions are placed in a single map, EVEX map 4, which was previously reserved. Most promoted legacy instructions keep their previous opcodes, but not always. The general rules are documented in Section 3.1.2.3.1.

When a promoted legacy or VEX instruction has a memory operand with an 8b displacement (disp8), its

scaling factor N is always 1. For existing EVEX instructions, Intel® APX does not change the existing disp8 scaling behaviors. (This notion is explained in SDM, vol.2, sec.2.7.5, “Compressed Displacement (disp8*N) Support in EVEX”.)

The EVEX-promoted operations of Intel® APX have different exception semantics compared with existing EVEX exception classes. These differences are similar in the way that VEX-encoded BMI instructions have different exception semantics compared to “regular” VEX instructions. The differences in behavior include:

- Legacy-promoted Intel® APX EVEX instructions that rely solely on GPRs will not have CR0.TS sensitivity, and will not raise #NM exceptions
- VEX-promoted Intel® APX EVEX instructions that rely solely on GPRs will not have CR0.TS sensitivity, and will not raise #NM exceptions

A complete list of EVEX-promoted Intel® APX instructions can be found in Chapter 3.1.5.




Figure 3.3: EVEX extension of legacy instructions

3.1.2.3.1 EVEX Extension of Legacy Instructions Figure 3.3 shows the payload bit assignment for the extended EVEX prefix when it is used to promote a legacy instruction into the EVEX space. As already mentioned, all those instructions are placed in EVEX map 4. Note that EVEX.X4 is defined only when $\text{ModRM.Mod} \neq 3$. When $\text{ModRM.Mod} = 3$, the U bit (see Figure 3.2) must be 1 for all instructions in EVEX map 4.

The W and pp bits have their current meanings in the EVEX prefix, except that pp = 0b01 can also be interpreted as OSIZE override for promoted integer instructions that have variable OSIZE. (But note that placing an explicit OSIZE override prefix 0x66 before the extended EVEX prefix triggers #UD.) Like the relationship between REX.W/REX2.W and the 0x66 prefix, EVEX.W = 1 takes precedence over EVEX.pp = 0b01 and makes OSIZE = 64b for instructions that have variable OSIZE.

The PUSH2/POP2 instructions make use of the EVEX.W bit to encode the PPX (push-pop acceleration) hint. This encoding choice is shared with the REX2.W-based PPX hint for scalar PUSH/POP.

The full meanings of the ND (New Data Destination) and NF (No Flags) bits are explained later in the encoding documentation. If any of the bits marked as 0 in the last payload byte is set to 1, #UD is raised,

except for the CCMP and CTEST instructions (see Section 3.1.3.2.1), which uses two of the zero bits. There are further requirements on when the ND or NF bit must be set to 0, which will be given later.

For EVEX map 4, when OSIZE = 8b, GPR register ids [4,5,6,7] address byte registers [SPL,BPL,SIL,DIL], instead of [AH,CH,DH,BH].

As in REX2, when any of the bits in EVEX.{R4,X4,B4,R3,X3,B3} is not used by a promoted legacy instruction, it is ignored, and code-generators should set these bits to their logical 0 value (i.e., 1 for inverted bit fields, 0 for regular bit fields). Note, however, that EVEX.X4 is defined only when ModRM.Mod $\neq$ 3.

When an instruction can be encoded using either REX2 or EVEX prefix, the REX2 encoding is naturally to be preferred because it is two bytes shorter.

Note that it is possible for an EVEX-encoded legacy instruction to reach the 15-byte instruction length limit: 4 bytes of EVEX prefix + 1 byte of opcode + 1 byte of ModRM + 1 byte of SIB + 4 bytes of displacement + 4 bytes of immediate = 15 bytes in total. In such a case, no additional (ASIZE or segment override) prefix can be used. Since this limit is reached only when there is a long immediate, software can first load the immediate into a register and then apply the desired prefix(es) to the shorter register-source version of the same instruction class.

Choice of Legacy Instructions to Promote The set of legacy instructions that Intel® APX promotes into the EVEX space are chosen according to the following rules:

1. The following legacy instructions are *not* promoted:
 - (a) LOCK-prefixed instructions.
 - (b) String and input/output instructions, NOPs, UDIs, PREFETCH*, PCLMULQDQ, XLAT, XSAVE* and XRSTOR*.
 - (c) x87, MMX, SSE, MPX, GFNI, AES, SHA, and Key Locker instructions.
 - Except for POPCNT and CRC32, which are promoted.
 - (d) Any instruction which does not have *explicit* GPR or memory operands.
 - Example: ADD with opcode 0x05.
2. Among the remaining legacy instructions, the following ones are promoted:
 - (a) Instructions that support NDD (new data destination):²

INC, DEC, NOT, NEG, ADD, SUB, ADC, SBB, AND, OR, XOR, SAL, SAR, SHL, SHR, RCL, RCR, ROL, ROR, SHLD, SHRD, ADCX, ADOX, CMOVcc, and IMUL with opcode 0xAF in map 1

For these instructions, EVEX.ND may be either 0 or 1. If EVEX.ND = 0, there is no NDD and EVEX.[V4,V3,V2,V1,V0] must be all zero. On the other hand, if EVEX.ND = 1, there is an NDD whose register id is encoded by EVEX.[V4,V3,V2,V1,V0]. The NDD and non-NDD versions of an instruction are related in the manner shown in Table 3.2.

²For each operand type combination, the mnemonics SAL and SHL have the same semantics. But since both are mentioned in SDM, both are listed here as well. Note also that for each operand type combination, there are two opcodes for SAL/SHL. For example, both "0xD4 /4" and "0xD4 /6" encode "SAL/SHL r/m8, 1" and have the same semantics.

- *Note:* EVEX.[V4,V3,V2,V1,V0] must be set to zero for all promoted legacy instructions which are not in the above list and are not PUSH2 or POP2 (see Section 3.1.3.1.1) or CCMP or CTEST (see Section 3.1.3.2.1).

(b) Instructions that support ZU (zero upper):

IMUL with opcodes 0x69 and 0x6B in map 0 and SETcc instructions

Although these instructions do not support NDD, the EVEX.ND bit is used to control whether its destination register has its upper bits (namely, bits [63:OSIZE]) zeroed when OSIZE is 8b or 16b. That is, if EVEX.ND = 1, the upper bits are always zeroed; otherwise, they keep the old values when OSIZE is 8b or 16b. For these instructions, EVEX.[V4,V3,V2,V1,V0] must be all zero.

- *Note:* The notion of ZU does *not* apply to a memory destination: “SETcc mem” always writes a single byte of memory regardless of the value of EVEX.ND.
- *Note:* EVEX.ND must be set to zero for all promoted legacy instructions which do not support NDD or ZU and are not PUSH2 or POP2 (see Section 3.1.3.1.1) or CCMP or CTEST (see Section 3.1.3.2.1) or CMOVcc or CFCMOVcc (see Section 3.1.3.2.2).

(c) Instructions that support NF (status flags update suppression, hence “no flags”):

INC, DEC, NEG, ADD, SUB, AND, OR, XOR, SAL, SAR, SHL, SHR, ROL, ROR, SHLD, SHRD, IMUL, IDIV, MUL, DIV, LZCNT, TZCNT, POPCNT

For these instructions, setting EVEX.NF = 1 suppresses the update of status flags while setting EVEX.NF = 0 keeps the current flags update behavior. For instructions that support both NDD and NF, the two features operate orthogonally with respect to each other.

- *Note:* EVEX.NF has special interpretations in CMOVcc and CFCMOVcc (see Section 3.1.3.2.2) and does not mean “no flags” for these instructions.
- *Note:* EVEX.NF must be set to zero in any promoted legacy instruction that is not in the above list and is not CMOVcc or CFCMOVcc (see Section 3.1.3.2.2).

(d) The following instructions are also promoted into the EVEX space:

CMP, TEST, PUSH with opcode 0xFF and POP with opcode 0x8F in map 0

But the EVEX versions of these instructions have very different semantics from their legacy versions and will be given different mnemonics. The details are explained in Chapter 3.1.3.

- *Note:* For PUSH with opcode 0xFF and POP with opcode 0x8F in map 0, only the register forms (namely, the ModRM.Mod = 3 case) of the instructions are promoted.

(e) All remaining instructions in legacy maps 2 and 3 are promoted into the EVEX space, so that their GPR and memory operands can access all 32 GPRs. None of these instructions supports ND or NF, so both bits plus EVEX.[V4,V3,V2,V1,V0] must all be set to zero.

- *Note:* The promoted versions of MOVBE will be extended to include the “MOVBE reg1, reg2” form (namely, the ModRM.Mod = 3 case) for both opcodes 0xF0 and 0xF1. This extension makes the promotion of BSWAP for NDD support unnecessary.

Opcode Assignment of Promoted Legacy Instructions When a legacy instruction is promoted to EVEX map 4, its opcode may or may not change. Here the “opcode” includes not only the main opcode byte, but also the ModRM.Reg extension (if it is used) and the mandatory prefix EVEX.pp. The detailed mapping from the old opcode to the new one is documented in Chapter 3.1.5. The general rules we followed in the opcode assignment are discussed below.

The first rule is that every instruction in the new EVEX map 4 has a ModRM byte.

The second rule is that all instructions promoted from legacy map 0 retain their current opcodes.

The third rule is that an instruction that has variable OSIZE needs to consume two EVEX.pp values (66 and NP), because we need to use EVEX.pp = 66 to encode the OSIZE override. Thus each such instruction will preclude the use of EVEX.pp = 66 to encode a different instruction. Furthermore, those instructions whose current opcode includes a mandatory F2 or F3 prefix but which have variable OSIZE (namely, {CRC32, POPCNT, LZCNT, TZCNT}) must be given new opcodes, because EVEX.pp cannot encode double prefixes 66+F2 or 66+F3.

On the other hand, if an instruction does not have variable OSIZE, then it can share the same main opcode byte with one that does by having a mandatory prefix F2 or F3. We take advantage of this by placing the SETcc instructions in the same row (row 4) as the four variants of CMOVcc and CFCMOVcc instructions described in Section 3.1.3.2.2. This makes all promoted instructions whose opcode byte contains a condition code to be placed in a single row, in which all instructions sharing the same main opcode byte also share the same condition code.




Figure 3.4: EVEX extension of VEX instructions

3.1.2.3.2 EVEX Extension of VEX Instructions Figure 3.4 shows the payload bit assignment for the extended EVEX prefix when it is used to promote a VEX instruction into the EVEX space. Note that EVEX.X4 is defined only when ModRM.Mod $\neq$ 3. When ModRM.Mod = 3, the U bit (see Figure 3.2) must be 1 for all promoted VEX instructions.

Currently only KMOV*, BMI, and several other families of VEX instructions are promoted into the EVEX space. (The precise list of promoted VEX instructions can be found in Chapter 3.1.5.) The NF bit is used to optionally suppress status flags update in the following BMI instructions:

ANDN, BEXTR, BLSI, BLSMSK, BLSR, BZHI

For all other promoted VEX instructions, NF must be set to 0. The B4 and X4 provides the fifth and most significant bits of the B and X register identifiers only when they are used to address GPRs; otherwise they are ignored. Other bit fields have the same meanings as in the VEX prefix. If any of the 0 bits in Figure 3.4 is set to 1, #UD must be raised.

Promoting a VEX instruction into the EVEX space does not change the map id, the opcode, or the operand encoding of the VEX instruction.

An important point to note is that Intel® APX does *not* promote VEX instructions operating on vector registers which do not already have EVEX counterparts, even when such an instruction has a memory operand which can use GPRs as base and index registers. This point can be illustrated by the example of the AES instructions, four of which have both VEX and EVEX forms (AESDEC, AESDECLAST, AESENC, AESENCLAST) and two of which have only VEX forms (AESIMC, AESKEYGENASSIST). Only the former instructions can use all 32 GPRs and all 32 vector registers in their EVEX forms (see Section 3.1.2.3.3). The latter instructions can use only 16 GPRs and 16 vector registers because they do not currently have EVEX forms.

When any of the bits in EVEX.{R4,X4,B4} is not used by a promoted VEX instruction, it is ignored, and code-generators should set these bits to their logical 0 value (i.e., 1 for inverted bit fields, 0 for regular bit fields). Note, however, that EVEX.X4 is defined only when ModRM.Mod $\neq$ 3.




Figure 3.5: EVEX extension of EVEX instructions

3.1.2.3.3 EVEX Extension of EVEX Instructions All existing EVEX instructions are extended by Intel® APX using the extended EVEX prefix with payload bits shown in Figure 3.5, so that they can access all 32 GPRs. Except for the B4 and U bits, all other payload bits have the same meanings as they do now in the EVEX prefix.

When ModRM.Mod $\neq$ 3, the U bit is used by APX to provide the fifth and most significant bit X4 of the X register identifier with inverted polarity: EVEX.X4 = $\sim$ EVEX.U. (The inverted polarity ensures that the current fixed value 1 corresponds to logical 0.)

Table 3.3 shows how Table 2-31, “32-Register Support in 64-bit Mode Using EVEX with Embedded REX Bits”, in SDM vol.2 sec.2.7.2, “Register Specifier Encoding and EVEX”, is to be adapted for APX. Note that the EVEX prefix already has provisions for extending the B and X register identifiers from 4 to 5 bits to address 32 vector registers, as described by the rows marked “RM (Vector)” and “VIDX” in Table 3.3. For those purposes, the current scheme will continue to be used. The B4 and X4 bits are used only for the rows marked, “RM (GPR)”, “BASE”, and “INDEX” of Table 3.3. The most significant bits R4, B4, and X4 may be used to access the upper 16 GPRs (R16 to R31) only after APX has been enabled in 64-bit mode (see Section 3.1.4.2.1). Before APX is enabled, any attempt to access the upper 16 GPRs triggers #UD.

	4	3	[2:0]	Reg. Type	Common Usages
REG	EVEX.R4	EVEX.R3	modrm.reg	GPR, Vector	Destination or Source
VVVV	EVEX.V4	EVEX.[V3,V2,V1,V0]		GPR, Vector	Destination or Source
RM (Vector)	EVEX.X3	EVEX.B3	modrm.r/m	Vector	Destination or Source
RM (GPR)	EVEX.B4	EVEX.B3	modrm.r/m	GPR	Destination or Source
BASE	EVEX.B4	EVEX.B3	modrm.r/m	GPR	Memory addressing
INDEX	EVEX.X4	EVEX.X3	sib.index	GPR	Memory addressing
VIDX	EVEX.V4	EVEX.X3	sib.index	Vector	VSIB memory addressing

Table 3.3: 32-Register Support in APX Using EVEX with Embedded REX Bits

If any of the bits R4, B4, and X4 is not used by an EVEX instruction, it is ignored, and code-generators should set these bits to their logical 0 value (i.e., 1 for inverted bit fields, 0 for regular bit fields). Note, however, that EVEX.X4 is defined only when ModRM.Mod $\neq$ 3.

3.1.2.4 Merge vs Zero-Upper at the Destination Register

The rules discussed in this section are applicable only when the destination of an instruction is a GPR. If the destination of an instruction is a memory location, the number of bytes being written to memory is always OSIZE/8 or zero.

Prior to Intel® APX, the following rules apply in 64-bit mode when an instruction's destination is a GPR and OSIZE < 64b:

1. If OSIZE is 32b, the destination GPR gets the instruction's result in bits [31:0] and all zeros in bits [63:32].
2. If OSIZE is 8b or 16b, the destination GPR gets the instruction's result in bits [OSIZE-1:0] but keep its old value in bits [63:OSIZE].

For an Intel® APX instruction, the above rules still apply when there is no NDD, namely, either when the REX2 prefix is used or when the EVEX prefix is used with EVEX.ND = 0.

For an Intel® APX instruction with an NDD (see items 2.(a) of Section 3.1.2.3.1), the destination GPR (namely, the NDD) will get the instruction's result in bits [OSIZE-1:0] and, if OSIZE < 64b, have its upper bits [63:OSIZE] zeroed. In other words, there is no merging of the old and new values at the NDD regardless of the OSIZE or whether the NDD is one of the source operands.

The ZU indication described in items 2.(b) of Section 3.1.2.3.1 does not introduce an NDD. For those instructions, EVEX.ND=0 keeps the current x86 behavior, but EVEX.ND=1 forces the zeroing of bits

[63:OSIZE] for any OSIZE < 64b.

CFCMOVcc (Conditionally Faulting CMOVcc) of the forms “CFCMOVcc reg, reg1” and “CFCMOVcc reg, mem” (see Section 3.1.3.2.2) follow the same rules as if reg were an NDD (namely, its bits [64:OSIZE] are zeroed). Additionally, if the condition code evaluate to false, reg is completely zeroed.

The NDD forms of CMOVcc and CFCMOVcc follow the general rules for NDD stated above.

3.1.3 Additional Intel® APX Instructions

3.1.3.1 Register Save/Restore Optimizations

The addition of 16 GPRs can increase the number of GPR save/restore operations around procedure calls and returns. Thus Intel® APX provides two mechanisms for reducing the cost of pushing/popping GPRs to/from the stack.




Figure 3.6: EVEX prefix for PUSH2 and POP2

3.1.3.1.1 PUSH2 and POP2 PUSH2 and POP2 are two new instructions for (respectively) pushing/popping two GPRs at a time to/from the stack. PUSH2 and POP2 interpret the EVEX payload bits as shown in Figure 3.6. (The use of the W bit is explained in the next subsection.) The opcodes of PUSH2 and POP2 are those of “PUSH r/m” and “POP r/m” from legacy map 0, but we require ModRM.Mod = 3 in order to disallow a memory operand. (A PUSH2 or POP2 with ModRM.Mod ≠ 3 triggers #UD.) In addition, we require that EVEX.ND = 1, so that the V register identifier is valid and specifies the additional register operand. Note that the EVEX.U bit (see Figure 3.2) must be 1 for PUSH2 and POP2.

The encoding and semantics of PUSH2 and POP2 are summarized in Table 3.4, where b64 and v64 are the 64b GPRs encoded by the B and V register identifiers, respectively. (The OSIZE of PUSH2 and POP2 is always 64b.) The semantics is given in terms of an equivalent sequence of simpler instructions. We require further that neither b64 nor v64 be RSP and, for POP2, b64 and v64 be two different GPRs. Any violation of these conditions triggers #UD. For PUSH2, the two register values being pushed are either both written to memory or neither one is written, but there is no guarantee that the two writes are performed together as a single atomic write.

Opcode	Instruction	Semantics
EVEX map=4 pp=0 ND=1 0xFF/6 Mod=3	PUSH2 v64, b64	PUSH v64 PUSH b64
EVEX map=4 pp=0 ND=1 0x8F/0 Mod=3	POP2 v64, b64	POP v64 POP b64

Table 3.4: Summary of the encoding and semantics of PUSH2 and POP2

The data being pushed/popped by PUSH2/POP2 must be 16B-aligned on the stack. Violating this requirement triggers #GP.

3.1.3.1.2 Balanced PUSH/POP Hint A PUSH and its corresponding POP may be marked with a 1-bit Push-Pop Acceleration (PPX) hint to indicate that the POP reads the value written by the PUSH from the stack. The processor tracks these marked instructions internally and fast-forwards register data between matching PUSH and POP instructions, without going through memory or through the training loop of the Fast Store Forwarding Predictor (FSFP).

When applying the PPX hint, the compiler needs to make sure that it always marks both the PUSH and its matching POP (i.e., the POP which reads from the same stack memory address that the PUSH writes to). This balancing rule naturally applies to PUSH/POP sequences in function prologs/epilogs, respectively. It does not apply to standalone PUSH sequences, such as function argument pushes onto the stack. Such sequences should not be marked with the PPX hint.

The PPX hint is encoded by setting REX2.W = 1 and is applicable only to PUSH with opcode 0x50+rd and POP with opcode 0x58+rd in the legacy space. It is not applicable to any other variants of PUSH and POP.

The PPX hint requires the use of the REX2 prefix, even when the functional semantics can be encoded using the REX prefix or no prefix at all. Note also that the PPX hint implies OSIZE = 64b and that it is impossible to encode PPX with OSIZE = 16b, because REX2.W takes precedence over the 0x66 prefix.

Similarly, PUSH2 can be marked with a PPX hint to indicate that it has a matching POP2, which is also marked. The PPX hint for PUSH2 and POP2 is encoded by setting EVEX.W = 1. We require that EVEX.pp = 0 in PUSH2 and POP2 and their OSIZE always be 64b.

Note that for PPX to work properly, a PPX-marked PUSH2 (respectively, POP2) should always be matched with a PPX-marked POP2 (PUSH2), not with two PPX-marked POPs (PUSHs).

The PPX hint is purely a performance hint. Instructions with this hint have the same functional semantics as those without. PPX hints set by the compiler that violate the balancing rule may turn off the PPX optimization, but they will not affect program semantics.

3.1.3.2 Conditional Instruction Set Extensions

The purpose of these instructions is to enable the compiler to more widely apply if-conversion to larger regions of code, while minimizing the risk of performance regressions if branches turn out to be well-predicted.

3.1.3.2.1 Conditional CMP and TEST CCMP and CTEST are two new sets of instructions for conditional CMP and TEST, respectively. They are encoded by promoting all opcodes of CMP and TEST, except for those forms which do not have explicit GPR or memory operands, into the EVEX space and re-interpreting the EVEX payload bits as shown in Figure 3.7. Note that the V and NF bits and two of the zero bits are repurposed. The ND bit is required to be set to 0. There are no EVEX versions of CMP and TEST with EVEX.ND = 1. Note that EVEX.X4 is defined only when ModRM.Mod $\neq$ 3. When ModRM.Mod = 3, the U bit (see Figure 3.2) must be 1 for all CCMP and CTEST instructions.




Figure 3.7: EVEX prefix for conditional CMP and TEST

```
// CCMP

IF (src_flags satisfies scc):
    dst_flags = compare(src1,src2)
ELSE:
    dst_flags = flags(evex.[of,sf,zf,cf])
```

Figure 3.8: Pseudocode for CCMP

The four SC* bits form a **source condition code** SCC = EVEX.[SC3,SC2,SC1,SC0], the encoding of which is the same as that of the existing x86 condition codes (SDM Volume 1, Appendix B, “EFLAGS Condition Codes”), with two exceptions:

- If SCC = 0b1010, then SCC evaluates to true regardless of the status flags value.
- If SCC = 0b1011, then SCC evaluates to false regardless of the status flags value.

```

// CTEST

IF (src_flags satisfies scc):
    dst_flags = test(src1,src2)
ELSE:
    dst_flags = flags(evex.[of,sf,zf,cf])

```

Figure 3.9: Pseudocode for CTEST

The two SCC values are given the mnemonics T (for “True”) and F (for “False”), respectively. Consequently, the SCC cannot test the parity flag PF.

The SCC is used as a predicate for controlling the conditional execution of the CCMP or CTEST instruction:

- If SCC evaluates to true on the status flags, then the CMP or TEST is executed and it updates the status flags normally. Note that the SCC = 0b1010 exception case (namely, CCMPT and CTESTT) can be used to encode unconditional CMP or TEST as a special case of CCMP or CTEST.
- If SCC evaluates to false on the status flags, then the CMP or TEST is not executed and instead the status flags are updated as follows:
 - OF = EVEX.OF
 - SF = EVEX.SF
 - ZF = EVEX.ZF
 - CF = EVEX.CF
 - PF = EVEX.CF
 - AF = 0

Note that the SCC = 0b1011 exception case (namely, CCMPTF and CTESTF) can be used to force any desired truth assignment to the flags [OF,SF,ZF,CF] unconditionally.

Unlike the CMOVcc extensions discussed below, SCC evaluating to false does not suppress memory faults from a memory operand.

3.1.3.2.2 CMOVcc Extensions There are four different forms of EVEX-promoted CMOVcc instructions (shown in Table 3.5) corresponding to the four possible combinations of the values of EVEX.ND and EVEX.NF (see Figure 3.10). Three of these forms have a new mnemonic, CFCMOVcc, where the “CF” prefix denotes “conditionally faulting” and means that all memory faults are suppressed when the condition code evaluates to false and the r/m operand is a memory operand. Note that EVEX.NF is used as a direction bit in the 2-operand case to reverse the source and destination operands. Also note that EVEX.X4 is defined only when ModRM.Mod $\neq$ 3. When ModRM.Mod = 3, the U bit (see Figure 3.2) must be 1 for all CMOVcc and CFCMOVcc instructions.

If the destination of any of the four forms of CMOVcc and CFCMOVcc in Table 3.5 is a register, we require that the upper bits [63:OSIZE] of the destination register be zeroed whenever OSIZE < 64b. But if the destination is a memory location, then either OSIZE bits are written or there is no write at all.

EVEX.ND	EVEX.NF	Instruction Forms	Instruction Semantics
0	0	CFCMOVcc reg, r/m	<pre> IF (src_flags satisfies cc): reg := r/m ELSE: // memory faults are suppressed reg := 0 </pre>
0	1	CFCMOVcc r/m, reg	<pre> IF (src_flags satisfies cc): r/m := reg ELIF (r/m is a register): r/m := 0 ELSE: // memory faults are suppressed skip </pre>
1	0	CMOVcc ndd, reg, r/m	<pre> // memory faults are not suppressed temp := r/m IF (src_flags satisfies cc): ndd := temp ELSE: ndd := reg </pre>
1	1	CFCMOVcc ndd, reg, r/m	<pre> IF (src_flags satisfies cc): ndd := r/m ELSE: // memory faults are suppressed ndd := reg </pre>

Table 3.5: New CMOVcc variants according to EVEX.ND and EVEX.NF controls




Figure 3.10: EVEX extension of CMOVcc instructions

In contrast, the REX2 versions of CMOVcc have the same legacy behavior as the existing CMOVcc. In particular, the destination register is not zeroed and memory faults are not suppressed when the condition is false. This behavior keeps legacy CMOVcc operation semantics and timing in line with Intel's guidelines for mitigating timing side channels against cryptographic implementations.

3.1.3.2.3 SETcc.zu Intel® APX includes a new variant of SETcc, called SETcc.zu (zu = “zero upper”; see item 2(b) of Section 3.1.2.3.1). The semantics of register destination form of “SETcc.zu dest” is shown in Figure 3.11.

Many existing SW usages of SETcc require pre-zeroing the register (often with a zero idiom) because of the partial register write semantics (merging with upper bits). SETcc.zu makes the pre-zeroing unnecessary.

```
# Register form of EVEX SETcc
# has selectable ZU semantics
# via EVEX.ND = ZU
# (The memory form retains legacy
# 1-byte update semantics)
IF (src_flags satisfies cc):
    dest[63:0] = 1
ELSE:
    dest[63:0] = 0;
```

Figure 3.11: Pseudocode for register dest form of SETcc.zu

3.1.3.3 64-bit Absolute Direct Jump

JMPABS transfers program control to the 64-bit absolute address target64 given as a quadword immediate. JMPABS is in legacy map 0 and requires a REX2 prefix with REX2.M0 = 0 and REX2.W = 0 before the opcode 0xA1. (Prefixing 0xA1 with REX2 in which REX2.M0 = 0 but REX2.W = 1 triggers #UD.) All other REX2 payload bits are ignored, and code-generators should set these bits to 0. JMPABS does not

have a ModRM byte and target64 is placed immediately after the opcode byte, so the entire instruction is 11 bytes long. Prefixing JMPABS with 0x66, 0x67, 0xF0, 0xF2, or 0xF3 triggers #UD. Segment overrides are allowed but ignored by JMPABS.

Opcode	Instruction	Semantics
REX2 MO=0 W=0 0xA1 target64	JMPABS target64	Direct jump to absolute address target64

Table 3.6: Summary of the encoding and semantics of JMPABS

3.1.4 System Architecture

In total, Intel® APX includes:

1. New Intel® APX state (GPRs)
 - (a) 16 additional GPRs (R16–R31), which are referred to as Extended GPRs (EGPRs).
2. Modified system state (existing state, but modified for Intel® APX)
 - (a) CPUID Enumeration for APX_F (APX Foundation).
 - (b) XCR0 Extensions.
 - (c) XSAVE area for Intel® APX state.
3. Intel® APX prefixes
 - (a) Two new prefixes (REX2 and Extended EVEX) that support EGPR addressing, new data destination (NDD), status flags update suppression, and a number of new instructions (see Sections 3.1.2 and 3.1.3 for details).

Intel® APX features are only available in IA-32e 64-bit Protected Mode, and are an XSAVE-enabled feature which requires XCR0 enabling before using the new Intel® APX ISA, new Intel® APX prefixes (REX2) and prefix extensions (EVEX extensions). See section 3.1.4.2 for details on XCR0-enabling for Intel® APX.

3.1.4.1 New Intel® APX Register State

3.1.4.1.1 Extended GPRs (EGPRs) The new Extended GPRs (EGPRs) behave the same as legacy GPRs (R8–R15) from the perspective of RESET, liveness in non 64-bit modes, and architectural preservation in C6 and HDC (Hardware Duty Cycling). The main difference between EGPRs and legacy GPRs, is that EGPRs are not *enabled* by default (specifically XCR0-enabled) in 64-bit mode, and their INIT behavior is XMM-like; in that EGPRs and many other XSAVE-enabled register states are un-changed on INIT events as shown in Table 3.7.

State	Power Up	RESET	INIT
R8-R15	0x0	0x0	0x0
XMM0-XMM7	0x0	0x0	Unchanged
XMM8-XMM15	0x0	0x0	Unchanged
R16-R31	0x0	0x0	Unchanged

Table 3.7: Power-Up, Reset, INIT Behavior of EGPRs vs. Other Legacy State

3.1.4.1.2 Extended GPR Access (Direct and Indirect) The EGPRs are only directly accessible within 64-bit mode. Outside of 64-bit mode, the EGPRs can be indirectly accessed via XSAVE ISA features, as they are part of the Intel® APX extension to the user-level XSAVE area.

The EGPRs of Intel® APX, while only directly accessible in 64-bit mode, retain their values as this mode is entered/exited within the current execution context. Entering/leaving 64-bit mode via traditional (explicit) control flow does not directly alter the content of the EGPRs (EGPRs behave similar to R8-R15 in this regard). Additionally, entering/leaving 64-bit mode via events, exceptions, interrupts, VM Exits, and system calls, does not directly alter the content of the EGPRs.

EGPR content is modified directly by Intel® APX instructions which choose to write EGPRs as destination registers, and indirectly via XRSTOR-like operations which target Intel® APX state through the use of a Requested Feature Bitmap (RFBM) with RFBM[APX_F]=1 (APX_F is index 19).

Intel® APX purposefully defines EGPRs as XSAVE-enabled state as a form of state encapsulation, which provides an easy path for Operating System (OS) and Virtual Machine Monitor (VMM) enabling of Intel® APX without necessitating that kernels/VMMs be re-compiled to use Intel® APX ISA themselves (i.e., does not require manually saving/restoring EGPRs using Intel® APX instructions). Furthermore, this also means that the Intel® APX enabling is more “portable” when it comes to co-existence with other x86 technologies that leverage XSAVE as part of their inner-workings (like Intel® SGX and Intel® TDX).

From an XSAVE perspective, EGPR state (R16-R31) are considered to be in INIT state if all of the registers have the value 0x0. XINUSE = 0 when this condition is met, although as with baseline x86 architecture, it's possible for all of the EGPRs to be 0x0, while XINUSE = 1. All instructions which can impact EGPR state (R16-R31), either directly or indirectly, are capable of toggling XINUSE trackers for EGPR state so that INIT/MODIFIED optimizations with respect to XSAVE occur properly. Intel® APX state can be made INIT only via the XRSTOR* instruction. No other instruction can put EGPRs into INIT state, at this time.

It is important to note that XSAVE/XRSTOR usage cannot use an EGPR as an operand. Any attempt to use an Intel® APX prefix with XSAVE/XRSTOR will #UD.

XSAVE/XRSTOR behavior for EGPRs has no modal specialization of behavior. As such, XSAVE/XRSTOR management of EGPRs outside of 64-bit mode will save/restore all EGPRs when requested.

CR4.OSXSAVE	XCR0[APX_F]	Response when executing an Intel® APX instruction
0	0	Fault (UD) - CR4.OSXSAVE gates XSAVE-enabled ISA usage
0	1	Fault (UD) - CR4.OSXSAVE gates XSAVE-enabled ISA usage, even when XCR0 bits are set
1	0	Fault (UD) - CR4.OSXSAVE is setup, but APX_F feature flag not enabled
1	1	Normal execution, subject to other, opcode-specific inherited CPUID/XCR0 rules

Table 3.8: Intel® APX XCR0 and CR4 #UD Rules

3.1.4.2 Modified System State

3.1.4.2.1 CR and XCR Modifications Intel® APX is an XSAVE-enabled feature, whose state can be managed using the suite of XSAVE/XRSTOR ISA, and whose state components can be enabled via alterations to XCR0/IA32_XSS. Intel® APX is enumerated as a single Intel® APX-enabled feature.

- New fields in XCR0:
 - APX_F – Intel® APX state and prefixes are governed by XCR0[APX_F=19]. This control bit enables Intel® APX ISA by enabling the use of the REX2 and Extended EVEX prefixes in IA-32e 64-bit mode and by enabling the XSAVE feature set to manage Intel® APX state. Note that in 64-bit mode, none of the Intel® APX features (including the REX2 and Extended EVEX prefixes and all new Intel® APX instructions) can be used until they are XCR0-enabled.

The #UD behavior for Intel® APX instructions are controlled by XCR0[APX_F] as shown in Table 3.8.

Where the determination of what classifies an APX instruction is:

- All REX2 prefixed instructions are considered APX instructions (regardless of register usage).
- All Legacy and VEX instructions promoted into EVEX space are considered APX instructions (regardless of register/feature usage).
- All existing EVEX instructions which may use EVEX extensions are considered potential APX instructions. As such, EVEX payload fields retain their current meanings if APX is not enabled. In particular, EVEX.B4 and EVEX.X4 would remain reserved and would trigger an exception (UD, depending on XCR0[APX_F]) if either doesn't hold their current fixed ("reserved") values.

Important notes:

- XSAVE and XCR0 architecture treats CR4.OSXSAVE=1 as a pre-requisite for using XSAVE-enabled features. As such, when CR4.OSXSAVE=0, XCR0 is treated as all 0's. Therefore, when CR4.OSXSAVE=0, APX features are not available (as if XCR0[APX_F] was 0).

- APX-prefixed instructions and instructions which may use APX prefix payloads (REX2 and EVEX) may have legacy, or inherited, sensitivities. As an example, a vector instruction which chooses to use an EGPR is sensitive to both APX_F and Intel® AVX* CPUID and XCR0 requirements. Additionally, BMI instructions are sensitive to both APX_F and BMI* CPUID/XCR0 requirements.

3.1.4.3 Intel® APX CPUID Enumeration and XSAVE Architecture

3.1.4.3.1 Intel® APX Feature and Enumeration Intel® APX is enumerated as a platform feature through the CPUID interface. Intel® APX features are available through the "Structured Extended Feature Flags Enumeration" CPUID interface, which is accessed via a new APX_F leaf of CPUID.(EAX=0x7, ECX=1).EDX[21] = 1.

The APX_F feature bit indicates that APX is supported on the platform, and it indicates the existence of dedicated CPUID leaf 0x29, called the Intel® APX Advanced Performance Extensions Leaf, which acts as a home for Intel® APX-centric feature bits.

At initial release, this new CPUID leaf is populated with enumerations for a select set of Intel® APX sub-features.

- CPUID.(EAX=0x29, ECX=0)
 - EAX
 - * Maximum Subleaf – CPUID.(EAX=0x29, ECX=0).EAX[31:0] = 0
 - EBX
 - * Reserved – CPUID.(EAX=0x29, ECX=0).EBX[31:1] = 0
 - * APX_NCI_NDD_NF – CPUID.(EAX=0x29, ECX=0).EBX[0:0] = 1, which enumerates the presence of New Conditional Instructions (NCIs), explicit New Data Destination (NDD) controls, and explicit Flags Suppression (NF) controls for select sets of EVEX-encoded Intel® APX instructions (present in EVEX map=4, and EVEX map=2 0x0F38).
 - ECX
 - * Reserved – CPUID.(EAX=0x29, ECX=0).ECX[31:0] = 0
 - EDX
 - * Reserved – CPUID.(EAX=0x29, ECX=0).EDX[31:0] = 0

Any Intel® processor that enumerates support for APX_F will also enumerate support for APX_NCI_NDD_NF. In addition, any Intel® processor that enumerates support APX_F and APX_NCI_NDD_NF will also enumerate CMOV via CPUID.(EAX=0x1,ECX=0).EDX[15].

Intel® APX does not have an impact on IA32_CORE_CAPABILITIES, and IA32_ARCH_CAPABILITIES, and MSR_PLATFORM_INFO MSRs.

3.1.4.3.2 Intel® APX Extended State Management Intel® APX defines a single set of state that can be managed via XSAVE*/XRSTOR* instructions:

1. Intel® APX EGPR state (R16-R31) is save/restore controlled via XCR0[APX_F=19].

Processor Extended State Enumeration Sub-leaf

User-level Intel® APX XSAVE area – CPUID.(EAX=0xD, ECX=19)

- EAX (Size in bytes of XSAVE/XRSTOR area for this feature)
 - 128 (minimum size) derived from...
 - * EGPR space = 8bytes*16registers = 128 bytes
- EBX (Offset in bytes in XSAVE/XRSTOR area for this feature)
 - 960 (0x3C0).
 - * Intel® APX is feature index 19 in XCR0.
 - * Intel® APX is architected to re-use the deprecated area of Intel® MPX.
- ECX (Controls for contiguity, XSS, and XFD controls)
 - 0x0 (0b000), derived from...
 - * Where:
 - * ECX[0] = 0 – user-level/supervisor-level component (0 = user-XCR0, 1 = supervisor-XSS)
 - * ECX[1] = 0 – alignment restriction (0 = no, 1 = yes)
 - * ECX[2] = 0 – XFD support (0 = no, 1 = yes)

3.1.4.3.3 Intel® APX XSAVE Buffer Definition

User-Level Intel® APX XSAVE Area Format Historically, GPR state was not included in the XSAVE area. For Intel® APX the architecture purposefully encapsulates EGPRs as XSAVE-enabled state to provide options for state management without forcing software layers to explicitly use Intel® APX ISA. For instance, there may be systems where applications/guests make use of Intel® APX, but the supporting OS/VMM does not, and it is convenient to be able to save/restore Intel® APX EGPRs using XSAVE/XRSTOR (i.e., without manual save/restore). Hence, EGPRs are added to the user-level save area. By placing architectural Intel® APX state in the XSAVE area, the architecture makes it feasible for OS/VMMs to manage Intel® APX state on behalf of apps/guest without forcing OSs/VMMs to have manual, state-specific save/restore logic that may require kernel/VMM re-compilation with an Intel® APX-enabled compiler. In addition, inclusion as an XSAVE-enabled feature eases co-existence with features with XCR0-oriented interfaces, such as Intel® SGX and Intel® TDX.

Offset (in bytes)	Description	Width (in bytes)
0	EGPR-16 (APX, R16)	8
8	EGPR-17 (APX, R17)	8
16	EGPR-18 (APX, R18)	8
24	EGPR-19 (APX, R19)	8
32	EGPR-20 (APX, R20)	8
40	EGPR-21 (APX, R21)	8
48	EGPR-22 (APX, R22)	8
56	EGPR-23 (APX, R23)	8
64	EGPR-24 (APX, R24)	8
72	EGPR-25 (APX, R25)	8
80	EGPR-26 (APX, R26)	8
88	EGPR-27 (APX, R27)	8
96	EGPR-28 (APX, R28)	8
104	EGPR-29 (APX, R29)	8
112	EGPR-30 (APX, R30)	8
120	EGPR-31 (APX, R31)	8

Table 3.9: XSAVE EGPR Layout

XSAVE Area Offset The XSAVE footprint of Intel® APX, which re-uses (via re-definition) the 128B area of the now-deprecated Intel® Memory Protection Extensions (Intel® MPX). Since Intel® MPX had been previously deprecated, no processor will enumerate support for both Intel® MPX and Intel® APX. The architecture does not re-use any XCRO control bits and instead only re-purposes the 128-byte XSAVE area that had been previously allocated by Intel® MPX (state component indices 3 and 4, making up a 128-byte area located at an offset of 960 bytes into an un-compacted XSAVE buffer). Intel® APX re-architects the two previous 64-byte state components and uses them as a single state component housing 128-bytes of storage for EGPRs (8-bytes * 16 registers). Intel® APX uses XCRO index 19, and as such, the monotonic relationship between an increasing XCRO index and an increasing XSAVE buffer offset is altered. The logical ordering of the first 8 entries in the un-compacted XSAVE buffer with regards to XCRO indices changes in the following manner:

- Before Intel® APX has been introduced:
 - 0, 1, 2, 3, 4, 5, 6, 7, ...
- After Intel® APX has been introduced:
 - 0, 1, 2, 19, 5, 6, 7, ...

Conversely, in a compacted XSAVE buffer (via XSAVEC), which saves state components in a dynamic, XCRO index-relative order, Intel® APX state would be placed later with respect to all state components with lesser XCRO indices. Therefore, the logical order of Intel® APX state differs between un-compacted and compacted forms. Re-purposing the deprecated state area of Intel® MPX allows for Intel® APX to avoid potential interactions with being placed after large state components, such as Intel® AMX.

3.1.4.4 Interactions with other IA Features

3.1.4.4.1 VMX Virtualization extensions operate essentially unchanged under Intel® APX, other than the architectural footprint of virtualization extensions expanding to Intel® APX state.

VMCS fields related to decoded instruction info are extended to support Intel® APX, namely:

- VM-Exit Instruction Information: A VMCS field that provides decoded instruction field info for certain types of exiting instructions, namely: INS, INVEPT, INVPCID, INVVPID, LIDT, LGDT, LLDT, LOADIWKEY, LTR, OUTS, RDRAND, RDSEED, RDMSR-with-immediate, SGDT, SIDT, SLDT, STR, TPAUSE, UMWAIT, URDMSR, UWRMSR, VMCLEAR, VMPTRLD, VMPTRST, VMREAD, VMWRITE, VMXON, WRMSRNS-with-immediate XRSTORS, or XSAVES (See Tables 28-8 through 28-15 in section 28.2.5 of Volume 3 of the SDM, entitled Information for VM Exits Due to Instruction Execution).
- Exit qualifications for CR/DR access, namely MOV CR*, MOV DR*, LMSW, and CLTS (See Tables 28-3 and 28-4 in Volume 3 of the SDM)

These VMCS fields currently house 4-bit register IDs, and require architectural modifications to support EGPRs and their 5-bit register IDs. VM Exit qualification is extended in-place, while a new VMCS field is introduced to provide the extension for VM-Exit Instruction Information. This extension comes in the form

of a new 64-bit field called the VM-Exit Extended Instruction-Information (EII) field. The field has space for a total of 4 register IDs (reg1, reg2, base, index) to match the current capabilities of all of the existing register fields in the VM-Exit Instruction-Information field.

The behavior of the aforementioned instructions which regards to Intel® APX features are shown in Table 3.10.

Any VM-exits which populated VM-Exit Instruction Info, along with instructions which populated exit qualification info with decoded information, will continue to populate the legacy fields in addition to the new VMCS field, called VM-Exit Extended Instruction Info. Architectural behaviors are as follows:

- Any instruction which has a defined VM-Exit Instruction Info field will populate *both* VM-Exit Instruction Info *and* VM-Exit Extended Instruction Info. The information in VM-Exit Instruction Info is considered incomplete for use by a VMM that enables Intel® APX for guest usage, since all regID fields will contain legacy, truncated 4-bit regIDs, instead of full 5-bit regIDs. As such, an Intel® APX-enabled VMM should *only* use and rely on VM-Exit Extended Instruction Info. A VMM that does not enable Intel® APX for guest usage is free to use the legacy VM-Exit Instruction Info, since it is informationally complete if Intel® APX is not enabled.
- Any instruction which has a defined VM Exit Qualification field which contains regID info will continue to populate this info in a legacy-compatible way, although the defined format of this field adds an additional regID bit that had been previously un-defined/reserved. As such, an Intel® APX-enabled VMM should use this field according to the new format, so that it considers a potential 5-bit regID. A non-Intel® APX enabled VMM is free to continue using the legacy definition of the field, since lack of Intel® APX enabling will guarantee that regIDs are only 4-bits, maximum.

Any Intel® APX-aware VMM can use this new EII field to find the full 5-bit regIDs that correspond to decoded reg operands of existing instructions. A non-Intel® APX-enabled VMM (which has not enabled Intel® APX and is therefore not responsible for managing EGPRs) can continue to use the legacy VM Exit Instruction Info field, as it always had previously.

In all VMCS fields, the 5-bit regID encodings of each reg-field are represented in Figure 3.12.

Figure 3.12: VMCS RegID Encodings

0. RAX	4. RSP	8. R8	12. R12	16. R16	20. R20	24. R24	28. R28
1. RCX	5. RBP	9. R9	13. R13	17. R17	21. R21	25. R25	29. R29
2. RDX	6. RSI	10. R10	14. R14	18. R18	22. R22	26. R26	30. R30
3. RBX	7. RDI	11. R11	15. R15	19. R19	23. R23	27. R27	31. R31

The encoding of the new, 64-bit, VM-Exit Extended Instruction Information (EII) VMCS field is 0x2406/0x2407, and the format of this field is shown in Table 3.11

Instruction	Use EGPRs	Use NDD	Use NF
CLTS	No	No	No
INS	No	No	No
INVEPT	Yes	No	No
INVPCID	Yes	No	No
INVVPID	Yes	No	No
LIDT	Yes	No	No
LGDT	Yes	No	No
LLDT	Yes	No	No
LMSW	Yes	No	No
LOADIWKEY	No	No	No
LTR	Yes	No	No
MOV CR	Yes	No	No
MOV DR	Yes	No	No
OUTS	No	No	No
RDRAND	Yes	No	No
RDSEED	Yes	No	No

Instruction	Use EGPRs	Use NDD	Use NF
SGDT	Yes	No	No
SIDT	Yes	No	No
SLDT	Yes	No	No
STR	Yes	No	No
TPAUSE	Yes	No	No
UMWAIT	Yes	No	No
URDMSR	Yes	No	No
UWRMSR	Yes	No	No
VMCLEAR	Yes	No	No
VMPTRLD	Yes	No	No
VMPTRST	Yes	No	No
VMREAD	Yes	No	No
VMWRITE	Yes	No	No
VMXON	Yes	No	No
XRSTORS	No	No	No
XSAVES	No	No	No

Table 3.10: Intel® APX Interactions with Instructions which Populate VMCS with decoded regID Info (VM-Exit Instruction Execution Info or Exit Qualification)

Table 3.11: VM-Exit Extended Instruction-Information (EII) VMCS Field

Bits	Name	Meaning
1:0	Scale	Scaling: • 0: No scaling • 1: Scale by 2 • 2: Scale by 4 • 3: Scale by 8 (64-bit CPUs only) Undefined for instructions with no index register
3:2	ASIZE	Address size: • 0: 16-bit • 1: 32-bit • 2: 64-bit (64-bit CPUs only) Other values not used/defined
4	Mem/Reg	Mem/Reg indicator (0=memory, 1=register)
6:5	OSIZE	Operand size: • 0: 16-bit • 1: 32-bit • 2: 64-bit (64-bit CPUs only) Other values not used/defined
9:7	Segment	Segment register: • 0: ES • 1: CS • 2: SS • 3: DS • 4: FS • 5: GS Other values not used/defined
10	IndexInvalid	Index reg invalid indicator (0=valid, 1=invalid)
11	BaseInvalid	Base reg invalid indicator (0=valid, 1=invalid)
15:12	RESERVED	Reserved/un-defined (0's)
20:16	Reg1	5-bit regID for Reg1, if applicable
23:21	RESERVED	Reserved/un-defined (0's)
28:24	Index	5-bit regID for Index, if applicable (IndexInvalid=0)
31:29	RESERVED	Reserved/un-defined (0's)
36:32	Base	5-bit regID for Base, if applicable (BaseInvalid=0)
39:37	RESERVED	Reserved/un-defined (0's)
44:40	Reg2	5-bit regID for Reg2, if applicable
47:45	RESERVED	Reserved/un-defined (0's)
63:48	RESERVED	Reserved/un-defined (0's)

The definitions for how EII is populated are as follows, with the following key for whether a given sub-field is defined/un-defined/reserved:

- D = Defined
- R = Reserved
- U = Undefined

The VM exit qualification field is populated with regID info in several types of instruction exits, namely MOV CR, MOV DR, LMSW, CLTS. This VMCS field will be extended "in-place" with previously reserved bits containing new meanings in order to indicate the full regID used in these instructions as shown in Figure 3.12 and Figure 3.13.

3.1.4.4.2 Intel® TDX Intel® TDX (Intel® Trust Domain Extensions) has similar interactions with Intel® APX as Intel® VMX does.

Intel® TDX has an XCR0-derived interface called TDCS.XFAM. Bits in XFAM act as an opt-in for state and ISA controls. Therefore, XFAM[APX_F] acts as a control for enabling Intel® APX within Trust Domains (or TDs), and the XFAM settings are established at TD INIT (TDH.TD.INIT).

Trust Domain flows, namely TDH.VP.ENTER and TDEXIT flows, all use XSAVE/XRSTOR to setup, tear-down, and scrub state. These flows will naturally manage Intel® APX state as necessary. In addition, the Intel® TDX Module will perform EGPR context switching on behalf of TDs, and the Intel® TDX debug state save area is extended to include EGPRs.

3.1.4.4.3 SMM System Management Mode (SMM) is not affected by Intel® APX.


SMM entry and SMM exit (RSM) flows are not modified in any way. The SMM State Save Area (SSA) will NOT expand to include architectural Intel® APX state. SMM can choose to use Intel® APX state if desired, and can manage it itself (SMM itself is not entered in 64-bit mode by default).

SMM, in default treatment (i.e., non SMM-Transfer Monitor, STM mode) is entered in 32-bit real mode (CR0.PE = CR0.PG = 0, which can be referred to as "big" real mode, with 4GB segments). It is typical for SMM to quickly transition to 64-bit, IA-32e protected-mode (manually), and at that point, SMM code is free to enable/use features as it sees fit (with manual state preservation to protect non-SMM state)

SMM, in STM (SMM-Transfer Monitor) mode, enters in 64-bit, IA-32e protected-mode by default and can choose to enable and use Intel® APX features in the same fashion.

The Intel® Platform Properties Assessment Module (PPAM), also known as Devil's Gate Rock (DGR), is a newer SMM-limiting technology that enforces architectural limitations on the capabilities of SMM code, but does not alter the software-facing rules of the mode in which SMM is entered, only on the capabilities of SMM code (including restrictions on alteration of certain sensitive CRs and MSRs). These technologies are not altered by Intel® APX.

Figure 3.13: Format of the VM-Exit Extended Instruction-Information Field as used for: INS, OUTS (0x2406)




SEGMENT Segment register (other values not used/defined, undefined for VM exits due to execution of INS):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

Figure 3.14: Format of the VM-Exit Extended Instruction-Information Field as used for: INVEPT, INVPCID, INVVPID (0x2406)



REG2 5-bit regID for Reg2

BASE 5-bit regID for BASE, if applicable (BaseInvalid=0)

INDEX 5-bit regID for INDEX, if applicable (IndexInvalid=0)

BaseInvalid Base reg invalid indicator (0=valid, 1=invalid)

IndexInvalid Index reg invalid indicator (0=valid, 1=invalid)

SEGMENT Segment register (other values not used/defined):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

MEM/REG Cleared to Zero


ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

SCALE Scaling (undefined for instructions with no index reg):

- 0: No scaling
- 1: Scale by 2
- 2: Scale by 4
- 3: Scale by 8 (64-bit CPUs only)

Figure 3.15: Format of the VM-Exit Extended Instruction-Information Field as used for: LIDT, LGDT, SIDT, SGDT (0x2406)



Instruction Identity Instruction Identity: 0=SGDT, 1=SIDT, 2=LGDT, 3=LIDT.

BASE 5-bit regID for BASE, if applicable (BaseInvalid=0)

INDEX 5-bit regID for INDEX, if applicable (IndexInvalid=0)

BaseInvalid Base reg invalid indicator (0=valid, 1=invalid)

IndexInvalid Index reg invalid indicator (0=valid, 1=invalid)

SEGMENT Segment register (other values not used/defined):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

OSIZE Operand Size (undefined for VM exits in 64-bit mode):

- 0: 16-bit
- 1: 32-bit

MEM/REG Cleared to Zero


ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

SCALE Scaling (undefined for instructions with no index reg):

- 0: No scaling
- 1: Scale by 2
- 2: Scale by 4
- 3: Scale by 8 (64-bit CPUs only)

Figure 3.16: Format of the VM-Exit Extended Instruction-Information Field as used for: LLDT, LTR, SLDT, STR (0x2406)



Instruction Identity Instruction Identity: 0=SLDT, 1=STR, 2=LLDT, 3=LTR.

BASE 5-bit regID for BASE, if applicable (BaseInvalid=0)

INDEX 5-bit regID for INDEX, if applicable (IndexInvalid=0)

REG1 5-bit regID for Reg1

BaseInvalid Base reg invalid indicator (0=valid, 1=invalid)

IndexInvalid Index reg invalid indicator (0=valid, 1=invalid)

SEGMENT Segment register (other values not used/defined):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

MEM/REG Mem/Reg indicator (0=memory, 1=register)


ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

SCALE Scaling (undefined for instructions with no index reg):

- 0: No scaling
- 1: Scale by 2
- 2: Scale by 4
- 3: Scale by 8 (64-bit CPUs only)

Figure 3.17: Format of the VM-Exit Extended Instruction-Information Field as used for: RDRAND, RDSEED (0x2406)




REG1 5-bit regID for Reg1

OSIZE Operand size:


- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

Figure 3.18: Format of the VM-Exit Extended Instruction-Information Field as used for: TPAUSE, UMWAIT (0x2406)



REG1 5-bit regID for Reg1

Figure 3.19: Format of the VM-Exit Extended Instruction-Information Field as used for: VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, XSAVES (0x2406)



BASE 5-bit regID for BASE, if applicable (BaselInvalid=0)

INDEX 5-bit regID for INDEX, if applicable (IndexInvalid=0)

BaselInvalid Base reg invalid indicator (0=valid, 1=invalid)

IndexInvalid Index reg invalid indicator (0=valid, 1=invalid)

SEGMENT Segment register (other values not used/defined):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

MEM/REG Cleared to Zero


ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

SCALE Scaling (undefined for instructions with no index reg):

- 0: No scaling
- 1: Scale by 2
- 2: Scale by 4
- 3: Scale by 8 (64-bit CPUs only)

Figure 3.20: Format of the VM-Exit Extended Instruction-Information Field as used for: VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, XSAVES (0x2406)



BASE 5-bit regID for BASE, if applicable (BaselInvalid=0)

INDEX 5-bit regID for INDEX, if applicable (IndexInvalid=0)

BaselInvalid Base reg invalid indicator (0=valid, 1=invalid)

IndexInvalid Index reg invalid indicator (0=valid, 1=invalid)

SEGMENT Segment register (other values not used/defined):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

MEM/REG Cleared to Zero


ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

SCALE Scaling (undefined for instructions with no index reg):

- 0: No scaling
- 1: Scale by 2
- 2: Scale by 4
- 3: Scale by 8 (64-bit CPUs only)

Figure 3.21: Format of the VM-Exit Extended Instruction-Information Field as used for: VMREAD, VMWRITE (0x2406)



REG2 5-bit regID for Reg2

BASE 5-bit regID for BASE, if applicable (BaseInvalid=0)

INDEX 5-bit regID for INDEX, if applicable (IndexInvalid=0)

REG1 5-bit regID for Reg1

BaseInvalid Base reg invalid indicator (0=valid, 1=invalid)

IndexInvalid Index reg invalid indicator (0=valid, 1=invalid)

SEGMENT Segment register (other values not used/defined):

- 0: ES
- 1: CS
- 2: SS
- 3: DS
- 4: FS
- 5: GS

MEM/REG Mem/Reg indicator (0=memory, 1=register)


ASIZE Address size:

- 0: 16-bit
- 1: 32-bit
- 2: 64-bit (64-bit CPUs only)
- Other values not used/defined.

SCALE Scaling (undefined for instructions with no index reg):

- 0: No scaling
- 1: Scale by 2
- 2: Scale by 4
- 3: Scale by 8 (64-bit CPUs only)


Figure 3.22: Format of the VM-Exit Extended Instruction-Information Field as used for: **LOADIWKEY** (0x2406)



REG2 Identifies the second XMM register operand


REG1 Identifies the first XMM register operand

Figure 3.23: Format of the VM-Exit Extended Instruction-Information Field as used for: **URDMSR, UWRMSR** (0x2406)



REG1 5-bit regID for Reg1

Figure 3.24: Format of the VM-Exit Extended Instruction-Information Field as used for: RDMSR-with-immediate, WRMSRNS-with-immediate (0x2406)



REG1 5-bit regID for Reg1

3.1.4.4.4 TXT (LT and LT-SX) and SMX Intel® TXT (Intel® Trusted Execution Technology), also known as Intel® LaGrande Technology (also referred to as LT and LT-SX) and SMX (Safer Mode Extensions) are not impacted by Intel® APX. ACMs (Authenticated Code Modules) are not entered in 64-bit, IA-32e protected-mode by default, and as such, cannot directly use Intel® APX features upon entry.

3.1.4.4.5 Intel® SGX Intel® Software Guard Extensions (Intel® SGX) has similar interactions with Intel® APX as Intel® VMX and Intel® TDX does.

Intel® SGX's thread context structures (TCS's) must expand to house the amount of state architecturally usable by an enclave. This may include Intel® APX state, based on the XFRM opt-in interface of Intel® SGX. In addition, Intel® SGX's register scrubbing/restoration (AEX) must also expand to cover the EGPR Intel® APX state.

This extension results in the following:

- The State Save Area (SSA) of Intel® SGX is architectural, with a documented size and contents that are accessible to enclave code.
 - SSA includes an XSAVE area, MISC area, and GPRSX area. The new Intel® APX state will be housed within the XSAVE area (architecturally un-compacted), as the state is XSAVE-enabled, and this insulates Intel® SGX-specific structures from Intel® APX-specific modifications (another case where purposeful encapsulation of Intel® APX arch state via XSAVE is useful).
 - Intel® APX becomes an XFRM-based opt-in (Enabled via SECS.ATTRIBUTES.XFRM[APX_F] = 1). The APX_F enable is required to be set at enclave creation time to enable Intel® APX within the SGX enclave. This allows legacy Intel® Secure Enclaves (which don't use Intel® APX) to continue to use the legacy (smaller) SSA definition without modification.
 - INIT, switching, and AEX (scrub + restore) support Intel® APX EGPR state.

Table 3.12: Exit Qualification for Control Register Accesses (MOV CR, LMSW, CLTS)

Bits	Name	Meaning
3:0	CR Number	CR Number: • CLTS: Always 0 • LMSW: Always 0 • MOV CR: CR RegID, where bit 3 is always 0 on CPUs that don't support Intel 64 and CR8
5:4	Access Type	Access Type: • 0: MOV to CR • 1: MOV from CR • 2: CLTS • 3: LMSW
6	LMSW Operand Type	Mem/Reg indicator (0=register, 1=memory). For CLTS and MOV CR, always 0
7	RESERVED	Not currently defined
12:8	GPR	GPR used for MOV CR: • 5-bit regID, before Intel® APX this was a 4-bit regID, see Figure 3.12 For CLTS/LMSW, cleared 0 zero
15:13	RESERVED	Not currently defined
31:16	Source Data	Source Data: • LMSW: The LMSW source data • CLTS: cleared to 0 • MO CR: cleared to 0
63:32	RESERVED	Reserved/un-defined (0's)

3.1.4.4.6 Debug Intel Debug features and functionality are not directly affected by Intel® APX, but are extended in terms of state footprint.

Debug features such as Probe Mode, PSMI, and Crash Dump are extended to support Intel® APX state (i.e., collecting/dumping/reading/writing R16-R31)

3.1.4.4.7 Introspection Features (Perfmon, PT, PEBS, LBR)

- Perfmon: No impact.

Table 3.13: Exit Qualification for Debug Register Accesses (MOV DR)

Bits	Name	Meaning
2:0	DR Number	DR Number
3	RESERVED	Not currently defined
4	DIRECTION	Direction of access (0 = MOV to DR; 1 = MOV from DR)
7:5	RESERVED	Not currently defined
12:8	GPR	GPR used for MOV DR: 5-bit regID, before Intel® APX this was a 4-bit regID, see Figure 3.12
63:13	RESERVED	Reserved/un-defined (0's)

- LBR: No impact.
- PEBS: Impact on PEBS record format. XER area of Architectural PEBS records can be configured to include Intel® APX EGPRs.
- PT: PTWRITE instruction can use EGPRs, and JMPABS will emit TIP packets.

Impact on PEBS Architectural PEBS records will expand to include portions of Intel® APX architectural state (i.e., EGPRs), as PEBS records are configurable to hold GPR state.

On Intel® APX-enabled machines, Architectural PEBS will allow for explicit inclusion of an EGPR sub-group within the XER (X-save Enabled Registers) record; which allows a user of Architectural PEBS to opt-in to including EGPRs in PEBS records.

Architectural PEBS has several interfaces for enumerating/controlling what is captured in PEBS records, as follows:

1. A new XER sub-group for Intel® APX EGPRs, called EGPRR (EGPR Region) is available, placed between YMMHIR and OPMASKR. The region holds all 16 EGPRs (R16-R31) and is thus 128B in size (16*8B), with a layout that is identical to that found in Table 3.9.
2. The Intel® APX sub-group will have the following properties:
 - (a) Bit Position for XSTATE/XINUSE/XCR0: 19
 - (b) Bit Position for XER section of EXT/HEADER: 51, as part of PEBS Record Format, and IA32_PMC_GpN_CFG_C and IA32_PMC_Fxm_CFG_C MSRs.
 - (c) Bit Position for CPUID enumeration: bit 19 of Architectural PEBS configuration information, found within CPUID.(EAX=0x23, ECX=0x4).EBX.

Architectural PEBS has the following XER group layout, including Intel® APX EGPRs as shown in Table 3.14 with XER controls shown in Table 3.15:

Table 3.14: Architectural PEBS XER Group Layout (XSTATE_MASK = [LNC:0xE6, SKT:0x06])

Name	Content	Size
XSTATE_BV/TS	INUSE/XFD/TS & XSTATE_MASK	8B
RESERVED	RESERVED	8B
SSER	XMM0-15	16 regs * 16B = 256B
YMMHIR	Upper 128b of YMM0-15	16 regs * 16B = 256B
EGPRR	R16-R31	16 regs * 8B = 128B
OPMASKR	K0-K7	8 regs * 8B = 64B
ZMMHIR	Upper 256b of ZMM0-15	16 regs * 32B = 512B
Hi16ZMMR	ZMM16-31	16 regs * 64B = 1024B

Table 3.15: Architectural PEBS XER Controls

Arch PEBS Name	Bit Pos (XSTATE/INUSE/XCR0)	Bit Pos (EXT/Header)	Bit Pos (CPUID)
x87	0	48	16
SSER	1	49	17
YMMHIR	2	50	18
EGPRR	19	51	19
MPX (depr)	4	52	20
OPMASKR	5	53	21
ZMMHIR	6	54	22
Hi16ZMMR	7	55	23

Impact on Intel® PT Intel® APX has an impact on Intel® PT in the following way:

- PTWRITE instructions, which can express GPR and AGU-like computations, can use EGPRs as all user-level ISA that can reference GPRs directly is expanded to include prefix abilities to reference the EGPR space.
- JMPABS emits TIP packets even though it is a direct branch.

3.1.5 List of EVEX-Promoted Intel® APX Instructions

The table below lists all EVEX-promoted Intel® APX instructions. The table columns have the following meanings:

FROM The source space-map of the promoted instruction.

ND The allowed value(s) of EVEX.ND.

NF The allowed value(s) of EVEX.NF.

PP The mandatory prefix, which is one of {NP,66,F2,F3} or NP/66, the last of which means that 66 is interpreted as the OSIZE override and the OSIZE can be 16b, 32b or 64b. For instructions promoted from legacy maps {1,2,3}, the PP value may be different from the one in the original instruction. If that is the case, the old PP is shown in parentheses.

OPC The main opcode byte in hexadecimal. For instructions promoted from legacy maps {1,2,3}, the main opcode may be different from the one in the original instruction. If that is the case, the old opcode is shown in parentheses.

REG The secondary opcode encoded by ModRM.Reg, if it exists.

MOD Some instructions require ModRM.Mod to be either 3 or not 3 (!3).

ICLASS The instruction name, or “iclass” in XED terminology.

OPERANDS The instruction's operands as a comma-separated list, where the destination operand (if it exists) is the first operand and the following naming conventions are used:

- “i*” denotes an immediate, where “*” is the immediate's width in bits. “iz” means that the width depends on OSIZE: if OSIZE is 16b, then the width is 16b; otherwise, the width is 32b.
- “m*” denotes a memory operand, where “*” is the size of the memory access in bits. “mv” means that the size is the same as OSIZE, which can be 16b, 32b or 64b.
- “r*_?” denotes a GPR operand, where “*” is the size of the GPR access in bits. “rv” means that the size is the same as OSIZE, which can be 16b, 32b or 64b. “ry” means that the size is 32b when OSIZE is 16b or 32b, and 64b when OSIZE is 64b. The “?” indicates the register id (B, R or V) used to encode this operand, where “n” denotes the V register id (to avoid confusion with the size indication “v”).
- “k_?” and “xmm_?” denote mask and XMM registers, where “?” has the same meaning as in the last item.
- “cl” denotes the register CL (namely, the lowest byte of RCX) and “1” denotes the constant 1. Both “cl” and “1” are implicit operands and do not actually appear in the instruction encoding. They are used only by promoted legacy shift and rotate instructions.
- “dfv” (default flags value) denote the 4-bit value of EVEX.[OF,SF,ZF,CF] that is assigned to the status flags when the source condition code “scc” evaluates to false in CCMPscc and CTESTscc instructions (see Section 3.1.3.2.1).

The instructions are listed in the following order:

- Instructions promoted from the legacy space are listed before those promoted from the VEX space.
- Among the instructions promoted from the legacy space, those from maps 0 and 1 are listed before those from maps 2 and 3.
- The instructions promoted from maps 0 and 1 of the legacy space are listed in lexicographic order on the tuple (iclass, map, opcode, ND).
- The instructions promoted from maps 2 and 3 of the legacy space and from the VEX space are listed in lexicographic order on the tuple (map, iclass, opcode, ND).

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map0	0	0	NP	10			ADC	m8/r8_b, r8_r
Legacy-map0	1	0	NP	10			ADC	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0	NP/66	11			ADC	mv/rv_b, rv_r
Legacy-map0	1	0	NP/66	11			ADC	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0	NP	12			ADC	r8_r, m8/r8_b
Legacy-map0	1	0	NP	12			ADC	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0	NP/66	13			ADC	rv_r, mv/rv_b
Legacy-map0	1	0	NP/66	13			ADC	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0	NP	80	2		ADC	m8/r8_b, i8
Legacy-map0	1	0	NP	80	2		ADC	r8_n, m8/r8_b, i8
Legacy-map0	0	0	NP/66	81	2		ADC	mv/rv_b, iz
Legacy-map0	1	0	NP/66	81	2		ADC	rv_n, mv/rv_b, iz
Legacy-map0	0	0	NP/66	83	2		ADC	mv/rv_b, i8
Legacy-map0	1	0	NP/66	83	2		ADC	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	00			ADD	m8/r8_b, r8_r
Legacy-map0	1	0/1	NP	00			ADD	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0/1	NP/66	01			ADD	mv/rv_b, rv_r
Legacy-map0	1	0/1	NP/66	01			ADD	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0/1	NP	02			ADD	r8_r, m8/r8_b
Legacy-map0	1	0/1	NP	02			ADD	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0/1	NP/66	03			ADD	rv_r, mv/rv_b
Legacy-map0	1	0/1	NP/66	03			ADD	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	80	0		ADD	m8/r8_b, i8
Legacy-map0	1	0/1	NP	80	0		ADD	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	81	0		ADD	mv/rv_b, iz
Legacy-map0	1	0/1	NP/66	81	0		ADD	rv_n, mv/rv_b, iz
Legacy-map0	0	0/1	NP/66	83	0		ADD	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	83	0		ADD	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	20			AND	m8/r8_b, r8_r
Legacy-map0	1	0/1	NP	20			AND	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0/1	NP/66	21			AND	mv/rv_b, rv_r
Legacy-map0	1	0/1	NP/66	21			AND	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0/1	NP	22			AND	r8_r, m8/r8_b
Legacy-map0	1	0/1	NP	22			AND	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0/1	NP/66	23			AND	rv_r, mv/rv_b
Legacy-map0	1	0/1	NP/66	23			AND	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	80	4		AND	m8/r8_b, i8
Legacy-map0	1	0/1	NP	80	4		AND	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	81	4		AND	mv/rv_b, iz
Legacy-map0	1	0/1	NP/66	81	4		AND	rv_n, mv/rv_b, iz
Legacy-map0	0	0/1	NP/66	83	4		AND	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	83	4		AND	rv_n, mv/rv_b, i8
Legacy-map0	0	0	NP	38			CCMPscc	m8/r8_b, r8_r, dfv
Legacy-map0	0	0	NP/66	39			CCMPscc	mv/rv_b, rv_r, dfv
Legacy-map0	0	0	NP	3A			CCMPscc	r8_r, m8/r8_b, dfv
Legacy-map0	0	0	NP/66	3B			CCMPscc	rv_r, mv/rv_b, dfv
Legacy-map0	0	0	NP	80	7		CCMPscc	m8/r8_b, i8, dfv
Legacy-map0	0	0	NP/66	81	7		CCMPscc	mv/rv_b, iz, dfv
Legacy-map0	0	0	NP/66	83	7		CCMPscc	mv/rv_b, i8, dfv
Legacy-map1	0	0	NP/66	42			CFCMOVB	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	42			CFCMOVB	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	42			CFCMOVB	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	46			CFCMOVBE	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	46			CFCMOVBE	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	46			CFCMOVBE	rv_n, rv_r, mv/rv_b

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map1	0	0	NP/66	4C			CFCMOVL	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	4C			CFCMOVL	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	4C			CFCMOVL	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	4E			CFCMOVLE	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	4E			CFCMOVLE	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	4E			CFCMOVLE	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	43			CFCMOVNB	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	43			CFCMOVNB	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	43			CFCMOVNB	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	47			CFCMOVNBE	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	47			CFCMOVNBE	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	47			CFCMOVNBE	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	4D			CFCMOVNL	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	4D			CFCMOVNL	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	4D			CFCMOVNL	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	4F			CFCMOVNLE	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	4F			CFCMOVNLE	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	4F			CFCMOVNLE	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	41			CFCMOVNO	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	41			CFCMOVNO	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	41			CFCMOVNO	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	4B			CFCMOVNP	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	4B			CFCMOVNP	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	4B			CFCMOVNP	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	49			CFCMOVNS	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	49			CFCMOVNS	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	49			CFCMOVNS	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	45			CFCMOVNZ	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	45			CFCMOVNZ	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	45			CFCMOVNZ	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	40			CFCMOVNO	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	40			CFCMOVNO	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	40			CFCMOVNO	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	4A			CFCMOVVP	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	4A			CFCMOVVP	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	4A			CFCMOVVP	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	48			CFCMOVVS	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	48			CFCMOVVS	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	48			CFCMOVVS	rv_n, rv_r, mv/rv_b
Legacy-map1	0	0	NP/66	44			CFCMOVZ	rv_r, mv/rv_b
Legacy-map1	0	1	NP/66	44			CFCMOVZ	mv/rv_b, rv_r
Legacy-map1	1	1	NP/66	44			CFCMOVZ	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	42			CMOVb	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	46			CMOVBE	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	4C			CMOVL	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	4E			CMOVLE	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	43			CMOVNB	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	47			CMOVNBE	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	4D			CMOVNL	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	4F			CMOVNLE	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	41			CMOVNO	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	4B			CMOVNP	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	49			CMOVNS	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	45			CMOVNZ	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	40			CMOVO	rv_n, rv_r, mv/rv_b

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map1	1	0	NP/66	4A			CMOVP	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	48			CMOVS	rv_n, rv_r, mv/rv_b
Legacy-map1	1	0	NP/66	44			CMOVZ	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0	NP	84			CTESTscc	m8/r8_b, r8_r, dfv
Legacy-map0	0	0	NP/66	85			CTESTscc	mv/rv_b, rv_r, dfv
Legacy-map0	0	0	NP	F6	0		CTESTscc	m8/r8_b, i8, dfv
Legacy-map0	0	0	NP	F6	1		CTESTscc	m8/r8_b, i8, dfv
Legacy-map0	0	0	NP/66	F7	0		CTESTscc	mv/rv_b, iz, dfv
Legacy-map0	0	0	NP/66	F7	1		CTESTscc	mv/rv_b, iz, dfv
Legacy-map0	0	0/1	NP	FE	1		DEC	m8/r8_b
Legacy-map0	1	0/1	NP	FE	1		DEC	r8_n, m8/r8_b
Legacy-map0	0	0/1	NP/66	FF	1		DEC	mv/rv_b
Legacy-map0	1	0/1	NP/66	FF	1		DEC	rv_n, mv/rv_b
Legacy-map0	0	0/1	NP	F6	6		DIV	m8/r8_b
Legacy-map0	0	0/1	NP/66	F7	6		DIV	mv/rv_b
Legacy-map0	0	0/1	NP	F6	7		IDIV	m8/r8_b
Legacy-map0	0	0/1	NP/66	F7	7		IDIV	mv/rv_b
Legacy-map0	0/1	0/1	NP/66	69			IMUL	rv_r, mv/rv_b, iz
Legacy-map0	0/1	0/1	NP/66	6B			IMUL	rv_r, mv/rv_b, i8
Legacy-map0	0	0/1	NP	F6	5		IMUL	m8/r8_b
Legacy-map0	0	0/1	NP/66	F7	5		IMUL	mv/rv_b
Legacy-map1	0	0/1	NP/66	AF			IMUL	rv_r, mv/rv_b
Legacy-map1	1	0/1	NP/66	AF			IMUL	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	FE	0		INC	m8/r8_b
Legacy-map0	1	0/1	NP	FE	0		INC	r8_n, m8/r8_b
Legacy-map0	0	0/1	NP/66	FF	0		INC	mv/rv_b
Legacy-map0	1	0/1	NP/66	FF	0		INC	rv_n, mv/rv_b
Legacy-map1	0	0/1	NP/66 (F3)	F5 (BD)			LZCNT	rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	F6	4		MUL	m8/r8_b
Legacy-map0	0	0/1	NP/66	F7	4		MUL	mv/rv_b
Legacy-map0	0	0/1	NP	F6	3		NEG	m8/r8_b
Legacy-map0	1	0/1	NP	F6	3		NEG	r8_n, m8/r8_b
Legacy-map0	0	0/1	NP/66	F7	3		NEG	mv/rv_b
Legacy-map0	1	0/1	NP/66	F7	3		NEG	rv_n, mv/rv_b
Legacy-map0	0	0	NP	F6	2		NOT	m8/r8_b
Legacy-map0	1	0	NP	F6	2		NOT	r8_n, m8/r8_b
Legacy-map0	0	0	NP/66	F7	2		NOT	mv/rv_b
Legacy-map0	1	0	NP/66	F7	2		NOT	rv_n, mv/rv_b
Legacy-map0	0	0/1	NP	08			OR	m8/r8_b, r8_r
Legacy-map0	1	0/1	NP	08			OR	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0/1	NP/66	09			OR	mv/rv_b, rv_r
Legacy-map0	1	0/1	NP/66	09			OR	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0/1	NP	0A			OR	r8_r, m8/r8_b
Legacy-map0	1	0/1	NP	0A			OR	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0/1	NP/66	0B			OR	rv_r, mv/rv_b
Legacy-map0	1	0/1	NP/66	0B			OR	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	80	1		OR	m8/r8_b, i8
Legacy-map0	1	0/1	NP	80	1		OR	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	81	1		OR	mv/rv_b, iz
Legacy-map0	1	0/1	NP/66	81	1		OR	rv_n, mv/rv_b, iz
Legacy-map0	0	0/1	NP/66	83	1		OR	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	83	1		OR	rv_n, mv/rv_b, i8
Legacy-map0	1	0	NP	8F	0	3	POP2	r64_n, r64_b
Legacy-map1	0	0/1	NP/66 (F3)	88 (B8)			POPCNT	rv_r, mv/rv_b
Legacy-map0	1	0	NP	FF	6	3	PUSH2	r64_n, r64_b

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map0	0	0	NP	C0	2		RCL	m8/r8_b, i8
Legacy-map0	1	0	NP	C0	2		RCL	r8_n, m8/r8_b, i8
Legacy-map0	0	0	NP/66	C1	2		RCL	mv/rv_b, i8
Legacy-map0	1	0	NP/66	C1	2		RCL	rv_n, mv/rv_b, i8
Legacy-map0	0	0	NP	D0	2		RCL	m8/r8_b, 1
Legacy-map0	1	0	NP	D0	2		RCL	r8_n, m8/r8_b, 1
Legacy-map0	0	0	NP/66	D1	2		RCL	mv/rv_b, 1
Legacy-map0	1	0	NP/66	D1	2		RCL	rv_n, mv/rv_b, 1
Legacy-map0	0	0	NP	D2	2		RCL	m8/r8_b, cl
Legacy-map0	1	0	NP	D2	2		RCL	r8_n, m8/r8_b, cl
Legacy-map0	0	0	NP/66	D3	2		RCL	mv/rv_b, cl
Legacy-map0	1	0	NP/66	D3	2		RCL	rv_n, mv/rv_b, cl
Legacy-map0	0	0	NP	C0	3		RCR	m8/r8_b, i8
Legacy-map0	1	0	NP	C0	3		RCR	r8_n, m8/r8_b, i8
Legacy-map0	0	0	NP/66	C1	3		RCR	mv/rv_b, i8
Legacy-map0	1	0	NP/66	C1	3		RCR	rv_n, mv/rv_b, i8
Legacy-map0	0	0	NP	D0	3		RCR	m8/r8_b, 1
Legacy-map0	1	0	NP	D0	3		RCR	r8_n, m8/r8_b, 1
Legacy-map0	0	0	NP/66	D1	3		RCR	mv/rv_b, 1
Legacy-map0	1	0	NP/66	D1	3		RCR	rv_n, mv/rv_b, 1
Legacy-map0	0	0	NP	D2	3		RCR	m8/r8_b, cl
Legacy-map0	1	0	NP	D2	3		RCR	r8_n, m8/r8_b, cl
Legacy-map0	0	0	NP/66	D3	3		RCR	mv/rv_b, cl
Legacy-map0	1	0	NP/66	D3	3		RCR	rv_n, mv/rv_b, cl
Legacy-map0	0	0/1	NP	C0	0		ROL	m8/r8_b, i8
Legacy-map0	1	0/1	NP	C0	0		ROL	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	C1	0		ROL	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	C1	0		ROL	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	D0	0		ROL	m8/r8_b, 1
Legacy-map0	1	0/1	NP	D0	0		ROL	r8_n, m8/r8_b, 1
Legacy-map0	0	0/1	NP/66	D1	0		ROL	mv/rv_b, 1
Legacy-map0	1	0/1	NP/66	D1	0		ROL	rv_n, mv/rv_b, 1
Legacy-map0	0	0/1	NP	D2	0		ROL	m8/r8_b, cl
Legacy-map0	1	0/1	NP	D2	0		ROL	r8_n, m8/r8_b, cl
Legacy-map0	0	0/1	NP/66	D3	0		ROL	mv/rv_b, cl
Legacy-map0	1	0/1	NP/66	D3	0		ROL	rv_n, mv/rv_b, cl
Legacy-map0	0	0/1	NP	C0	1		ROR	m8/r8_b, i8
Legacy-map0	1	0/1	NP	C0	1		ROR	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	C1	1		ROR	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	C1	1		ROR	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	D0	1		ROR	m8/r8_b, 1
Legacy-map0	1	0/1	NP	D0	1		ROR	r8_n, m8/r8_b, 1
Legacy-map0	0	0/1	NP/66	D1	1		ROR	mv/rv_b, 1
Legacy-map0	1	0/1	NP/66	D1	1		ROR	rv_n, mv/rv_b, 1
Legacy-map0	0	0/1	NP	D2	1		ROR	m8/r8_b, cl
Legacy-map0	1	0/1	NP	D2	1		ROR	r8_n, m8/r8_b, cl
Legacy-map0	0	0/1	NP/66	D3	1		ROR	mv/rv_b, cl
Legacy-map0	1	0/1	NP/66	D3	1		ROR	rv_n, mv/rv_b, cl
Legacy-map0	0	0/1	NP	C0	7		SAR	m8/r8_b, i8
Legacy-map0	1	0/1	NP	C0	7		SAR	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	C1	7		SAR	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	C1	7		SAR	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	D0	7		SAR	m8/r8_b, 1
Legacy-map0	1	0/1	NP	D0	7		SAR	r8_n, m8/r8_b, 1
Legacy-map0	0	0/1	NP/66	D1	7		SAR	mv/rv_b, 1

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map0	1	0/1	NP/66	D1	7		SAR	rv_n, mv/rv_b, 1
Legacy-map0	0	0/1	NP	D2	7		SAR	m8/r8_b, cl
Legacy-map0	1	0/1	NP	D2	7		SAR	r8_n, m8/r8_b, cl
Legacy-map0	0	0/1	NP/66	D3	7		SAR	mv/rv_b, cl
Legacy-map0	1	0/1	NP/66	D3	7		SAR	rv_n, mv/rv_b, cl
Legacy-map0	0	0	NP	18			SBB	m8/r8_b, r8_r
Legacy-map0	1	0	NP	18			SBB	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0	NP/66	19			SBB	mv/rv_b, rv_r
Legacy-map0	1	0	NP/66	19			SBB	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0	NP	1A			SBB	r8_r, m8/r8_b
Legacy-map0	1	0	NP	1A			SBB	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0	NP/66	1B			SBB	rv_r, mv/rv_b
Legacy-map0	1	0	NP/66	1B			SBB	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0	NP	80	3		SBB	m8/r8_b, i8
Legacy-map0	1	0	NP	80	3		SBB	r8_n, m8/r8_b, i8
Legacy-map0	0	0	NP/66	81	3		SBB	mv/rv_b, iz
Legacy-map0	1	0	NP/66	81	3		SBB	rv_n, mv/rv_b, iz
Legacy-map0	0	0	NP/66	83	3		SBB	mv/rv_b, i8
Legacy-map0	1	0	NP/66	83	3		SBB	rv_n, mv/rv_b, i8
Legacy-map1	0/1	0	F2 (NP)	42 (92)			SETB	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	46 (96)			SETBE	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	4C (9C)			SETL	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	4E (9E)			SETLE	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	43 (93)			SETNB	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	47 (97)			SETNBE	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	4D (9D)			SETNL	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	4F (9F)			SETNLE	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	41 (91)			SETNO	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	4B (9B)			SETNP	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	49 (99)			SETNS	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	45 (95)			SETNZ	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	40 (90)			SETO	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	4A (9A)			SETP	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	48 (98)			SETS	m8/r8_b
Legacy-map1	0/1	0	F2 (NP)	44 (94)			SETZ	m8/r8_b
Legacy-map0	0	0/1	NP	C0	4		SHL	m8/r8_b, i8
Legacy-map0	1	0/1	NP	C0	4		SHL	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP	C0	6		SHL	m8/r8_b, i8
Legacy-map0	1	0/1	NP	C0	6		SHL	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	C1	4		SHL	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	C1	4		SHL	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP/66	C1	6		SHL	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	C1	6		SHL	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	D0	4		SHL	m8/r8_b, 1
Legacy-map0	1	0/1	NP	D0	4		SHL	r8_n, m8/r8_b, 1
Legacy-map0	0	0/1	NP	D0	6		SHL	m8/r8_b, 1
Legacy-map0	1	0/1	NP	D0	6		SHL	r8_n, m8/r8_b, 1
Legacy-map0	0	0/1	NP/66	D1	4		SHL	mv/rv_b, 1
Legacy-map0	1	0/1	NP/66	D1	4		SHL	rv_n, mv/rv_b, 1
Legacy-map0	0	0/1	NP/66	D1	6		SHL	mv/rv_b, 1
Legacy-map0	1	0/1	NP/66	D1	6		SHL	rv_n, mv/rv_b, 1
Legacy-map0	0	0/1	NP	D2	4		SHL	m8/r8_b, cl
Legacy-map0	1	0/1	NP	D2	4		SHL	r8_n, m8/r8_b, cl
Legacy-map0	0	0/1	NP	D2	6		SHL	m8/r8_b, cl
Legacy-map0	1	0/1	NP	D2	6		SHL	r8_n, m8/r8_b, cl

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map0	0	0/1	NP/66	D3	4		SHL	mv/rv_b, cl
Legacy-map0	1	0/1	NP/66	D3	4		SHL	rv_n, mv/rv_b, cl
Legacy-map0	0	0/1	NP/66	D3	6		SHL	mv/rv_b, cl
Legacy-map0	1	0/1	NP/66	D3	6		SHL	rv_n, mv/rv_b, cl
Legacy-map1	0	0/1	NP/66	24 (A4)			SHLD	mv/rv_b, rv_r, i8
Legacy-map1	1	0/1	NP/66	24 (A4)			SHLD	rv_n, mv/rv_b, rv_r, i8
Legacy-map1	0	0/1	NP/66	A5			SHLD	mv/rv_b, rv_r, cl
Legacy-map1	1	0/1	NP/66	A5			SHLD	rv_n, mv/rv_b, rv_r, cl
Legacy-map0	0	0/1	NP	C0	5		SHR	m8/r8_b, i8
Legacy-map0	1	0/1	NP	C0	5		SHR	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	C1	5		SHR	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	C1	5		SHR	rv_n, mv/rv_b, i8
Legacy-map0	0	0/1	NP	D0	5		SHR	m8/r8_b, 1
Legacy-map0	1	0/1	NP	D0	5		SHR	r8_n, m8/r8_b, 1
Legacy-map0	0	0/1	NP/66	D1	5		SHR	mv/rv_b, 1
Legacy-map0	1	0/1	NP/66	D1	5		SHR	rv_n, mv/rv_b, 1
Legacy-map0	0	0/1	NP	D2	5		SHR	m8/r8_b, cl
Legacy-map0	1	0/1	NP	D2	5		SHR	r8_n, m8/r8_b, cl
Legacy-map0	0	0/1	NP/66	D3	5		SHR	mv/rv_b, cl
Legacy-map0	1	0/1	NP/66	D3	5		SHR	rv_n, mv/rv_b, cl
Legacy-map1	0	0/1	NP/66	2C (AC)			SHRD	mv/rv_b, rv_r, i8
Legacy-map1	1	0/1	NP/66	2C (AC)			SHRD	rv_n, mv/rv_b, rv_r, i8
Legacy-map1	0	0/1	NP/66	AD			SHRD	mv/rv_b, rv_r, cl
Legacy-map1	1	0/1	NP/66	AD			SHRD	rv_n, mv/rv_b, rv_r, cl
Legacy-map0	0	0/1	NP	28			SUB	m8/r8_b, r8_r
Legacy-map0	1	0/1	NP	28			SUB	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0/1	NP/66	29			SUB	mv/rv_b, rv_r
Legacy-map0	1	0/1	NP/66	29			SUB	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0/1	NP	2A			SUB	r8_r, m8/r8_b
Legacy-map0	1	0/1	NP	2A			SUB	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0/1	NP/66	2B			SUB	rv_r, mv/rv_b
Legacy-map0	1	0/1	NP/66	2B			SUB	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	80	5		SUB	m8/r8_b, i8
Legacy-map0	1	0/1	NP	80	5		SUB	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	81	5		SUB	mv/rv_b, iz
Legacy-map0	1	0/1	NP/66	81	5		SUB	rv_n, mv/rv_b, iz
Legacy-map0	0	0/1	NP/66	83	5		SUB	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	83	5		SUB	rv_n, mv/rv_b, i8
Legacy-map1	0	0/1	NP/66 (F3)	F4 (BC)			TZCNT	rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	30			XOR	m8/r8_b, r8_r
Legacy-map0	1	0/1	NP	30			XOR	r8_n, m8/r8_b, r8_r
Legacy-map0	0	0/1	NP/66	31			XOR	mv/rv_b, rv_r
Legacy-map0	1	0/1	NP/66	31			XOR	rv_n, mv/rv_b, rv_r
Legacy-map0	0	0/1	NP	32			XOR	r8_r, m8/r8_b
Legacy-map0	1	0/1	NP	32			XOR	r8_n, r8_r, m8/r8_b
Legacy-map0	0	0/1	NP/66	33			XOR	rv_r, mv/rv_b
Legacy-map0	1	0/1	NP/66	33			XOR	rv_n, rv_r, mv/rv_b
Legacy-map0	0	0/1	NP	80	6		XOR	m8/r8_b, i8
Legacy-map0	1	0/1	NP	80	6		XOR	r8_n, m8/r8_b, i8
Legacy-map0	0	0/1	NP/66	81	6		XOR	mv/rv_b, iz
Legacy-map0	1	0/1	NP/66	81	6		XOR	rv_n, mv/rv_b, iz
Legacy-map0	0	0/1	NP/66	83	6		XOR	mv/rv_b, i8
Legacy-map0	1	0/1	NP/66	83	6		XOR	rv_n, mv/rv_b, i8
Legacy-map2	0	0	NP	FC		!3	AADD	m32/m64, r32_r/r64_r
Legacy-map2	0	0	66	FC		!3	AAND	m32/m64, r32_r/r64_r

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
Legacy-map2	0	0	66	66 (F6)			ADCX	r32_r/r64_r, m32/m64/r32_b/r64_b
Legacy-map2	1	0	66	66 (F6)			ADCX	r32_n/r64_n, r32_r/r64_r, m32/m64/r32_b/r64_b
Legacy-map2	0	0	F3	66 (F6)			ADOX	r32_r/r64_r, m32/m64/r32_b/r64_b
Legacy-map2	1	0	F3	66 (F6)			ADOX	r32_n/r64_n, r32_r/r64_r, m32/m64/r32_b/r64_b
Legacy-map2	0	0	F2	FC		!3	AOR	m32/m64, r32_r/r64_r
Legacy-map2	0	0	F3	FC		!3	AXOR	m32/m64, r32_r/r64_r
Legacy-map2	0	0	NP (F2)	F0			CRC32	ry_r, m8/r8_b
Legacy-map2	0	0	NP/66 (F2)	F1			CRC32	ry_r, mv/rv_b
Legacy-map2	0	0	F2	F8		!3	ENQCMD	r64_r, m512
Legacy-map2	0	0	F3	F8		!3	ENQCMLS	r64_r, m512
Legacy-map2	0	0	F3 (66)	F0 (80)		!3	INVEPT	r64_r, m128
Legacy-map2	0	0	F3 (66)	F2 (82)		!3	INVPCID	r64_r, m128
Legacy-map2	0	0	F3 (66)	F1 (81)		!3	INVVPID	r64_r, m128
Legacy-map2	0	0	NP/66	60 (F0)			MOVBE	rv_r, mv/rv_b
Legacy-map2	0	0	NP/66	61 (F1)			MOVBE	mv/rv_b, rv_r
Legacy-map2	0	0	66	F8		!3	MOVDIR64B	r64_r, m512
Legacy-map2	0	0	NP	F9		!3	MOVDIRI	m32/m64, r32_r/r64_r
Legacy-map2	0	0	F2	F8		3	URDMSR	r64_b, r64_r
Legacy-map2	0	0	F3	F8		3	UWRMSR	r64_r, r64_b
Legacy-map2	0	0	NP	66 (F6)		!3	WRSSD	m32, r32_r
Legacy-map2	0	0	NP	66 (F6)		!3	WRSSQ	m64, r64_r
Legacy-map2	0	0	66	65 (F5)		!3	WRUSSD	m32, r32_r
Legacy-map2	0	0	66	65 (F5)		!3	WRUSSQ	m64, r64_r
VEX-map1	0	0	66	90			KMOVb	k_r, k_b/m8
VEX-map1	0	0	66	91		!3	KMOVb	m8, k_r
VEX-map1	0	0	66	92		3	KMOVb	k_r, r32_b
VEX-map1	0	0	66	93		3	KMOVb	r32_r, k_b
VEX-map1	0	0	66	90			KMOVD	k_r, k_b/m32
VEX-map1	0	0	66	91		!3	KMOVD	m32, k_r
VEX-map1	0	0	F2	92		3	KMOVD	k_r, r32_b
VEX-map1	0	0	F2	93		3	KMOVD	r32_r, k_b
VEX-map1	0	0	NP	90			KMOVQ	k_r, k_b/m64
VEX-map1	0	0	NP	91		!3	KMOVQ	m64, k_r
VEX-map1	0	0	F2	92		3	KMOVQ	k_r, r64_b
VEX-map1	0	0	F2	93		3	KMOVQ	r64_r, k_b
VEX-map1	0	0	NP	90			KMOVW	k_r, k_b/m16
VEX-map1	0	0	NP	91		!3	KMOVW	m16, k_r
VEX-map1	0	0	NP	92		3	KMOVW	k_r, r32_b
VEX-map1	0	0	NP	93		3	KMOVW	r32_r, k_b
VEX-map2	0	0/1	NP	F2			ANDN	r32_r/r64_r, r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0/1	NP	F7			BEXTR	r32_r/r64_r, m32/m64/r32_b/r64_b, r32_n/r64_n
VEX-map2	0	0/1	NP	F3	3		BLSI	r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0/1	NP	F3	2		BLSMSK	r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0/1	NP	F3	1		BLSR	r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0/1	NP	F5			BZHI	r32_r/r64_r, m32/m64/r32_b/r64_b, r32_n/r64_n
VEX-map2	0	0	66	E6		!3	CMPBEXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E2		!3	CMPBXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	EE		!3	CMPLXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	EC		!3	CMPLXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E7		!3	CMPNBEXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E3		!3	CMPNBXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	EF		!3	CMPNLEXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	ED		!3	CMPNLXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E1		!3	CMPNOXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	EB		!3	CMPNPXADD	m32/m64, r32_r/r64_r, r32_n/r64_n

FROM	ND	NF	PP	OPC	REG	MOD	ICLASS	OPERANDS
VEX-map2	0	0	66	E9		!3	CMPNSXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E5		!3	CMPNZXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E0		!3	CMPOXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	EA		!3	CMPPXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E8		!3	CMP SXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	66	E4		!3	CMPZXADD	m32/m64, r32_r/r64_r, r32_n/r64_n
VEX-map2	0	0	NP	49	0	!3	LD TILECFG	m512
VEX-map2	0	0	F2	F6			MULX	r32_r/r64_r, r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0	F2	F5			PDEP	r32_r/r64_r, r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0	F3	F5			PEXT	r32_r/r64_r, r32_n/r64_n, m32/m64/r32_b/r64_b
VEX-map2	0	0	F3	F7			SARX	r32_r/r64_r, m32/m64/r32_b/r64_b, r32_n/r64_n
VEX-map2	0	0	66	F7			SHLX	r32_r/r64_r, m32/m64/r32_b/r64_b, r32_n/r64_n
VEX-map2	0	0	F2	F7			SHRX	r32_r/r64_r, m32/m64/r32_b/r64_b, r32_n/r64_n
VEX-map2	0	0	66	49	0	!3	ST TILECFG	m512
VEX-map2	0	0	F2	4B		!3	TILELOADD	tmm1, sibmem
VEX-map2	0	0	66	4B		!3	TILELOADDDT1	tmm1, sibmem
VEX-map2	0	0	F3	4B		!3	TILESTORED	sibmem, tmm1
VEX-map3	0	0	F2	F0			RORX	r32_r/r64_r, m32/m64/r32_b/r64_b, i8
VEX-map7	0	0	F2	F8	0	3	URDMSR	r64_b, i32
VEX-map7	0	0	F3	F8	0	3	UWRMSR	i32, r64_b

3.2 NOTATIONAL CONVENTIONS

In the “Encoding/Instruction” descriptions of the EVEX map 4 instructions:

- “LLZ” means that the LL bits in the EVEX payload must be 0b00 and either bit being nonzero triggers #UD.
- “IGNORED” means that the W bit in the EVEX payload is ignored.
- “SCALABLE” means that the OSIZE of the instruction is variable and can be 64b, 32b or 16b. The OSIZE is determined by the W and pp bits in the EVEX payload as follows:
 - If W = 1, then OSIZE = 64b.
 - If W = 0 and pp = NP, then OSIZE = 32b.
 - If W = 0 and pp = 66, then OSIZE = 16b.

The pp bits can only be NP or 66 for such instructions.

- “id”, “iw” and “ib” denotes an immediate of size 32b, 16b and 8b, respectively.
- “{NF}” means that the EVEX.NF bit is used to control status flags update: EVEX.NF = 1 (respectively, EVEX.NF = 0) suppresses (does not suppress) the status flags update.
- “{ND=ZU}” means that the EVEX.ND bit is used to control zero-upper behavior: EVEX.ND = 1 (respectively, EVEX.ND = 0) zero-uppers (does not zero-upper) the destination register.
- When EVEX.ND = 1/0 is used to signify the presence/absence of an NDD, there will be two separate encoding descriptions for the “{ND=0}” and “{ND=1}” cases.
- NOREP means a 0xF2/0XF3 REP prefix is not allowed.
- NO66 means a 0x66 (OSIZE override) prefix is not allowed.
- NO67 means a 0x67 (ASIZE override) prefix is not allowed.
- The mnemonics of x86 condition codes have any synonyms (see SDM volume 1 appendix B). For instructions that have condition codes (CMOVcc, CFCMOVcc, SETcc, CMPccXADD) or source condition codes (CCMPscc and CTESTscc), only a single mnemonic per condition code value will be used. Binary tools such as assemblers are of course free to support other synonyms.

Chapter 4

EXCEPTION CLASSES

4.1 EXCEPTION CLASS INSTRUCTION SUMMARY

The following exception tables summarize the mnemonic, operands, instruction family, and encoding space of instructions associated with particular exception classes

Type AMX-E1-EVEX			
LDTILECFG	m512	APX_F-AMX-BASE	EVEX
Type AMX-E2-EVEX			
STTILECFG	m512	APX_F-AMX-BASE	EVEX
Type AMX-E3-EVEX			
TILELOADD	tmm1, sibmem	APX_F-AMX	EVEX
TILELOADDRS	tmm1, sibmem	APX_F-AMX	EVEX
TILELOADDRST1	tmm1, sibmem	APX_F-AMX	EVEX
TILELOADDT1	tmm1, sibmem	APX_F-AMX	EVEX
TILESTORED	sibmem, tmm1	APX_F-AMX	EVEX
Type APX-EVEX-BMI			
ANDN	r32, r32, r32/m32	APX_F	EVEX
ANDN	r64, r64, r64/m64	APX_F	EVEX
BEXTR	r32, r32/m32, r32	APX_F	EVEX
BEXTR	r64, r64/m64, r64	APX_F	EVEX
BLSI	r32, r32/m32	APX_F	EVEX
BLSI	r64, r64/m64	APX_F	EVEX
BLSMASK	r32, r32/m32	APX_F	EVEX
BLSMASK	r64, r64/m64	APX_F	EVEX
BLSR	r32, r32/m32	APX_F	EVEX
BLSR	r64, r64/m64	APX_F	EVEX
BZHI	r32, r32/m32, r32	APX_F	EVEX
BZHI	r64, r64/m64, r64	APX_F	EVEX
MULX	r32, r32, r32/m32, <edx:r:supp>	APX_F	EVEX
MULX	r64, r64, r64/m64, <rdx:r:supp>	APX_F	EVEX
PDEP	r32, r32, r32/m32	APX_F	EVEX
PDEP	r64, r64, r64/m64	APX_F	EVEX
PEXT	r32, r32, r32/m32	APX_F	EVEX
PEXT	r64, r64, r64/m64	APX_F	EVEX
RORX	r32, r32/m32, imm8	APX_F	EVEX
RORX	r64, r64/m64, imm8	APX_F	EVEX
SARX	r32, r32/m32, r32	APX_F	EVEX
SARX	r64, r64/m64, r64	APX_F	EVEX
SHLX	r32, r32/m32, r32	APX_F	EVEX
SHLX	r64, r64/m64, r64	APX_F	EVEX
SHRX	r32, r32/m32, r32	APX_F	EVEX
SHRX	r64, r64/m64, r64	APX_F	EVEX
Type APX-EVEX-CCMP			
CCMPB	r8, r8/m8, dfv	APX_F	EVEX
CCMPB	r8/m8, imm8, dfv	APX_F	EVEX
CCMPB	r8/m8, r8, dfv	APX_F	EVEX

CCMPB	rv, rv/mv, dfv	APX_F	EVEX
CCMPB	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPB	rv/mv, imm8, dfv	APX_F	EVEX
CCMPB	rv/mv, rv, dfv	APX_F	EVEX
CCMPBE	r8, r8/m8, dfv	APX_F	EVEX
CCMPBE	r8/m8, imm8, dfv	APX_F	EVEX
CCMPBE	r8/m8, r8, dfv	APX_F	EVEX
CCMPBE	rv, rv/mv, dfv	APX_F	EVEX
CCMPBE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPBE	rv/mv, imm8, dfv	APX_F	EVEX
CCMPBE	rv/mv, rv, dfv	APX_F	EVEX
CCMPF	r8, r8/m8, dfv	APX_F	EVEX
CCMPF	r8/m8, imm8, dfv	APX_F	EVEX
CCMPF	r8/m8, r8, dfv	APX_F	EVEX
CCMPF	rv, rv/mv, dfv	APX_F	EVEX
CCMPF	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPF	rv/mv, imm8, dfv	APX_F	EVEX
CCMPF	rv/mv, rv, dfv	APX_F	EVEX
CCMPL	r8, r8/m8, dfv	APX_F	EVEX
CCMPL	r8/m8, imm8, dfv	APX_F	EVEX
CCMPL	r8/m8, r8, dfv	APX_F	EVEX
CCMPL	rv, rv/mv, dfv	APX_F	EVEX
CCMPL	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPL	rv/mv, imm8, dfv	APX_F	EVEX
CCMPL	rv/mv, rv, dfv	APX_F	EVEX
CCMPLE	r8, r8/m8, dfv	APX_F	EVEX
CCMPLE	r8/m8, imm8, dfv	APX_F	EVEX
CCMPLE	r8/m8, r8, dfv	APX_F	EVEX
CCMPLE	rv, rv/mv, dfv	APX_F	EVEX
CCMPLE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPLE	rv/mv, imm8, dfv	APX_F	EVEX
CCMPLE	rv/mv, rv, dfv	APX_F	EVEX
CCMPNB	r8, r8/m8, dfv	APX_F	EVEX
CCMPNB	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNB	r8/m8, r8, dfv	APX_F	EVEX
CCMPNB	rv, rv/mv, dfv	APX_F	EVEX
CCMPNB	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNB	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNB	rv/mv, rv, dfv	APX_F	EVEX
CCMPNBE	r8, r8/m8, dfv	APX_F	EVEX
CCMPNBE	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNBE	r8/m8, r8, dfv	APX_F	EVEX
CCMPNBE	rv, rv/mv, dfv	APX_F	EVEX
CCMPNBE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNBE	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNBE	rv/mv, rv, dfv	APX_F	EVEX
CCMPNL	r8, r8/m8, dfv	APX_F	EVEX

CCMPNL	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNL	r8/m8, r8, dfv	APX_F	EVEX
CCMPNL	rv, rv/mv, dfv	APX_F	EVEX
CCMPNL	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNL	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNL	rv/mv, rv, dfv	APX_F	EVEX
CCMPNLE	r8, r8/m8, dfv	APX_F	EVEX
CCMPNLE	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNLE	r8/m8, r8, dfv	APX_F	EVEX
CCMPNLE	rv, rv/mv, dfv	APX_F	EVEX
CCMPNLE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNLE	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNLE	rv/mv, rv, dfv	APX_F	EVEX
CCMPNO	r8, r8/m8, dfv	APX_F	EVEX
CCMPNO	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNO	r8/m8, r8, dfv	APX_F	EVEX
CCMPNO	rv, rv/mv, dfv	APX_F	EVEX
CCMPNO	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNO	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNO	rv/mv, rv, dfv	APX_F	EVEX
CCMPNS	r8, r8/m8, dfv	APX_F	EVEX
CCMPNS	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNS	r8/m8, r8, dfv	APX_F	EVEX
CCMPNS	rv, rv/mv, dfv	APX_F	EVEX
CCMPNS	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNS	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNS	rv/mv, rv, dfv	APX_F	EVEX
CCMPNZ	r8, r8/m8, dfv	APX_F	EVEX
CCMPNZ	r8/m8, imm8, dfv	APX_F	EVEX
CCMPNZ	r8/m8, r8, dfv	APX_F	EVEX
CCMPNZ	rv, rv/mv, dfv	APX_F	EVEX
CCMPNZ	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPNZ	rv/mv, imm8, dfv	APX_F	EVEX
CCMPNZ	rv/mv, rv, dfv	APX_F	EVEX
CCMPO	r8, r8/m8, dfv	APX_F	EVEX
CCMPO	r8/m8, imm8, dfv	APX_F	EVEX
CCMPO	r8/m8, r8, dfv	APX_F	EVEX
CCMPO	rv, rv/mv, dfv	APX_F	EVEX
CCMPO	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPO	rv/mv, imm8, dfv	APX_F	EVEX
CCMPO	rv/mv, rv, dfv	APX_F	EVEX
CCMPS	r8, r8/m8, dfv	APX_F	EVEX
CCMPS	r8/m8, imm8, dfv	APX_F	EVEX
CCMPS	r8/m8, r8, dfv	APX_F	EVEX
CCMPS	rv, rv/mv, dfv	APX_F	EVEX
CCMPS	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPS	rv/mv, imm8, dfv	APX_F	EVEX

CCMPS	rv/mv, rv, dfv	APX_F	EVEX
CCMPT	r8, r8/m8, dfv	APX_F	EVEX
CCMPT	r8/m8, imm8, dfv	APX_F	EVEX
CCMPT	r8/m8, r8, dfv	APX_F	EVEX
CCMPT	rv, rv/mv, dfv	APX_F	EVEX
CCMPT	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPT	rv/mv, imm8, dfv	APX_F	EVEX
CCMPT	rv/mv, rv, dfv	APX_F	EVEX
CCMPZ	r8, r8/m8, dfv	APX_F	EVEX
CCMPZ	r8/m8, imm8, dfv	APX_F	EVEX
CCMPZ	r8/m8, r8, dfv	APX_F	EVEX
CCMPZ	rv, rv/mv, dfv	APX_F	EVEX
CCMPZ	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CCMPZ	rv/mv, imm8, dfv	APX_F	EVEX
CCMPZ	rv/mv, rv, dfv	APX_F	EVEX
CTESTB	r8/m8, imm8, dfv	APX_F	EVEX
CTESTB	r8/m8, r8, dfv	APX_F	EVEX
CTESTB	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTB	rv/mv, rv, dfv	APX_F	EVEX
CTESTBE	r8/m8, imm8, dfv	APX_F	EVEX
CTESTBE	r8/m8, r8, dfv	APX_F	EVEX
CTESTBE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTBE	rv/mv, rv, dfv	APX_F	EVEX
CTESTF	r8/m8, imm8, dfv	APX_F	EVEX
CTESTF	r8/m8, r8, dfv	APX_F	EVEX
CTESTF	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTF	rv/mv, rv, dfv	APX_F	EVEX
CTESTL	r8/m8, imm8, dfv	APX_F	EVEX
CTESTL	r8/m8, r8, dfv	APX_F	EVEX
CTESTL	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTL	rv/mv, rv, dfv	APX_F	EVEX
CTESTLE	r8/m8, imm8, dfv	APX_F	EVEX
CTESTLE	r8/m8, r8, dfv	APX_F	EVEX
CTESTLE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTLE	rv/mv, rv, dfv	APX_F	EVEX
CTESTNB	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNB	r8/m8, r8, dfv	APX_F	EVEX
CTESTNB	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNB	rv/mv, rv, dfv	APX_F	EVEX
CTESTNBE	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNBE	r8/m8, r8, dfv	APX_F	EVEX
CTESTNBE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNBE	rv/mv, rv, dfv	APX_F	EVEX
CTESTNL	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNL	r8/m8, r8, dfv	APX_F	EVEX
CTESTNL	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNL	rv/mv, rv, dfv	APX_F	EVEX

CTESTNLE	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNLE	r8/m8, r8, dfv	APX_F	EVEX
CTESTNLE	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNLE	rv/mv, rv, dfv	APX_F	EVEX
CTESTNO	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNO	r8/m8, r8, dfv	APX_F	EVEX
CTESTNO	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNO	rv/mv, rv, dfv	APX_F	EVEX
CTESTNS	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNS	r8/m8, r8, dfv	APX_F	EVEX
CTESTNS	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNS	rv/mv, rv, dfv	APX_F	EVEX
CTESTNZ	r8/m8, imm8, dfv	APX_F	EVEX
CTESTNZ	r8/m8, r8, dfv	APX_F	EVEX
CTESTNZ	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTNZ	rv/mv, rv, dfv	APX_F	EVEX
CTESTO	r8/m8, imm8, dfv	APX_F	EVEX
CTESTO	r8/m8, r8, dfv	APX_F	EVEX
CTESTO	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTO	rv/mv, rv, dfv	APX_F	EVEX
CTESTS	r8/m8, imm8, dfv	APX_F	EVEX
CTESTS	r8/m8, r8, dfv	APX_F	EVEX
CTESTS	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTS	rv/mv, rv, dfv	APX_F	EVEX
CTESTT	r8/m8, imm8, dfv	APX_F	EVEX
CTESTT	r8/m8, r8, dfv	APX_F	EVEX
CTESTT	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTT	rv/mv, rv, dfv	APX_F	EVEX
CTESTZ	r8/m8, imm8, dfv	APX_F	EVEX
CTESTZ	r8/m8, r8, dfv	APX_F	EVEX
CTESTZ	rv/mv, imm16/imm32, dfv	APX_F	EVEX
CTESTZ	rv/mv, rv, dfv	APX_F	EVEX
Type APX-EVEX-CET-WRSS			
WRSSD	m32, r32	APX_F	EVEX
WRSSQ	m64, r64	APX_F	EVEX
Type APX-EVEX-CET-WRUSS			
WRUSSD	m32, r32	APX_F	EVEX
WRUSSQ	m64, r64	APX_F	EVEX
Type APX-EVEX-CFCMOV			
CFCMOVB	mv, rv	APX_F	EVEX
CFCMOVB	rv, rv	APX_F	EVEX
CFCMOVB	rv, rv, rv/mv	APX_F	EVEX
CFCMOVB	rv, rv/mv	APX_F	EVEX
CFCMOVBE	mv, rv	APX_F	EVEX
CFCMOVBE	rv, rv	APX_F	EVEX
CFCMOVBE	rv, rv, rv/mv	APX_F	EVEX
CFCMOVBE	rv, rv/mv	APX_F	EVEX

CFCMOVL	mv, rv	APX_F	EVEX
CFCMOVL	rv, rv	APX_F	EVEX
CFCMOVL	rv, rv, rv/mv	APX_F	EVEX
CFCMOVL	rv, rv/mv	APX_F	EVEX
CFCMOVLE	mv, rv	APX_F	EVEX
CFCMOVLE	rv, rv	APX_F	EVEX
CFCMOVLE	rv, rv, rv/mv	APX_F	EVEX
CFCMOVLE	rv, rv/mv	APX_F	EVEX
CFCMOVNB	mv, rv	APX_F	EVEX
CFCMOVNB	rv, rv	APX_F	EVEX
CFCMOVNB	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNB	rv, rv/mv	APX_F	EVEX
CFCMOVNBE	mv, rv	APX_F	EVEX
CFCMOVNBE	rv, rv	APX_F	EVEX
CFCMOVNBE	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNBE	rv, rv/mv	APX_F	EVEX
CFCMOVNL	mv, rv	APX_F	EVEX
CFCMOVNL	rv, rv	APX_F	EVEX
CFCMOVNL	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNL	rv, rv/mv	APX_F	EVEX
CFCMOVNLE	mv, rv	APX_F	EVEX
CFCMOVNLE	rv, rv	APX_F	EVEX
CFCMOVNLE	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNLE	rv, rv/mv	APX_F	EVEX
CFCMOVNO	mv, rv	APX_F	EVEX
CFCMOVNO	rv, rv	APX_F	EVEX
CFCMOVNO	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNO	rv, rv/mv	APX_F	EVEX
CFCMOVNP	mv, rv	APX_F	EVEX
CFCMOVNP	rv, rv	APX_F	EVEX
CFCMOVNP	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNP	rv, rv/mv	APX_F	EVEX
CFCMOVNS	mv, rv	APX_F	EVEX
CFCMOVNS	rv, rv	APX_F	EVEX
CFCMOVNS	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNS	rv, rv/mv	APX_F	EVEX
CFCMOVNZ	mv, rv	APX_F	EVEX
CFCMOVNZ	rv, rv	APX_F	EVEX
CFCMOVNZ	rv, rv, rv/mv	APX_F	EVEX
CFCMOVNZ	rv, rv/mv	APX_F	EVEX
CFCMOVO	mv, rv	APX_F	EVEX
CFCMOVO	rv, rv	APX_F	EVEX
CFCMOVO	rv, rv, rv/mv	APX_F	EVEX
CFCMOVO	rv, rv/mv	APX_F	EVEX
CFCMOVP	mv, rv	APX_F	EVEX
CFCMOVP	rv, rv	APX_F	EVEX
CFCMOVP	rv, rv, rv/mv	APX_F	EVEX

CFCMOVP	rv, rv/mv	APX_F	EVEX
CFCMOVS	mv, rv	APX_F	EVEX
CFCMOVS	rv, rv	APX_F	EVEX
CFCMOVS	rv, rv, rv/mv	APX_F	EVEX
CFCMOVS	rv, rv/mv	APX_F	EVEX
CFCMOVZ	mv, rv	APX_F	EVEX
CFCMOVZ	rv, rv	APX_F	EVEX
CFCMOVZ	rv, rv, rv/mv	APX_F	EVEX
CFCMOVZ	rv, rv/mv	APX_F	EVEX
Type APX-EVEX-CMPCCXADD			
CMPBEXADD	m32, r32, r32	APX_F	EVEX
CMPBEXADD	m64, r64, r64	APX_F	EVEX
CMPBXADD	m32, r32, r32	APX_F	EVEX
CMPBXADD	m64, r64, r64	APX_F	EVEX
CMPLXADD	m32, r32, r32	APX_F	EVEX
CMPLXADD	m64, r64, r64	APX_F	EVEX
CMPLXADD	m32, r32, r32	APX_F	EVEX
CMPLXADD	m64, r64, r64	APX_F	EVEX
CMPNBEXADD	m32, r32, r32	APX_F	EVEX
CMPNBEXADD	m64, r64, r64	APX_F	EVEX
CMPNBXADD	m32, r32, r32	APX_F	EVEX
CMPNBXADD	m64, r64, r64	APX_F	EVEX
CMPNLEXADD	m32, r32, r32	APX_F	EVEX
CMPNLEXADD	m64, r64, r64	APX_F	EVEX
CMPNLXADD	m32, r32, r32	APX_F	EVEX
CMPNLXADD	m64, r64, r64	APX_F	EVEX
CMPOXADD	m32, r32, r32	APX_F	EVEX
CMPOXADD	m64, r64, r64	APX_F	EVEX
CMPNPXADD	m32, r32, r32	APX_F	EVEX
CMPNPXADD	m64, r64, r64	APX_F	EVEX
CMPSXADD	m32, r32, r32	APX_F	EVEX
CMPSXADD	m64, r64, r64	APX_F	EVEX
CMPNZXADD	m32, r32, r32	APX_F	EVEX
CMPNZXADD	m64, r64, r64	APX_F	EVEX
CMPOXADD	m32, r32, r32	APX_F	EVEX
CMPOXADD	m64, r64, r64	APX_F	EVEX
CMPPXADD	m32, r32, r32	APX_F	EVEX
CMPPXADD	m64, r64, r64	APX_F	EVEX
CMPSXADD	m32, r32, r32	APX_F	EVEX
CMPSXADD	m64, r64, r64	APX_F	EVEX
CMPZXADD	m32, r32, r32	APX_F	EVEX
CMPZXADD	m64, r64, r64	APX_F	EVEX
Type APX-EVEX-ENQCMD			
ENQCMD	ra, m512	APX_F	EVEX
ENQCMDs	ra, m512	APX_F	EVEX
Type APX-EVEX-INT			
ADC	r8, r8, r8/m8	APX_F	EVEX

ADC	r8, r8/m8	APX_F	EVEX
ADC	r8, r8/m8, imm8	APX_F	EVEX
ADC	r8, r8/m8, r8	APX_F	EVEX
ADC	r8/m8, imm8	APX_F	EVEX
ADC	r8/m8, r8	APX_F	EVEX
ADC	rv, rv, rv/mv	APX_F	EVEX
ADC	rv, rv/mv	APX_F	EVEX
ADC	rv, rv/mv, imm16/imm32	APX_F	EVEX
ADC	rv, rv/mv, imm8	APX_F	EVEX
ADC	rv, rv/mv, rv	APX_F	EVEX
ADC	rv/mv, imm16/imm32	APX_F	EVEX
ADC	rv/mv, imm8	APX_F	EVEX
ADC	rv/mv, rv	APX_F	EVEX
ADCX	r32, r32, r32/m32	APX_F	EVEX
ADCX	r32, r32/m32	APX_F	EVEX
ADCX	r64, r64, r64/m64	APX_F	EVEX
ADCX	r64, r64/m64	APX_F	EVEX
ADD	r8, r8, r8/m8	APX_F	EVEX
ADD	r8, r8/m8	APX_F	EVEX
ADD	r8, r8/m8, imm8	APX_F	EVEX
ADD	r8, r8/m8, r8	APX_F	EVEX
ADD	r8/m8, imm8	APX_F	EVEX
ADD	r8/m8, r8	APX_F	EVEX
ADD	rv, rv, rv/mv	APX_F	EVEX
ADD	rv, rv/mv	APX_F	EVEX
ADD	rv, rv/mv, imm16/imm32	APX_F	EVEX
ADD	rv, rv/mv, imm8	APX_F	EVEX
ADD	rv, rv/mv, rv	APX_F	EVEX
ADD	rv/mv, imm16/imm32	APX_F	EVEX
ADD	rv/mv, imm8	APX_F	EVEX
ADD	rv/mv, rv	APX_F	EVEX
ADOX	r32, r32, r32/m32	APX_F	EVEX
ADOX	r32, r32/m32	APX_F	EVEX
ADOX	r64, r64, r64/m64	APX_F	EVEX
ADOX	r64, r64/m64	APX_F	EVEX
AND	r8, r8, r8/m8	APX_F	EVEX
AND	r8, r8/m8	APX_F	EVEX
AND	r8, r8/m8, imm8	APX_F	EVEX
AND	r8, r8/m8, r8	APX_F	EVEX
AND	r8/m8, imm8	APX_F	EVEX
AND	r8/m8, r8	APX_F	EVEX
AND	rv, rv, rv/mv	APX_F	EVEX
AND	rv, rv/mv	APX_F	EVEX
AND	rv, rv/mv, imm16/imm32	APX_F	EVEX
AND	rv, rv/mv, imm8	APX_F	EVEX
AND	rv, rv/mv, rv	APX_F	EVEX
AND	rv/mv, imm16/imm32	APX_F	EVEX

AND	rv/mv, imm8	APX_F	EVEX
AND	rv/mv, rv	APX_F	EVEX
CMOVB	rv, rv, rv/mv	APX_F	EVEX
CMOVBE	rv, rv, rv/mv	APX_F	EVEX
CMOVL	rv, rv, rv/mv	APX_F	EVEX
CMOVLE	rv, rv, rv/mv	APX_F	EVEX
CMOVNB	rv, rv, rv/mv	APX_F	EVEX
CMOVNBE	rv, rv, rv/mv	APX_F	EVEX
CMOVNL	rv, rv, rv/mv	APX_F	EVEX
CMOVNLE	rv, rv, rv/mv	APX_F	EVEX
CMOVNO	rv, rv, rv/mv	APX_F	EVEX
CMOVNP	rv, rv, rv/mv	APX_F	EVEX
CMOVNS	rv, rv, rv/mv	APX_F	EVEX
CMOVNZ	rv, rv, rv/mv	APX_F	EVEX
CMOVO	rv, rv, rv/mv	APX_F	EVEX
CMOVP	rv, rv, rv/mv	APX_F	EVEX
CMOVS	rv, rv, rv/mv	APX_F	EVEX
CMOVZ	rv, rv, rv/mv	APX_F	EVEX
CRC32	ry, r8/m8	APX_F	EVEX
CRC32	ry, rv/mv	APX_F	EVEX
DEC	r8, r8/m8	APX_F	EVEX
DEC	r8/m8	APX_F	EVEX
DEC	rv, rv/mv	APX_F	EVEX
DEC	rv/mv	APX_F	EVEX
DIV	r8/m8, <ax:rw:supp>	APX_F	EVEX
DIV	rv/mv, <orax:rw:supp>, <ordx:rw:supp>	APX_F	EVEX
IDIV	r8/m8, <ax:rw:supp>	APX_F	EVEX
IDIV	rv/mv, <orax:rw:supp>, <ordx:rw:supp>	APX_F	EVEX
IMUL	r8/m8, <al:r:supp>, <ax:w:supp>	APX_F	EVEX
IMUL	rv, rv, rv/mv	APX_F	EVEX
IMUL	rv, rv/mv	APX_F	EVEX
IMUL	rv, rv/mv, imm16/imm32	APX_F	EVEX
IMUL	rv, rv/mv, imm8	APX_F	EVEX
IMUL	rv/mv, <orax:rw:supp>, <ordx:w:supp>	APX_F	EVEX
INC	r8, r8/m8	APX_F	EVEX
INC	r8/m8	APX_F	EVEX
INC	rv, rv/mv	APX_F	EVEX
INC	rv/mv	APX_F	EVEX
LZCNT	rv, rv/mv	APX_F	EVEX
MOVBE	rv, rv/mv	APX_F	EVEX
MOVBE	rv/mv, rv	APX_F	EVEX
MOVDIR64B	ra, m512, <m512:w:supp>	APX_F	EVEX
MOVDIRI	my, ry	APX_F	EVEX
MUL	r8/m8, <al:r:supp>, <ax:w:supp>	APX_F	EVEX
MUL	rv/mv, <orax:rw:supp>, <ordx:w:supp>	APX_F	EVEX
NEG	r8, r8/m8	APX_F	EVEX
NEG	r8/m8	APX_F	EVEX

NEG	rv, rv/mv	APX_F	EVEX
NEG	rv/mv	APX_F	EVEX
NOT	r8, r8/m8	APX_F	EVEX
NOT	r8/m8	APX_F	EVEX
NOT	rv, rv/mv	APX_F	EVEX
NOT	rv/mv	APX_F	EVEX
OR	r8, r8, r8/m8	APX_F	EVEX
OR	r8, r8/m8	APX_F	EVEX
OR	r8, r8/m8, imm8	APX_F	EVEX
OR	r8, r8/m8, r8	APX_F	EVEX
OR	r8/m8, imm8	APX_F	EVEX
OR	r8/m8, r8	APX_F	EVEX
OR	rv, rv, rv/mv	APX_F	EVEX
OR	rv, rv/mv	APX_F	EVEX
OR	rv, rv/mv, imm16/imm32	APX_F	EVEX
OR	rv, rv/mv, imm8	APX_F	EVEX
OR	rv, rv/mv, rv	APX_F	EVEX
OR	rv/mv, imm16/imm32	APX_F	EVEX
OR	rv/mv, imm8	APX_F	EVEX
OR	rv/mv, rv	APX_F	EVEX
POPCNT	rv, rv/mv	APX_F	EVEX
RCL	r8, r8/m8, <1:r:impl>	APX_F	EVEX
RCL	r8, r8/m8, <cl:r:impl>	APX_F	EVEX
RCL	r8, r8/m8, imm8	APX_F	EVEX
RCL	r8/m8, <1:r:impl>	APX_F	EVEX
RCL	r8/m8, <cl:r:impl>	APX_F	EVEX
RCL	r8/m8, imm8	APX_F	EVEX
RCL	rv, rv/mv, <1:r:impl>	APX_F	EVEX
RCL	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
RCL	rv, rv/mv, imm8	APX_F	EVEX
RCL	rv/mv, <1:r:impl>	APX_F	EVEX
RCL	rv/mv, <cl:r:impl>	APX_F	EVEX
RCL	rv/mv, imm8	APX_F	EVEX
RCR	r8, r8/m8, <1:r:impl>	APX_F	EVEX
RCR	r8, r8/m8, <cl:r:impl>	APX_F	EVEX
RCR	r8, r8/m8, imm8	APX_F	EVEX
RCR	r8/m8, <1:r:impl>	APX_F	EVEX
RCR	r8/m8, <cl:r:impl>	APX_F	EVEX
RCR	r8/m8, imm8	APX_F	EVEX
RCR	rv, rv/mv, <1:r:impl>	APX_F	EVEX
RCR	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
RCR	rv, rv/mv, imm8	APX_F	EVEX
RCR	rv/mv, <1:r:impl>	APX_F	EVEX
RCR	rv/mv, <cl:r:impl>	APX_F	EVEX
RCR	rv/mv, imm8	APX_F	EVEX
ROL	r8, r8/m8, <1:r:impl>	APX_F	EVEX
ROL	r8, r8/m8, <cl:r:impl>	APX_F	EVEX

ROL	r8, r8/m8, imm8	APX_F	EVEX
ROL	r8/m8, <1:r:impl>	APX_F	EVEX
ROL	r8/m8, <cl:r:impl>	APX_F	EVEX
ROL	r8/m8, imm8	APX_F	EVEX
ROL	rv, rv/mv, <1:r:impl>	APX_F	EVEX
ROL	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
ROL	rv, rv/mv, imm8	APX_F	EVEX
ROL	rv/mv, <1:r:impl>	APX_F	EVEX
ROL	rv/mv, <cl:r:impl>	APX_F	EVEX
ROL	rv/mv, imm8	APX_F	EVEX
ROR	r8, r8/m8, <1:r:impl>	APX_F	EVEX
ROR	r8, r8/m8, <cl:r:impl>	APX_F	EVEX
ROR	r8, r8/m8, imm8	APX_F	EVEX
ROR	r8/m8, <1:r:impl>	APX_F	EVEX
ROR	r8/m8, <cl:r:impl>	APX_F	EVEX
ROR	r8/m8, imm8	APX_F	EVEX
ROR	rv, rv/mv, <1:r:impl>	APX_F	EVEX
ROR	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
ROR	rv, rv/mv, imm8	APX_F	EVEX
ROR	rv/mv, <1:r:impl>	APX_F	EVEX
ROR	rv/mv, <cl:r:impl>	APX_F	EVEX
ROR	rv/mv, imm8	APX_F	EVEX
SAR	r8, r8/m8, <1:r:impl>	APX_F	EVEX
SAR	r8, r8/m8, <cl:r:impl>	APX_F	EVEX
SAR	r8, r8/m8, imm8	APX_F	EVEX
SAR	r8/m8, <1:r:impl>	APX_F	EVEX
SAR	r8/m8, <cl:r:impl>	APX_F	EVEX
SAR	r8/m8, imm8	APX_F	EVEX
SAR	rv, rv/mv, <1:r:impl>	APX_F	EVEX
SAR	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
SAR	rv, rv/mv, imm8	APX_F	EVEX
SAR	rv/mv, <1:r:impl>	APX_F	EVEX
SAR	rv/mv, <cl:r:impl>	APX_F	EVEX
SAR	rv/mv, imm8	APX_F	EVEX
SBB	r8, r8, r8/m8	APX_F	EVEX
SBB	r8, r8/m8	APX_F	EVEX
SBB	r8, r8/m8, imm8	APX_F	EVEX
SBB	r8, r8/m8, r8	APX_F	EVEX
SBB	r8/m8, imm8	APX_F	EVEX
SBB	r8/m8, r8	APX_F	EVEX
SBB	rv, rv, rv/mv	APX_F	EVEX
SBB	rv, rv/mv	APX_F	EVEX
SBB	rv, rv/mv, imm16/imm32	APX_F	EVEX
SBB	rv, rv/mv, imm8	APX_F	EVEX
SBB	rv, rv/mv, rv	APX_F	EVEX
SBB	rv/mv, imm16/imm32	APX_F	EVEX
SBB	rv/mv, imm8	APX_F	EVEX

SBB	rv/mv, rv	APX_F	EVEX
SETB	r8/m8	APX_F	EVEX
SETBE	r8/m8	APX_F	EVEX
SETL	r8/m8	APX_F	EVEX
SETLE	r8/m8	APX_F	EVEX
SETNB	r8/m8	APX_F	EVEX
SETNBE	r8/m8	APX_F	EVEX
SETNL	r8/m8	APX_F	EVEX
SETNLE	r8/m8	APX_F	EVEX
SETNO	r8/m8	APX_F	EVEX
SETNP	r8/m8	APX_F	EVEX
SETNS	r8/m8	APX_F	EVEX
SETNZ	r8/m8	APX_F	EVEX
SETO	r8/m8	APX_F	EVEX
SETP	r8/m8	APX_F	EVEX
SETS	r8/m8	APX_F	EVEX
SETZ	r8/m8	APX_F	EVEX
SHL	r8, r8/m8, <1:r:impl>	APX_F	EVEX
SHL	r8, r8/m8, <cl:r:impl>	APX_F	EVEX
SHL	r8, r8/m8, imm8	APX_F	EVEX
SHL	r8/m8, <1:r:impl>	APX_F	EVEX
SHL	r8/m8, <cl:r:impl>	APX_F	EVEX
SHL	r8/m8, imm8	APX_F	EVEX
SHL	rv, rv/mv, <1:r:impl>	APX_F	EVEX
SHL	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
SHL	rv, rv/mv, imm8	APX_F	EVEX
SHL	rv/mv, <1:r:impl>	APX_F	EVEX
SHL	rv/mv, <cl:r:impl>	APX_F	EVEX
SHL	rv/mv, imm8	APX_F	EVEX
SHLD	rv, rv/mv, rv, <cl:r:impl>	APX_F	EVEX
SHLD	rv, rv/mv, rv, imm8	APX_F	EVEX
SHLD	rv/mv, rv, <cl:r:impl>	APX_F	EVEX
SHLD	rv/mv, rv, imm8	APX_F	EVEX
SHR	r8, r8/m8, <1:r:impl>	APX_F	EVEX
SHR	r8, r8/m8, <cl:r:impl>	APX_F	EVEX
SHR	r8, r8/m8, imm8	APX_F	EVEX
SHR	r8/m8, <1:r:impl>	APX_F	EVEX
SHR	r8/m8, <cl:r:impl>	APX_F	EVEX
SHR	r8/m8, imm8	APX_F	EVEX
SHR	rv, rv/mv, <1:r:impl>	APX_F	EVEX
SHR	rv, rv/mv, <cl:r:impl>	APX_F	EVEX
SHR	rv, rv/mv, imm8	APX_F	EVEX
SHR	rv/mv, <1:r:impl>	APX_F	EVEX
SHR	rv/mv, <cl:r:impl>	APX_F	EVEX
SHR	rv/mv, imm8	APX_F	EVEX
SHRD	rv, rv/mv, rv, <cl:r:impl>	APX_F	EVEX
SHRD	rv, rv/mv, rv, imm8	APX_F	EVEX

SHRD	rv/mv, rv, <cl:r:impl>	APX_F	EVEX
SHRD	rv/mv, rv, imm8	APX_F	EVEX
SUB	r8, r8, r8/m8	APX_F	EVEX
SUB	r8, r8/m8	APX_F	EVEX
SUB	r8, r8/m8, imm8	APX_F	EVEX
SUB	r8, r8/m8, r8	APX_F	EVEX
SUB	r8/m8, imm8	APX_F	EVEX
SUB	r8/m8, r8	APX_F	EVEX
SUB	rv, rv, rv/mv	APX_F	EVEX
SUB	rv, rv/mv	APX_F	EVEX
SUB	rv, rv/mv, imm16/imm32	APX_F	EVEX
SUB	rv, rv/mv, imm8	APX_F	EVEX
SUB	rv, rv/mv, rv	APX_F	EVEX
SUB	rv/mv, imm16/imm32	APX_F	EVEX
SUB	rv/mv, imm8	APX_F	EVEX
SUB	rv/mv, rv	APX_F	EVEX
TZCNT	rv, rv/mv	APX_F	EVEX
XOR	r8, r8, r8/m8	APX_F	EVEX
XOR	r8, r8/m8	APX_F	EVEX
XOR	r8, r8/m8, imm8	APX_F	EVEX
XOR	r8, r8/m8, r8	APX_F	EVEX
XOR	r8/m8, imm8	APX_F	EVEX
XOR	r8/m8, r8	APX_F	EVEX
XOR	rv, rv, rv/mv	APX_F	EVEX
XOR	rv, rv/mv	APX_F	EVEX
XOR	rv, rv/mv, imm16/imm32	APX_F	EVEX
XOR	rv, rv/mv, imm8	APX_F	EVEX
XOR	rv, rv/mv, rv	APX_F	EVEX
XOR	rv/mv, imm16/imm32	APX_F	EVEX
XOR	rv/mv, imm8	APX_F	EVEX
XOR	rv/mv, rv	APX_F	EVEX
Type APX-EVEX-INVEPT			
INVEPT	r64, m128	APX_F	EVEX
Type APX-EVEX-INVPCID			
INVPCID	r64, m128	APX_F	EVEX
Type APX-EVEX-INVVPID			
INVVPID	r64, m128	APX_F	EVEX
Type APX-EVEX-KMOV			
KMOVB	k1, k2/m8	APX_F	EVEX
KMOVB	k1, r32	APX_F	EVEX
KMOVB	m8, k1	APX_F	EVEX
KMOVB	r32, k1	APX_F	EVEX
KMOVD	k1, k2/m32	APX_F	EVEX
KMOVD	k1, r32	APX_F	EVEX
KMOVD	m32, k1	APX_F	EVEX
KMOVD	r32, k1	APX_F	EVEX

KMOVQ	k1, k2/m64	APX_F	EVEX
KMOVQ	k1, r64	APX_F	EVEX
KMOVQ	m64, k1	APX_F	EVEX
KMOVQ	r64, k1	APX_F	EVEX
KMOVW	k1, k2/m16	APX_F	EVEX
KMOVW	k1, r32	APX_F	EVEX
KMOVW	m16, k1	APX_F	EVEX
KMOVW	r32, k1	APX_F	EVEX
Type APX-EVEX-MOVRs			
MOVRs	r8, m8	APX_F	EVEX
MOVRs	rv, mv	APX_F	EVEX
Type APX-EVEX-PP2			
POP2	r64, r64, <pop:rw:supp>	APX_F	EVEX
POP2P	r64, r64, <pop:rw:supp>	APX_F	EVEX
PUSH2	r64, r64, <push:rw:supp>	APX_F	EVEX
PUSH2P	r64, r64, <push:rw:supp>	APX_F	EVEX
Type APX-EVEX-RAO-INT			
AADD	my, ry	APX_F	EVEX
AAND	my, ry	APX_F	EVEX
AOR	my, ry	APX_F	EVEX
AXOR	my, ry	APX_F	EVEX
Type APX-LEGACY-JMPABS			
JMPABS	target64, <rip:w:supp>	APX_F	LEGACY
Type APX-LEGACY-PUSH-POP			
POPP	r64, <pop:rw:supp>	APX_F	LEGACY
PUSHP	r64, <push:rw:supp>	APX_F	LEGACY
Type MSR-IMM-EVEX			
RDMSR	r64, imm32, <msrs:r:supp>	APX_F-MSR-IMM	EVEX
WRMSRNS	imm32, r64, <msrs:w:supp>	APX_F-MSR-IMM	EVEX
Type USER-MSR-EVEX			
URDMSR	r64, imm32, <msrs:r:supp>	APX_F	EVEX
URDMSR	r64, r64, <msrs:r:supp>	APX_F	EVEX
UWRMSR	imm32, r64, <msrs:w:supp>	APX_F	EVEX
UWRMSR	r64, r64, <msrs:w:supp>	APX_F	EVEX

Table 4.1: Exception Class Summary for all Instructions

4.2 EXCEPTION CLASS SUMMARY

The following descriptions contain tabular summaries of the behavior of each exception class across the operating modes of Intel® processors.

Notations and abbreviations include:

- CM: Compatibility Mode
- PM: Protected Mode

4.2.1 EXCEPTION CLASS AMX-E1-EVEX

AMX-E1-EVEX	• All of AMX-E1 • #UD if CR4.OSXSAVE != 1 • #UD if XCR0[18:17] != 0b11 • #UD if EVEX.z != 0b0 // P2[7] • #UD if EVEX.LL' != 0b00 // P2[6:5] • #UD if EVEX.b != 0b0 // P2[4] • #UD if EVEX.aaa != 0b000 // P2[2:0] • #UD if EVEX.VVVV != 0b1111 // P1[6:3] • #UD if EVEX.V' != 0b1 // P2[3]
-------------	--

Table 4.2: Type AMX-E1-EVEX Class Exception Conditions

4.2.2 EXCEPTION CLASS AMX-E2-EVEX

AMX-E2-EVEX	• All of AMX-E2 • #UD if CR4.OSXSAVE != 1 • #UD if XCR0[18:17] != 0b11 • #UD if EVEX.z != 0b0 // P2[7] • #UD if EVEX.LL' != 0b00 // P2[6:5] • #UD if EVEX.b != 0b0 // P2[4] • #UD if EVEX.aaa != 0b000 // P2[2:0] • #UD if EVEX.VVVV != 0b1111 // P1[6:3] • #UD if EVEX.V' != 0b1 // P2[3]
-------------	--

Table 4.3: Type AMX-E2-EVEX Class Exception Conditions

4.2.3 EXCEPTION CLASS AMX-E3-EVEX

AMX-E3-EVEX	• All of AMX-E3 • #UD if CR4.OSXSAVE != 1 • #UD if XCR0[18:17] != 0b11 • #UD if EVEX.z != 0b0 // P2[7] • #UD if EVEX.LL' != 0b00 // P2[6:5] • #UD if EVEX.b != 0b0 // P2[4] • #UD if EVEX.aaa != 0b000 // P2[2:0] • #UD if EVEX.VVVV != 0b1111 // P1[6:3] • #UD if EVEX.V' != 0b1 // P2[3]
-------------	--

Table 4.4: Type AMX-E3-EVEX Class Exception Conditions

4.2.4 EXCEPTION CLASS APX-EVEX-BMI

This exception type is applicable to EVEX-encoded BMI instructions, which are promoted by Intel® APX from VEX space into EVEX space with the same map ids (maps 2 and 3) and opcodes and have the following mnemonics:

ANDN, BEXTR, BLSI, BLSMSK, BLSR, BZHI, MULX, PDEP, PEXT, RORX, SARX, SHLX, SHRX

Of them, the following support NF:

ANDN, BEXTR, BLSI, BLSMSK, BLSR, BZHI

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present with a BMI instruction's map id and opcode
				X	EVEX prefix is present with a BMI instruction's map id and opcode, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present with a BMI instruction's map id and opcode and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {V4,L,NF} is 1. • EVEX.L=1. • EVEX.NF=1 and the instruction does not support NF. • ModRM.Mod=3 and EVEX.U=0. • Any #UD condition in SDM, vol.2, tables 2-37 and 2-39.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
Page Fault #PF(faultcode)				X	If a page fault occurs.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3

Table 4.5: Type APX-EVEX-BMI Class Exception Conditions

4.2.5 EXCEPTION CLASS APX-EVEX-CCMP

This exception type is applicable to CCMP (Conditional CMP) and CTEST (Conditional TEST) instructions, which are new EVEX map 4 instructions introduced by APX.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {SC3,SC2,SC1,SC0} is 1. • ModRM.Mod=3 and EVEX.U=0.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If CPUID feature flag APX_F is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
Page Fault #PF(faultcode)				X	If a page fault occurs.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3

Table 4.6: Type APX-EVEX-CCMP Class Exception Conditions

4.2.6 EXCEPTION CLASS APX-EVEX-CET-WRSS

This exception type is applicable to EVEX-encoded CET instructions WRSSD and WRSSQ, which are promoted by Intel® APX from legacy space into EVEX map 4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3. • CR4.CET=0. • CPL=3 and IA32_U_CET.SH_STK_EN=0. • CPL<3 and IA32_S_CET.SH_STK_EN=0. • CPL=3 and IA32_U_CET.WR_SHSTK_EN=0. • CPL<3 and IA32_S_CET.WR_SHSTK_EN=0.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If the memory address is not 4-byte aligned.
Page Fault #PF(faultcode)				X	If a page fault occurs.
				X	If CPL=3 and the destination is not a user shadow stack.
				X	If CPL<3 and the destination is not a supervisor shadow stack.
				X	Other terminal and non-terminal faults.

Table 4.7: Type APX-EVEX-CET-WRSS Class Exception Conditions

4.2.7 EXCEPTION CLASS APX-EVEX-CET-WRUSS

This exception type is applicable to EVEX-encoded CET instructions WRUSSD and WRUSSQ, which are promoted by Intel® APX from legacy space into EVEX map 4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3. • CR4.CET=0.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If the memory address is not 4-byte aligned.
				X	If CPL≠0.
Page Fault #PF(faultcode)				X	If the destination is not a user shadow stack.
				X	Other terminal and non-terminal faults.

Table 4.8: Type APX-EVEX-CET-WRUSS Class Exception Conditions

4.2.8 EXCEPTION CLASS APX-EVEX-CFCMOV

This exception type is applicable to CFCMOVcc (Conditional Faulting CMOVcc) instructions, which are new EVEX map 4 instructions introduced by APX. When the condition code evaluates to false, a CFCMOVcc instruction suppresses all memory faults and the debug exception (#DB).

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {V4,ND,NF} is 1. • EVEX.ND=0 and any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3 and EVEX.U=0.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If CPUID feature flag APX_F is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form while the condition code evaluates to true.
General Protection #GP(0)				X	If the memory address is in a non-canonical form while the condition code evaluates to true.
Page Fault #PF(faultcode)				X	If a page fault occurs while the condition code evaluates to true.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3 and the condition code evaluates to true.
Debug Exception #DB				X	If #DB is triggered while the condition code evaluates to true.

Table 4.9: Type APX-EVEX-CFCMOV Class Exception Conditions

4.2.9 EXCEPTION CLASS APX-EVEX-CMPCCXADD

This exception type is applicable to EVEX-encoded CMPccXADD instructions, which are promoted by Intel® APX from VEX space into EVEX space with the same map (map 2) id and opcodes.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present with a CMPccXADD instruction's map id and opcode
				X	EVEX prefix is present with a CMPccXADD instruction's map id and opcode, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present with a CMPccXADD instruction's map id and opcode and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {V4,L} is 1. • EVEX.L=1. • ModRM.Mod=3. • Any #UD condition in SDM, vol.2, tables 2-37 and 2-39.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
Page Fault #PF(faultcode)				X	If a page fault occurs.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3

Table 4.10: Type APX-EVEX-CMPCCXADD Class Exception Conditions

4.2.10 EXCEPTION CLASS APX-EVEX-ENQCMD

This exception type is applicable to the EVEX-encoded ENQCMD and ENQCMLS instructions, which are promoted by Intel® APX from legacy space into EVEX map 4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
Stack, #SS(0)				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If the memory address is not 64-byte aligned.
				X	If bits 30:20 of the source operand are not all zero.
				X	(For ENQCMD only) If bits 19:0 of the source operand are not all zero.
				X	(For ENQCMD only) If IA32_PASID.PASID_Valid=0.
Page Fault #PF(faultcode)				X	(For ENQCMLS only) If CPL≠0.
				X	If a page fault occurs.

Table 4.11: Type APX-EVEX-ENQCMD Class Exception Conditions

4.2.11 EXCEPTION CLASS APX-EVEX-INT

This exception type is applicable to EVEX-encoded integer instructions which are promoted by Intel® APX from legacy space into EVEX map 4 and have the following mnemonics:

ADC, ADCX, ADD, ADOX, AND, CMOVcc, CRC32, DEC, DIV, IDIV, IMUL, INC, LZCNT, MOVBE, MOVDIR64B, MOVDIRI, MUL, NEG, NOT, POPCNT, OR, RCL, RCR, ROL, ROR, SAR, SBB, SETcc, SHL, SHLD, SHR, SHRD, SUB, TZCNT, XOR

of which ADCX, ADOX, CRC32, MOVBE, POPCNT, MOVDIR64B, MOVDIRI also have instruction-specific CPUID feature flags.

The following EVEX map 4 instructions support NDD:

INC, DEC, NOT, NEG, ADD, SUB, ADC, SBB, AND, OR, XOR, SAL, SAR, SHL, SHR, RCL, RCR, ROL, ROR, SHLD, SHRD, ADCX, ADOX, CMOVcc, and IMUL with opcode 0xAF

The following EVEX map 4 instructions support ZU:

SETcc and IMUL with opcodes 0x69 and 0x6B

The following EVEX map 4 instructions support NF:

INC, DEC, NEG, ADD, SUB, AND, OR, XOR, SAL, SAR, SHL, SHR, ROL, ROR, SHLD, SHRD, IMUL, IDIV, MUL, DIV, LZCNT, TZCNT, POPCNT

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {V4,ND,NF} is 1. • EVEX.ND=0 and any of EVEX.{V4,V3,V2,V1,V0} is 0. • EVEX.ND=1 and the instruction does not support NDD or ZU. • Any of EVEX.{V4,V3,V2,V1,V0} is 0 and the instruction supports ZU. • EVEX.NF=1 and the instruction does not support NF. • ModRM.Mod=3 and EVEX.U=0.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	(MOVDIR64B only) If the address in the destination (register) operand is not aligned to a 64-byte boundary.
Page Fault #PF(faultcode)				X	If a page fault occurs.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3
Divide Error #DE				X	(DIV and IDIV only) If the source divisor is 0 or if the quotient is too large for the destination register.

Table 4.12: Type APX-EVEX-INT Class Exception Conditions

4.2.12 EXCEPTION CLASS APX-EVEX-INVEPT

This exception type is applicable to the EVEX-encoded INVEPT instruction, which is promoted by Intel® APX from legacy space into EVEX map 4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3. • Not in VMX operation. • The logical processor does not support EPT. • The logical processor supports EPT but does not support the INVEPT instruction.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If CPL≠0.
Page Fault #PF(faultcode)				X	If a page fault occurs.

Table 4.13: Type APX-EVEX-INVEPT Class Exception Conditions

4.2.13 EXCEPTION CLASS APX-EVEX-INVPCID

This exception type is applicable to the EVEX-encoded INVPCID instruction, which is promoted by Intel® APX from legacy space into EVEX map 4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
Stack, #SS(0)				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If CPL≠0.
				X	If an invalid INVPCID_TYPE is specified in the register operand.
				X	If INVPCID_DESC[63:12]≠0.
				X	If CR4.PCIDE=0, INVPCID_TYPE ∈ {0,1}, and INVPCID_DESC[11:0]≠0.
Page Fault #PF(faultcode)				X	If INVPCID_TYPE=0 and INVPCID_DESC[127:64] is not a canonical linear address.
				X	If a page fault occurs.

Table 4.14: Type APX-EVEX-INVPCID Class Exception Conditions

4.2.14 EXCEPTION CLASS APX-EVEX-INVVPID

This exception type is applicable to the EVEX-encoded INVVPID instruction, which is promoted by Intel® APX from legacy space into EVEX map 4.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3. • Not in VMX operation. • The logical processor does not support VPIDs. • The logical processor supports VPIDs but does not support the INVVPID instruction.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If CPL≠0.
Page Fault #PF(faultcode)				X	If a page fault occurs.

Table 4.15: Type APX-EVEX-INVVPID Class Exception Conditions

4.2.15 EXCEPTION CLASS APX-EVEX-KMOV

This exception type is applicable to EVEX-encoded KMOV* instructions, which are promoted by Intel® APX from VEX space into EVEX space with the same map id (map 1) and opcodes.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present with a KMOV*'s map id and opcode
				X	EVEX prefix is present with a KMOV*'s map id and opcode, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present with a KMOV*'s map id and opcode and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {V4,L} is 1. • EVEX.L=1 or any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3 and EVEX.U=0. • Any #UD condition in SDM, vol.2, tables 2-37 and 2-39.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
Device Not Available, #NM				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
Stack, #SS(0)				X	If CR0.TS=1
General Protection #GP(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
Page Fault #PF(faultcode)				X	If the memory address is in a non-canonical form.
Alignment Check #AC(0)				X	If a page fault occurs.
				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3

Table 4.16: Type APX-EVEX-KMOV Class Exception Conditions

4.2.16 EXCEPTION CLASS APX-EVEX-MOVRs

APX-promoted EVEX MOVRs instructions

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode, #UD	X	X	X		Illegal outside of 64-bit mode
				X	If any LOCK, REX, F2, F3 or 66 prefixes precede an EVEX prefix.
				X	If EVEX.L != 0 or EVEX.[V4,V3,V2,V1,V0] != 0b11111.
				X	If any bit in EVEX payload byte 3 other than V4 is 1.
				X	If any corresponding CPUID feature flag is '0'.
				X	If XCRO.APX=0 or CR4.OSXSAVE=0
				X	If CPUID feature flag APX_F is 0
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3
General Protection, #GP(0)				X	If the memory address is in a non-canonical form.
Page Fault, #PF(faultcode)				X	For a page fault.

Table 4.17: Type APX-EVEX-MOVRs Class Exception Conditions

4.2.17 EXCEPTION CLASS APX-EVEX-PP2

This exception type is applicable to PUSH2 and POP2 instructions, which are new EVEX map 4 instructions introduced by APX.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than {V4,ND} is 1. • EVEX.ND=0. • ModRM.Mod$\neq$3 or EVEX.U=0. • The B register id is 4 (RSP). • The V register id is 4 (RSP). • (For POP2 only) The B and V register ids are the same.
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
				X	If CPUID feature flag APX_F is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.
				X	If the data being pushed or popped are not 16-byte aligned on the stack.
Page Fault #PF(faultcode)				X	If a page fault occurs.

Table 4.18: Type APX-EVEX-PP2 Class Exception Conditions

4.2.18 EXCEPTION CLASS APX-EVEX-RAO-INT

This exception type is applicable to EVEX-encoded RAO-INT instructions which are promoted by Intel® APX from legacy space into EVEX map 4 and have the following mnemonics:

AADD, AAND, AOR, AXOR

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X			EVEX prefix is present.
			X		EVEX prefix is present and EVEX.map=4
				X	EVEX prefix is present and EVEX.map=4, but XCR0.APX=0 or CR4.OSXSAVE=0
				X	If EVEX prefix is present and EVEX.map=4 and XCR0.APX=1, but any of the following conditions applies: • In EVEX payload byte 3, any bit other than V4 is 1. • Any of EVEX.{V4,V3,V2,V1,V0} is 0. • ModRM.Mod=3
				X	If preceded by any LOCK, 66, F2, F3, or REX prefix
Stack, #SS(0)				X	If the APX_F or any instruction-specific CPUID feature flag is 0.
				X	If a memory address referencing the SS segment is in a non-canonical form.
				X	If the memory address is in a non-canonical form.
General Protection #GP(0)				X	If the memory address is not naturally aligned to osize (4/8 bytes).
				X	If the memory address memory type is not write-back (WB).
Page Fault #PF(faultcode)				X	If a page fault occurs.

Table 4.19: Type APX-EVEX-RAO-INT Class Exception Conditions

4.2.19 EXCEPTION CLASS APX-LEGACY-JMPABS

This exception type is applicable to the JMPABS instruction.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X	X		Illegal outside of 64-bit mode
				X	If XCRO.APX=0 or if CR4.OSXSAVE=0
				X	If preceded by any LOCK, 66, 67, F2, F3, or REX prefix
				X	If CPUID feature flag APX_F is 0.
General Protection #GP(0)				X	If the memory address is in a non-canonical form.

Table 4.20: Type APX-LEGACY-JMPABS Class Exception Conditions

4.2.20 EXCEPTION CLASS APX-LEGACY-PUSH-POP

This exception type is applicable to PUSHHP and POPPP instructions. PUSHHP (respectively, POPPP) has exactly the same exception behavior as the legacy PUSH (POP) instruction with opcodes 0x50-0x57 (0x58-0x5F). See the entries on PUSH and POP in SDM vol.2 for background.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X	X		Illegal outside of 64-bit mode
				X	If XCRO.APX=0 or if CR4.OSXSAVE=0
				X	If preceded by a LOCK prefix
				X	If CPUID feature flag APX_F is 0.
Stack, #SS(0)				X	If a memory address referencing the SS segment is in a non-canonical form.
Page Fault #PF(faultcode)				X	If a page fault occurs.
Alignment Check #AC(0)				X	If alignment checking is enabled and an unaligned memory access is made while CPL=3
General Protection #GP(0)				X	If the memory address is in a non-canonical form.

Table 4.21: Type APX-LEGACY-PUSH-POP Class Exception Conditions

4.2.21 EXCEPTION CLASS MSR-IMM-EVEX

This exception type is applicable to the EVEX versions of MSR-IMM instructions.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X	X		Illegal outside of 64-bit mode
				X	If any LOCK, REX, F2, F3 or 66 prefixes precede a EVEX prefix.
				X	If EVEX.L != 0 or EVEX.[V4,V3,V2,V1,V0] != 0b11111.
				X	If any bit in EVEX payload byte 3 is 1.
				X	If CPUID feature flag MSR-IMM is 0
				X	If XCRO.APX=0 or CR4.OSXSAVE=0
				X	If CPUID feature flag APX_F is 0
General Protection #GP(0)				X	If the current privilege level is not 0.
				X	If an execution of a RDMSR or WRMSR/WRMSRNS of the specified MSR would generate a General Protection Fault (i.e., reserved bits, non-existent register, etc.)

Table 4.22: Type MSR-IMM-EVEX Class Exception Conditions

4.2.22 EXCEPTION CLASS USER-MSR-EVEX

This exception type is applicable to the EVEX versions of USER_MSR instructions.

Exception	Real	Virtual 8086	PM & CM	64-bit	Cause of exception
Invalid Opcode #UD	X	X	X		Illegal outside of 64-bit mode
				X	If any LOCK, REX, F2, F3 or 66 prefixes precede an EVEX prefix.
				X	If EVEX.W != 0 or EVEX.L != 0 or EVEX.[V4,V3,V2,V1,V0] != 0b11111.
				X	If any bit in EVEX payload byte 3 other than V4 is 1.
				X	If ModRM.Mod!=3 or EVEX.U=0.
				X	If XCRO.APX=0 or CR4.OSXSAVE=0
				X	If CPUID feature flag APX_F is 0
				X	If CPUID feature flag USER_MSR is 0
				X	If IA32_USER_MSR_CTL_ENABLE is 0
General Protection #GP(0)				X	If MSR_address[63:0] & 0xFFFF_FFFF_FFFF_C000 != 0
				X	URDMSR: URDMSR bitmap bit is 0 (i.e., if Bit(IA32_USER_MSR_CTL[63:12], 12'b0, MSR_address) == 0)
				X	UWRMSR: UWRMSR bitmap bit is 0 (i.e., if Bit(IA32_USER_MSR_CTL[63:12] + h'8000, 12'b0, MSR_address) == 0)
				X	UWRMSR: if the specified MSR is not in the list of MSRs writeable by UWRMSR
				X	If executed inside an enclave and the operation would cause a VM exit as defined by virtualization behavior
				X	If an execution of a RDMSR or WRMSR of the specified MSR would generate a General Protection Fault (i.e., reserved bits, non-existent register, etc.)

Table 4.23: Type USER-MSR-EVEX Class Exception Conditions

Chapter 5

INSTRUCTION TABLE

FAMILY: APX_F	OPERANDS	ENCSPACE
AADD	my, ry	EVEX
AAND	my, ry	EVEX
ADC	r8, r8, r8/m8	EVEX
ADC	r8, r8/m8	EVEX
ADC	r8, r8/m8, imm8	EVEX
ADC	r8, r8/m8, r8	EVEX
ADC	r8/m8, imm8	EVEX
ADC	r8/m8, r8	EVEX
ADC	rv, rv, rv/mv	EVEX
ADC	rv, rv/mv	EVEX
ADC	rv, rv/mv, imm16/imm32	EVEX
ADC	rv, rv/mv, imm8	EVEX
ADC	rv, rv/mv, rv	EVEX
ADC	rv/mv, imm16/imm32	EVEX
ADC	rv/mv, imm8	EVEX
ADC	rv/mv, rv	EVEX
ADCX	r32, r32, r32/m32	EVEX
ADCX	r32, r32/m32	EVEX
ADCX	r64, r64, r64/m64	EVEX
ADCX	r64, r64/m64	EVEX
ADD	r8, r8, r8/m8	EVEX
ADD	r8, r8/m8	EVEX
ADD	r8, r8/m8, imm8	EVEX
ADD	r8, r8/m8, r8	EVEX
ADD	r8/m8, imm8	EVEX
ADD	r8/m8, r8	EVEX
ADD	rv, rv, rv/mv	EVEX
ADD	rv, rv/mv	EVEX
ADD	rv, rv/mv, imm16/imm32	EVEX
ADD	rv, rv/mv, imm8	EVEX
ADD	rv, rv/mv, rv	EVEX
ADD	rv/mv, imm16/imm32	EVEX
ADD	rv/mv, imm8	EVEX
ADD	rv/mv, rv	EVEX
ADOX	r32, r32, r32/m32	EVEX
ADOX	r32, r32/m32	EVEX
ADOX	r64, r64, r64/m64	EVEX
ADOX	r64, r64/m64	EVEX
AND	r8, r8, r8/m8	EVEX
AND	r8, r8/m8	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
AND	r8, r8/m8, imm8	EVEX
AND	r8, r8/m8, r8	EVEX
AND	r8/m8, imm8	EVEX
AND	r8/m8, r8	EVEX
AND	rv, rv, rv/mv	EVEX
AND	rv, rv/mv	EVEX
AND	rv, rv/mv, imm16/imm32	EVEX
AND	rv, rv/mv, imm8	EVEX
AND	rv, rv/mv, rv	EVEX
AND	rv/mv, imm16/imm32	EVEX
AND	rv/mv, imm8	EVEX
AND	rv/mv, rv	EVEX
ANDN	r32, r32, r32/m32	EVEX
ANDN	r64, r64, r64/m64	EVEX
AOR	my, ry	EVEX
AXOR	my, ry	EVEX
BEXTR	r32, r32/m32, r32	EVEX
BEXTR	r64, r64/m64, r64	EVEX
BLSI	r32, r32/m32	EVEX
BLSI	r64, r64/m64	EVEX
BLSMSK	r32, r32/m32	EVEX
BLSMSK	r64, r64/m64	EVEX
BLSR	r32, r32/m32	EVEX
BLSR	r64, r64/m64	EVEX
BZHI	r32, r32/m32, r32	EVEX
BZHI	r64, r64/m64, r64	EVEX
CCMPB	r8, r8/m8, dfv	EVEX
CCMPB	r8/m8, imm8, dfv	EVEX
CCMPB	r8/m8, r8, dfv	EVEX
CCMPB	rv, rv/mv, dfv	EVEX
CCMPB	rv/mv, imm16/imm32, dfv	EVEX
CCMPB	rv/mv, imm8, dfv	EVEX
CCMPB	rv/mv, rv, dfv	EVEX
CCMPBE	r8, r8/m8, dfv	EVEX
CCMPBE	r8/m8, imm8, dfv	EVEX
CCMPBE	r8/m8, r8, dfv	EVEX
CCMPBE	rv, rv/mv, dfv	EVEX
CCMPBE	rv/mv, imm16/imm32, dfv	EVEX
CCMPBE	rv/mv, imm8, dfv	EVEX
CCMPBE	rv/mv, rv, dfv	EVEX
CCMPF	r8, r8/m8, dfv	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CCMPF	r8/m8, imm8, dfv	EVEX
CCMPF	r8/m8, r8, dfv	EVEX
CCMPF	rv, rv/mv, dfv	EVEX
CCMPF	rv/mv, imm16/imm32, dfv	EVEX
CCMPF	rv/mv, imm8, dfv	EVEX
CCMPF	rv/mv, rv, dfv	EVEX
CCMPL	r8, r8/m8, dfv	EVEX
CCMPL	r8/m8, imm8, dfv	EVEX
CCMPL	r8/m8, r8, dfv	EVEX
CCMPL	rv, rv/mv, dfv	EVEX
CCMPL	rv/mv, imm16/imm32, dfv	EVEX
CCMPL	rv/mv, imm8, dfv	EVEX
CCMPL	rv/mv, rv, dfv	EVEX
CCMPLE	r8, r8/m8, dfv	EVEX
CCMPLE	r8/m8, imm8, dfv	EVEX
CCMPLE	r8/m8, r8, dfv	EVEX
CCMPLE	rv, rv/mv, dfv	EVEX
CCMPLE	rv/mv, imm16/imm32, dfv	EVEX
CCMPLE	rv/mv, imm8, dfv	EVEX
CCMPLE	rv/mv, rv, dfv	EVEX
CCMPNB	r8, r8/m8, dfv	EVEX
CCMPNB	r8/m8, imm8, dfv	EVEX
CCMPNB	r8/m8, r8, dfv	EVEX
CCMPNB	rv, rv/mv, dfv	EVEX
CCMPNB	rv/mv, imm16/imm32, dfv	EVEX
CCMPNB	rv/mv, imm8, dfv	EVEX
CCMPNB	rv/mv, rv, dfv	EVEX
CCMPNBE	r8, r8/m8, dfv	EVEX
CCMPNBE	r8/m8, imm8, dfv	EVEX
CCMPNBE	r8/m8, r8, dfv	EVEX
CCMPNBE	rv, rv/mv, dfv	EVEX
CCMPNBE	rv/mv, imm16/imm32, dfv	EVEX
CCMPNBE	rv/mv, imm8, dfv	EVEX
CCMPNBE	rv/mv, rv, dfv	EVEX
CCMPNL	r8, r8/m8, dfv	EVEX
CCMPNL	r8/m8, imm8, dfv	EVEX
CCMPNL	r8/m8, r8, dfv	EVEX
CCMPNL	rv, rv/mv, dfv	EVEX
CCMPNL	rv/mv, imm16/imm32, dfv	EVEX
CCMPNL	rv/mv, imm8, dfv	EVEX
CCMPNL	rv/mv, rv, dfv	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CCMPNLE	r8, r8/m8, dfv	EVEX
CCMPNLE	r8/m8, imm8, dfv	EVEX
CCMPNLE	r8/m8, r8, dfv	EVEX
CCMPNLE	rv, rv/mv, dfv	EVEX
CCMPNLE	rv/mv, imm16/imm32, dfv	EVEX
CCMPNLE	rv/mv, imm8, dfv	EVEX
CCMPNLE	rv/mv, rv, dfv	EVEX
CCMPNO	r8, r8/m8, dfv	EVEX
CCMPNO	r8/m8, imm8, dfv	EVEX
CCMPNO	r8/m8, r8, dfv	EVEX
CCMPNO	rv, rv/mv, dfv	EVEX
CCMPNO	rv/mv, imm16/imm32, dfv	EVEX
CCMPNO	rv/mv, imm8, dfv	EVEX
CCMPNO	rv/mv, rv, dfv	EVEX
CCMPNS	r8, r8/m8, dfv	EVEX
CCMPNS	r8/m8, imm8, dfv	EVEX
CCMPNS	r8/m8, r8, dfv	EVEX
CCMPNS	rv, rv/mv, dfv	EVEX
CCMPNS	rv/mv, imm16/imm32, dfv	EVEX
CCMPNS	rv/mv, imm8, dfv	EVEX
CCMPNS	rv/mv, rv, dfv	EVEX
CCMPNZ	r8, r8/m8, dfv	EVEX
CCMPNZ	r8/m8, imm8, dfv	EVEX
CCMPNZ	r8/m8, r8, dfv	EVEX
CCMPNZ	rv, rv/mv, dfv	EVEX
CCMPNZ	rv/mv, imm16/imm32, dfv	EVEX
CCMPNZ	rv/mv, imm8, dfv	EVEX
CCMPNZ	rv/mv, rv, dfv	EVEX
CCMPO	r8, r8/m8, dfv	EVEX
CCMPO	r8/m8, imm8, dfv	EVEX
CCMPO	r8/m8, r8, dfv	EVEX
CCMPO	rv, rv/mv, dfv	EVEX
CCMPO	rv/mv, imm16/imm32, dfv	EVEX
CCMPO	rv/mv, imm8, dfv	EVEX
CCMPO	rv/mv, rv, dfv	EVEX
CCMPS	r8, r8/m8, dfv	EVEX
CCMPS	r8/m8, imm8, dfv	EVEX
CCMPS	r8/m8, r8, dfv	EVEX
CCMPS	rv, rv/mv, dfv	EVEX
CCMPS	rv/mv, imm16/imm32, dfv	EVEX
CCMPS	rv/mv, imm8, dfv	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CCMPS	rv/mv, rv, dfv	EVEX
CCMPT	r8, r8/m8, dfv	EVEX
CCMPT	r8/m8, imm8, dfv	EVEX
CCMPT	r8/m8, r8, dfv	EVEX
CCMPT	rv, rv/mv, dfv	EVEX
CCMPT	rv/mv, imm16/imm32, dfv	EVEX
CCMPT	rv/mv, imm8, dfv	EVEX
CCMPT	rv/mv, rv, dfv	EVEX
CCMPZ	r8, r8/m8, dfv	EVEX
CCMPZ	r8/m8, imm8, dfv	EVEX
CCMPZ	r8/m8, r8, dfv	EVEX
CCMPZ	rv, rv/mv, dfv	EVEX
CCMPZ	rv/mv, imm16/imm32, dfv	EVEX
CCMPZ	rv/mv, imm8, dfv	EVEX
CCMPZ	rv/mv, rv, dfv	EVEX
CFCMOVB	mv, rv	EVEX
CFCMOVB	rv, rv	EVEX
CFCMOVB	rv, rv, rv/mv	EVEX
CFCMOVB	rv, rv/mv	EVEX
CFCMOVBE	mv, rv	EVEX
CFCMOVBE	rv, rv	EVEX
CFCMOVBE	rv, rv, rv/mv	EVEX
CFCMOVBE	rv, rv/mv	EVEX
CFCMOVL	mv, rv	EVEX
CFCMOVL	rv, rv	EVEX
CFCMOVL	rv, rv, rv/mv	EVEX
CFCMOVL	rv, rv/mv	EVEX
CFCMOVLE	mv, rv	EVEX
CFCMOVLE	rv, rv	EVEX
CFCMOVLE	rv, rv, rv/mv	EVEX
CFCMOVLE	rv, rv/mv	EVEX
CFCMOVNB	mv, rv	EVEX
CFCMOVNB	rv, rv	EVEX
CFCMOVNB	rv, rv, rv/mv	EVEX
CFCMOVNB	rv, rv/mv	EVEX
CFCMOVNBE	mv, rv	EVEX
CFCMOVNBE	rv, rv	EVEX
CFCMOVNBE	rv, rv, rv/mv	EVEX
CFCMOVNBE	rv, rv/mv	EVEX
CFCMOVNL	mv, rv	EVEX
CFCMOVNL	rv, rv	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CFCMOVNL	rv, rv, rv/mv	EVEX
CFCMOVNL	rv, rv/mv	EVEX
CFCMOVNLE	mv, rv	EVEX
CFCMOVNLE	rv, rv	EVEX
CFCMOVNLE	rv, rv, rv/mv	EVEX
CFCMOVNLE	rv, rv/mv	EVEX
CFCMOVNO	mv, rv	EVEX
CFCMOVNO	rv, rv	EVEX
CFCMOVNO	rv, rv, rv/mv	EVEX
CFCMOVNO	rv, rv/mv	EVEX
CFCMOVNP	mv, rv	EVEX
CFCMOVNP	rv, rv	EVEX
CFCMOVNP	rv, rv, rv/mv	EVEX
CFCMOVNP	rv, rv/mv	EVEX
CFCMOVNS	mv, rv	EVEX
CFCMOVNS	rv, rv	EVEX
CFCMOVNS	rv, rv, rv/mv	EVEX
CFCMOVNS	rv, rv/mv	EVEX
CFCMOVNZ	mv, rv	EVEX
CFCMOVNZ	rv, rv	EVEX
CFCMOVNZ	rv, rv, rv/mv	EVEX
CFCMOVNZ	rv, rv/mv	EVEX
CFCMOVO	mv, rv	EVEX
CFCMOVO	rv, rv	EVEX
CFCMOVO	rv, rv, rv/mv	EVEX
CFCMOVO	rv, rv/mv	EVEX
CFCMOVP	mv, rv	EVEX
CFCMOVP	rv, rv	EVEX
CFCMOVP	rv, rv, rv/mv	EVEX
CFCMOVP	rv, rv/mv	EVEX
CFCMOVS	mv, rv	EVEX
CFCMOVS	rv, rv	EVEX
CFCMOVS	rv, rv, rv/mv	EVEX
CFCMOVS	rv, rv/mv	EVEX
CFCMOVZ	mv, rv	EVEX
CFCMOVZ	rv, rv	EVEX
CFCMOVZ	rv, rv, rv/mv	EVEX
CFCMOVZ	rv, rv/mv	EVEX
CMOVB	rv, rv, rv/mv	EVEX
CMOVBE	rv, rv, rv/mv	EVEX
CMOVL	rv, rv, rv/mv	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CMOVLE	rv, rv, rv/mv	EVEX
CMOVNB	rv, rv, rv/mv	EVEX
CMOVNBE	rv, rv, rv/mv	EVEX
CMOVNL	rv, rv, rv/mv	EVEX
CMOVNLE	rv, rv, rv/mv	EVEX
CMOVNO	rv, rv, rv/mv	EVEX
CMOVNP	rv, rv, rv/mv	EVEX
CMOVNS	rv, rv, rv/mv	EVEX
CMOVNZ	rv, rv, rv/mv	EVEX
CMOVO	rv, rv, rv/mv	EVEX
CMOVP	rv, rv, rv/mv	EVEX
CMOVS	rv, rv, rv/mv	EVEX
CMOVZ	rv, rv, rv/mv	EVEX
CMPBEXADD	m32, r32, r32	EVEX
CMPBEXADD	m64, r64, r64	EVEX
CMPBXADD	m32, r32, r32	EVEX
CMPBXADD	m64, r64, r64	EVEX
CMPLXADD	m32, r32, r32	EVEX
CMPLXADD	m64, r64, r64	EVEX
CMPLXADD	m32, r32, r32	EVEX
CMPLXADD	m64, r64, r64	EVEX
CMPNBEXADD	m32, r32, r32	EVEX
CMPNBEXADD	m64, r64, r64	EVEX
CMPNBXADD	m32, r32, r32	EVEX
CMPNBXADD	m64, r64, r64	EVEX
CMPNLEXADD	m32, r32, r32	EVEX
CMPNLEXADD	m64, r64, r64	EVEX
CMPNLXADD	m32, r32, r32	EVEX
CMPNLXADD	m64, r64, r64	EVEX
CMPNOXADD	m32, r32, r32	EVEX
CMPNOXADD	m64, r64, r64	EVEX
CMPNPXADD	m32, r32, r32	EVEX
CMPNPXADD	m64, r64, r64	EVEX
CMPNsxADD	m32, r32, r32	EVEX
CMPNsxADD	m64, r64, r64	EVEX
CMPNZXADD	m32, r32, r32	EVEX
CMPNZXADD	m64, r64, r64	EVEX
CMPOXADD	m32, r32, r32	EVEX
CMPOXADD	m64, r64, r64	EVEX
CMPPXADD	m32, r32, r32	EVEX
CMPPXADD	m64, r64, r64	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CMPSXADD	m32, r32, r32	EVEX
CMPSXADD	m64, r64, r64	EVEX
CMPZXADD	m32, r32, r32	EVEX
CMPZXADD	m64, r64, r64	EVEX
CRC32	ry, r8/m8	EVEX
CRC32	ry, rv/mv	EVEX
CTESTB	r8/m8, imm8, dfv	EVEX
CTESTB	r8/m8, r8, dfv	EVEX
CTESTB	rv/mv, imm16/imm32, dfv	EVEX
CTESTB	rv/mv, rv, dfv	EVEX
CTESTBE	r8/m8, imm8, dfv	EVEX
CTESTBE	r8/m8, r8, dfv	EVEX
CTESTBE	rv/mv, imm16/imm32, dfv	EVEX
CTESTBE	rv/mv, rv, dfv	EVEX
CTESTF	r8/m8, imm8, dfv	EVEX
CTESTF	r8/m8, r8, dfv	EVEX
CTESTF	rv/mv, imm16/imm32, dfv	EVEX
CTESTF	rv/mv, rv, dfv	EVEX
CTESTL	r8/m8, imm8, dfv	EVEX
CTESTL	r8/m8, r8, dfv	EVEX
CTESTL	rv/mv, imm16/imm32, dfv	EVEX
CTESTL	rv/mv, rv, dfv	EVEX
CTESTLE	r8/m8, imm8, dfv	EVEX
CTESTLE	r8/m8, r8, dfv	EVEX
CTESTLE	rv/mv, imm16/imm32, dfv	EVEX
CTESTLE	rv/mv, rv, dfv	EVEX
CTESTNB	r8/m8, imm8, dfv	EVEX
CTESTNB	r8/m8, r8, dfv	EVEX
CTESTNB	rv/mv, imm16/imm32, dfv	EVEX
CTESTNB	rv/mv, rv, dfv	EVEX
CTESTNBE	r8/m8, imm8, dfv	EVEX
CTESTNBE	r8/m8, r8, dfv	EVEX
CTESTNBE	rv/mv, imm16/imm32, dfv	EVEX
CTESTNBE	rv/mv, rv, dfv	EVEX
CTESTNL	r8/m8, imm8, dfv	EVEX
CTESTNL	r8/m8, r8, dfv	EVEX
CTESTNL	rv/mv, imm16/imm32, dfv	EVEX
CTESTNL	rv/mv, rv, dfv	EVEX
CTESTNLE	r8/m8, imm8, dfv	EVEX
CTESTNLE	r8/m8, r8, dfv	EVEX
CTESTNLE	rv/mv, imm16/imm32, dfv	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
CTESTNLE	rv/mv, rv, dfv	EVEX
CTESTNO	r8/m8, imm8, dfv	EVEX
CTESTNO	r8/m8, r8, dfv	EVEX
CTESTNO	rv/mv, imm16/imm32, dfv	EVEX
CTESTNO	rv/mv, rv, dfv	EVEX
CTESTNS	r8/m8, imm8, dfv	EVEX
CTESTNS	r8/m8, r8, dfv	EVEX
CTESTNS	rv/mv, imm16/imm32, dfv	EVEX
CTESTNS	rv/mv, rv, dfv	EVEX
CTESTNZ	r8/m8, imm8, dfv	EVEX
CTESTNZ	r8/m8, r8, dfv	EVEX
CTESTNZ	rv/mv, imm16/imm32, dfv	EVEX
CTESTNZ	rv/mv, rv, dfv	EVEX
CTESTO	r8/m8, imm8, dfv	EVEX
CTESTO	r8/m8, r8, dfv	EVEX
CTESTO	rv/mv, imm16/imm32, dfv	EVEX
CTESTO	rv/mv, rv, dfv	EVEX
CTESTS	r8/m8, imm8, dfv	EVEX
CTESTS	r8/m8, r8, dfv	EVEX
CTESTS	rv/mv, imm16/imm32, dfv	EVEX
CTESTS	rv/mv, rv, dfv	EVEX
CTESTT	r8/m8, imm8, dfv	EVEX
CTESTT	r8/m8, r8, dfv	EVEX
CTESTT	rv/mv, imm16/imm32, dfv	EVEX
CTESTT	rv/mv, rv, dfv	EVEX
CTESTZ	r8/m8, imm8, dfv	EVEX
CTESTZ	r8/m8, r8, dfv	EVEX
CTESTZ	rv/mv, imm16/imm32, dfv	EVEX
CTESTZ	rv/mv, rv, dfv	EVEX
DEC	r8, r8/m8	EVEX
DEC	r8/m8	EVEX
DEC	rv, rv/mv	EVEX
DEC	rv/mv	EVEX
DIV	r8/m8, <ax:rw:supp>	EVEX
DIV	rv/mv, <orax:rw:supp>, <ordx:rw:supp>	EVEX
ENQCMD	ra, m512	EVEX
ENQCMDs	ra, m512	EVEX
IDIV	r8/m8, <ax:rw:supp>	EVEX
IDIV	rv/mv, <orax:rw:supp>, <ordx:rw:supp>	EVEX
IMUL	r8/m8, <al:r:supp>, <ax:w:supp>	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
IMUL	rv, rv, rv/mv	EVEX
IMUL	rv, rv/mv	EVEX
IMUL	rv, rv/mv, imm16/imm32	EVEX
IMUL	rv, rv/mv, imm8	EVEX
IMUL	rv/mv, <orax:rw:supp>, <ordx:w:supp>	EVEX
INC	r8, r8/m8	EVEX
INC	r8/m8	EVEX
INC	rv, rv/mv	EVEX
INC	rv/mv	EVEX
INVEPT	r64, m128	EVEX
INVPCID	r64, m128	EVEX
INVVPID	r64, m128	EVEX
JMPABS	target64, <rip:w:supp>	LEGACY
KMOVB	k1, k2/m8	EVEX
KMOVB	m8, k1	EVEX
KMOVB	k1, r32	EVEX
KMOVB	r32, k1	EVEX
KMOVD	k1, k2/m32	EVEX
KMOVD	m32, k1	EVEX
KMOVD	k1, r32	EVEX
KMOVD	r32, k1	EVEX
KMOVQ	k1, k2/m64	EVEX
KMOVQ	m64, k1	EVEX
KMOVQ	k1, r64	EVEX
KMOVQ	r64, k1	EVEX
KMOVW	k1, k2/m16	EVEX
KMOVW	m16, k1	EVEX
KMOVW	k1, r32	EVEX
KMOVW	r32, k1	EVEX
LZCNT	rv, rv/mv	EVEX
MOVBE	rv, rv/mv	EVEX
MOVBE	rv/mv, rv	EVEX
MOVDIR64B	ra, m512, <m512:w:supp>	EVEX
MOVDIRI	my, ry	EVEX
MOVRS	r8, m8	EVEX
MOVRS	rv, mv	EVEX
MUL	r8/m8, <al:r:supp>, <ax:w:supp>	EVEX
MUL	rv/mv, <orax:rw:supp>, <ordx:w:supp>	EVEX
MULX	r32, r32, r32/m32, <edx:r:supp>	EVEX
MULX	r64, r64, r64/m64, <rdx:r:supp>	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
NEG	r8, r8/m8	EVEX
NEG	r8/m8	EVEX
NEG	rv, rv/mv	EVEX
NEG	rv/mv	EVEX
NOT	r8, r8/m8	EVEX
NOT	r8/m8	EVEX
NOT	rv, rv/mv	EVEX
NOT	rv/mv	EVEX
OR	r8, r8, r8/m8	EVEX
OR	r8, r8/m8	EVEX
OR	r8, r8/m8, imm8	EVEX
OR	r8, r8/m8, r8	EVEX
OR	r8/m8, imm8	EVEX
OR	r8/m8, r8	EVEX
OR	rv, rv, rv/mv	EVEX
OR	rv, rv/mv	EVEX
OR	rv, rv/mv, imm16/imm32	EVEX
OR	rv, rv/mv, imm8	EVEX
OR	rv, rv/mv, rv	EVEX
OR	rv/mv, imm16/imm32	EVEX
OR	rv/mv, imm8	EVEX
OR	rv/mv, rv	EVEX
PDEP	r32, r32, r32/m32	EVEX
PDEP	r64, r64, r64/m64	EVEX
PEXT	r32, r32, r32/m32	EVEX
PEXT	r64, r64, r64/m64	EVEX
POP2	r64, r64, <pop:rw:supp>	EVEX
POP2P	r64, r64, <pop:rw:supp>	EVEX
POPCNT	rv, rv/mv	EVEX
POPP	r64, <pop:rw:supp>	LEGACY
PUSH2	r64, r64, <push:rw:supp>	EVEX
PUSH2P	r64, r64, <push:rw:supp>	EVEX
PUSHP	r64, <push:rw:supp>	LEGACY
RCL	r8, r8/m8, <1:r:impl>	EVEX
RCL	r8, r8/m8, <cl:r:impl>	EVEX
RCL	r8, r8/m8, imm8	EVEX
RCL	r8/m8, <1:r:impl>	EVEX
RCL	r8/m8, <cl:r:impl>	EVEX
RCL	r8/m8, imm8	EVEX
RCL	rv, rv/mv, <1:r:impl>	EVEX
RCL	rv, rv/mv, <cl:r:impl>	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
RCL	rv, rv/mv, imm8	EVEX
RCL	rv/mv, <1:r:impl>	EVEX
RCL	rv/mv, <cl:r:impl>	EVEX
RCL	rv/mv, imm8	EVEX
RCR	r8, r8/m8, <1:r:impl>	EVEX
RCR	r8, r8/m8, <cl:r:impl>	EVEX
RCR	r8, r8/m8, imm8	EVEX
RCR	r8/m8, <1:r:impl>	EVEX
RCR	r8/m8, <cl:r:impl>	EVEX
RCR	r8/m8, imm8	EVEX
RCR	rv, rv/mv, <1:r:impl>	EVEX
RCR	rv, rv/mv, <cl:r:impl>	EVEX
RCR	rv, rv/mv, imm8	EVEX
RCR	rv/mv, <1:r:impl>	EVEX
RCR	rv/mv, <cl:r:impl>	EVEX
RCR	rv/mv, imm8	EVEX
ROL	r8, r8/m8, <1:r:impl>	EVEX
ROL	r8, r8/m8, <cl:r:impl>	EVEX
ROL	r8, r8/m8, imm8	EVEX
ROL	r8/m8, <1:r:impl>	EVEX
ROL	r8/m8, <cl:r:impl>	EVEX
ROL	r8/m8, imm8	EVEX
ROL	rv, rv/mv, <1:r:impl>	EVEX
ROL	rv, rv/mv, <cl:r:impl>	EVEX
ROL	rv, rv/mv, imm8	EVEX
ROL	rv/mv, <1:r:impl>	EVEX
ROL	rv/mv, <cl:r:impl>	EVEX
ROL	rv/mv, imm8	EVEX
ROR	r8, r8/m8, <1:r:impl>	EVEX
ROR	r8, r8/m8, <cl:r:impl>	EVEX
ROR	r8, r8/m8, imm8	EVEX
ROR	r8/m8, <1:r:impl>	EVEX
ROR	r8/m8, <cl:r:impl>	EVEX
ROR	r8/m8, imm8	EVEX
ROR	rv, rv/mv, <1:r:impl>	EVEX
ROR	rv, rv/mv, <cl:r:impl>	EVEX
ROR	rv, rv/mv, imm8	EVEX
ROR	rv/mv, <1:r:impl>	EVEX
ROR	rv/mv, <cl:r:impl>	EVEX
ROR	rv/mv, imm8	EVEX
RORX	r32, r32/m32, imm8	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
RORX	r64, r64/m64, imm8	EVEX
SAR	r8, r8/m8, <1:r:impl>	EVEX
SAR	r8, r8/m8, <cl:r:impl>	EVEX
SAR	r8, r8/m8, imm8	EVEX
SAR	r8/m8, <1:r:impl>	EVEX
SAR	r8/m8, <cl:r:impl>	EVEX
SAR	r8/m8, imm8	EVEX
SAR	rv, rv/mv, <1:r:impl>	EVEX
SAR	rv, rv/mv, <cl:r:impl>	EVEX
SAR	rv, rv/mv, imm8	EVEX
SAR	rv/mv, <1:r:impl>	EVEX
SAR	rv/mv, <cl:r:impl>	EVEX
SAR	rv/mv, imm8	EVEX
SARX	r32, r32/m32, r32	EVEX
SARX	r64, r64/m64, r64	EVEX
SBB	r8, r8, r8/m8	EVEX
SBB	r8, r8/m8	EVEX
SBB	r8, r8/m8, imm8	EVEX
SBB	r8, r8/m8, r8	EVEX
SBB	r8/m8, imm8	EVEX
SBB	r8/m8, r8	EVEX
SBB	rv, rv, rv/mv	EVEX
SBB	rv, rv/mv	EVEX
SBB	rv, rv/mv, imm16/imm32	EVEX
SBB	rv, rv/mv, imm8	EVEX
SBB	rv, rv/mv, rv	EVEX
SBB	rv/mv, imm16/imm32	EVEX
SBB	rv/mv, imm8	EVEX
SBB	rv/mv, rv	EVEX
SETB	r8/m8	EVEX
SETBE	r8/m8	EVEX
SETL	r8/m8	EVEX
SETLE	r8/m8	EVEX
SETNB	r8/m8	EVEX
SETNBE	r8/m8	EVEX
SETNL	r8/m8	EVEX
SETNLE	r8/m8	EVEX
SETNO	r8/m8	EVEX
SETNP	r8/m8	EVEX
SETNS	r8/m8	EVEX
SETNZ	r8/m8	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
SETO	r8/m8	EVEX
SETP	r8/m8	EVEX
SETS	r8/m8	EVEX
SETZ	r8/m8	EVEX
SHL	r8, r8/m8, <1:r:impl>	EVEX
SHL	r8, r8/m8, <cl:r:impl>	EVEX
SHL	r8, r8/m8, imm8	EVEX
SHL	r8/m8, <1:r:impl>	EVEX
SHL	r8/m8, <cl:r:impl>	EVEX
SHL	r8/m8, imm8	EVEX
SHL	rv, rv/mv, <1:r:impl>	EVEX
SHL	rv, rv/mv, <cl:r:impl>	EVEX
SHL	rv, rv/mv, imm8	EVEX
SHL	rv/mv, <1:r:impl>	EVEX
SHL	rv/mv, <cl:r:impl>	EVEX
SHL	rv/mv, imm8	EVEX
SHLD	rv, rv/mv, rv, <cl:r:impl>	EVEX
SHLD	rv, rv/mv, rv, imm8	EVEX
SHLD	rv/mv, rv, <cl:r:impl>	EVEX
SHLD	rv/mv, rv, imm8	EVEX
SHLX	r32, r32/m32, r32	EVEX
SHLX	r64, r64/m64, r64	EVEX
SHR	r8, r8/m8, <1:r:impl>	EVEX
SHR	r8, r8/m8, <cl:r:impl>	EVEX
SHR	r8, r8/m8, imm8	EVEX
SHR	r8/m8, <1:r:impl>	EVEX
SHR	r8/m8, <cl:r:impl>	EVEX
SHR	r8/m8, imm8	EVEX
SHR	rv, rv/mv, <1:r:impl>	EVEX
SHR	rv, rv/mv, <cl:r:impl>	EVEX
SHR	rv, rv/mv, imm8	EVEX
SHR	rv/mv, <1:r:impl>	EVEX
SHR	rv/mv, <cl:r:impl>	EVEX
SHR	rv/mv, imm8	EVEX
SHRD	rv, rv/mv, rv, <cl:r:impl>	EVEX
SHRD	rv, rv/mv, rv, imm8	EVEX
SHRD	rv/mv, rv, <cl:r:impl>	EVEX
SHRD	rv/mv, rv, imm8	EVEX
SHRX	r32, r32/m32, r32	EVEX
SHRX	r64, r64/m64, r64	EVEX
SUB	r8, r8, r8/m8	EVEX

Table continued on next page...

FAMILY: APX_F	OPERANDS	ENCSPACE (contd.)
SUB	r8, r8/m8	EVEX
SUB	r8, r8/m8, imm8	EVEX
SUB	r8, r8/m8, r8	EVEX
SUB	r8/m8, imm8	EVEX
SUB	r8/m8, r8	EVEX
SUB	rv, rv, rv/mv	EVEX
SUB	rv, rv/mv	EVEX
SUB	rv, rv/mv, imm16/imm32	EVEX
SUB	rv, rv/mv, imm8	EVEX
SUB	rv, rv/mv, rv	EVEX
SUB	rv/mv, imm16/imm32	EVEX
SUB	rv/mv, imm8	EVEX
SUB	rv/mv, rv	EVEX
TZCNT	rv, rv/mv	EVEX
URDMSR	r64, imm32, <msrs:r:supp>	EVEX
URDMSR	r64, r64, <msrs:r:supp>	EVEX
UWRMSR	imm32, r64, <msrs:w:supp>	EVEX
UWRMSR	r64, r64, <msrs:w:supp>	EVEX
WRSSD	m32, r32	EVEX
WRSSQ	m64, r64	EVEX
WRUSSD	m32, r32	EVEX
WRUSSQ	m64, r64	EVEX
XOR	r8, r8, r8/m8	EVEX
XOR	r8, r8/m8	EVEX
XOR	r8, r8/m8, imm8	EVEX
XOR	r8, r8/m8, r8	EVEX
XOR	r8/m8, imm8	EVEX
XOR	r8/m8, r8	EVEX
XOR	rv, rv, rv/mv	EVEX
XOR	rv, rv/mv	EVEX
XOR	rv, rv/mv, imm16/imm32	EVEX
XOR	rv, rv/mv, imm8	EVEX
XOR	rv, rv/mv, rv	EVEX
XOR	rv/mv, imm16/imm32	EVEX
XOR	rv/mv, imm8	EVEX
XOR	rv/mv, rv	EVEX
FAMILY: APX_F-AMX	OPERANDS	ENCSPACE
TILELOADD	tmm1, sibmem	EVEX
TILELOADDRS	tmm1, sibmem	EVEX
TILELOADDRST1	tmm1, sibmem	EVEX
TILELOADDT1	tmm1, sibmem	EVEX

Table continued on next page...

FAMILY: APX_F-AMX	OPERANDS	ENCSPACE (contd.)
TILESTORED	sibmem, tmm1	EVEX
FAMILY: APX_F-AMX-BASE	OPERANDS	ENCSPACE
LDTILECFG	m512	EVEX
STTILECFG	m512	EVEX
FAMILY: APX_F-MSR-IMM	OPERANDS	ENCSPACE
RDMSR	r64, imm32, <msrs:r:supp>	EVEX
WRMSRNS	imm32, r64, <msrs:w:supp>	EVEX

Chapter 6

INTEL® APX EXTENDED INSTRUCTIONS

6.1 AADD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE FC !(11):rrr:bbb AADD {NF=0} {ND=0} my, ry	A	V/N.E.	APX_F and RAO-INT

6.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A

6.1.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.1.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
AADD my, ry	APX-EVEX-RAO-INT	N/A	APX_F, RAO-INT

6.2 AAND

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE FC !(11):rrr:bbb AAND {NF=0} {ND=0} my, ry	A	V/N.E.	APX_F and RAO-INT

6.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A

6.2.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.2.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
AAND my, ry	APX-EVEX-RAO-INT	N/A	APX_F, RAO-INT

6.3 ADC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 10 /r ADC {NF=0} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 10 /r ADC {NF=0} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 11 /r ADC {NF=0} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 11 /r ADC {NF=0} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 11 /r ADC {NF=0} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 11 /r ADC {NF=0} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 12 /r ADC {NF=0} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 12 /r ADC {NF=0} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 13 /r ADC {NF=0} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 13 /r ADC {NF=0} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 13 /r ADC {NF=0} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 13 /r ADC {NF=0} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /2 ib ADC {NF=0} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /2 ib ADC {NF=0} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /2 iw/id ADC {NF=0} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /2 iw/id ADC {NF=0} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /2 id ADC {NF=0} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /2 id ADC {NF=0} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /2 ib ADC {NF=0} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /2 ib ADC {NF=0} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /2 ib ADC {NF=0} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /2 ib ADC {NF=0} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.3.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.3.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ADC r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADC rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.4 ADCX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.W0 66 /r ADCX {NF=0} {ND=0} r32, r32/m32	A	V/N.E.	APX_F and ADX
EVEX.LLZ.66.MAP4.W1 66 /r ADCX {NF=0} {ND=0} r64, r64/m64	A	V/N.E.	APX_F and ADX
EVEX.LLZ.66.MAP4.W0 66 /r ADCX {NF=0} {ND=1} r32, r32, r32/m32	B	V/N.E.	APX_F and ADX and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.W1 66 /r ADCX {NF=0} {ND=1} r64, r64, r64/m64	B	V/N.E.	APX_F and ADX and APX_NCI_NDD_NF

6.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.4.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.4.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ADCX r32, r32/m32	APX-EVEX-INT	N/A	APX_F, ADX
ADCX r64, r64/m64	APX-EVEX-INT	N/A	APX_F, ADX

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
ADCX r32, r32, r32/m32	APX-EVEX-INT	N/A	APX_F, ADX, APX_NCI_ NDD_NF
ADCX r64, r64, r64/m64	APX-EVEX-INT	N/A	APX_F, ADX, APX_NCI_ NDD_NF

6.5 ADD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 00 /r ADD {NF} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 00 /r ADD {NF} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 01 /r ADD {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 01 /r ADD {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 01 /r ADD {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 01 /r ADD {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 02 /r ADD {NF} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 02 /r ADD {NF} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 03 /r ADD {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 03 /r ADD {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 03 /r ADD {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 03 /r ADD {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /0 ib ADD {NF} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /0 ib ADD {NF} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /0 iw/id ADD {NF} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /0 iw/id ADD {NF} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /0 id ADD {NF} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /0 id ADD {NF} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /0 ib ADD {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /0 ib ADD {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /0 ib ADD {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /0 ib ADD {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.5.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.5.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.5.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ADD r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ADD rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.6 ADOX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4.W0 66 /r ADOX {NF=0} {ND=0} r32, r32/m32	A	V/N.E.	APX_F and ADX
EVEX.LLZ.F3.MAP4.W1 66 /r ADOX {NF=0} {ND=0} r64, r64/m64	A	V/N.E.	APX_F and ADX
EVEX.LLZ.F3.MAP4.W0 66 /r ADOX {NF=0} {ND=1} r32, r32, r32/m32	B	V/N.E.	APX_F and ADX and APX_NCI_NDD_NF
EVEX.LLZ.F3.MAP4.W1 66 /r ADOX {NF=0} {ND=1} r64, r64, r64/m64	B	V/N.E.	APX_F and ADX and APX_NCI_NDD_NF

6.6.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.6.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.6.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ADOX r32, r32/m32	APX-EVEX-INT	N/A	APX_F, ADX
ADOX r64, r64/m64	APX-EVEX-INT	N/A	APX_F, ADX

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
ADOX r32, r32, r32/m32	APX-EVEX-INT	N/A	APX_F, ADX, APX_NCI_ NDD_NF
ADOX r64, r64, r64/m64	APX-EVEX-INT	N/A	APX_F, ADX, APX_NCI_ NDD_NF

6.7 AND

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 20 /r AND {NF} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 20 /r AND {NF} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 21 /r AND {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 21 /r AND {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 21 /r AND {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 21 /r AND {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 22 /r AND {NF} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 22 /r AND {NF} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 23 /r AND {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 23 /r AND {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 23 /r AND {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 23 /r AND {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /4 ib AND {NF} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /4 ib AND {NF} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /4 iw/id AND {NF} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /4 iw/id AND {NF} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /4 id AND {NF} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /4 id AND {NF} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /4 ib AND {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /4 ib AND {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /4 ib AND {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /4 ib AND {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.7.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.7.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.7.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
AND r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
AND rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.8 ANDN

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 F2 /r ANDN {NF} r32, r32, r32/m32	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**
EVEX.128.NP.0F38.W1 F2 /r ANDN {NF} r64, r64, r64/m64	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**

6.8.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	VVVVV(r)	MODRM.R/M(r)	N/A

6.8.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Instructions with CPUID sensitivity with the specially flagged APX_NCI_NDD_NF** do not necessitate enumerating APX_NCI_NDD_NF under certain conditions. Specifically, If software is using the ND=0 + NF=0 form of this instruction, then APX_NCI_NDD_NF does not need to be enumerated as present. Conversely, if SW is using the NF=1 form, then APX_NCI_NDD_NF does need to be enumerated as present.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.8.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ANDN r32, r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**
ANDN r64, r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**

6.9 AOR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F2.MAP4.SCALABLE FC !{11}:rrr:bbb AOR {NF=0} {ND=0} my, ry	A	V/N.E.	APX_F and RAO-INT

6.9.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A

6.9.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.9.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
AOR my, ry	APX-EVEX-RAO-INT	N/A	APX_F, RAO-INT

6.10 AXOR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4.SCALABLE FC !{11}:rrr:bbb AXOR {NF=0} {ND=0} my, ry	A	V/N.E.	APX_F and RAO-INT

6.10.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A

6.10.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.10.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
AXOR my, ry	APX-EVEX-RAO-INT	N/A	APX_F, RAO-INT

6.11 BEXTR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 F7 /r BEXTR {NF} r32, r32/m32, r32	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**
EVEX.128.NP.0F38.W1 F7 /r BEXTR {NF} r64, r64/m64, r64	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**

6.11.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	VVVVV(r)	N/A

6.11.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Instructions with CPUID sensitivity with the specially flagged APX_NCI_NDD_NF** do not necessitate enumerating APX_NCI_NDD_NF under certain conditions. Specifically, If software is using the ND=0 + NF=0 form of this instruction, then APX_NCI_NDD_NF does not need to be enumerated as present. Conversely, if SW is using the NF=1 form, then APX_NCI_NDD_NF does need to be enumerated as present.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.11.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
BEXTR r32, r32/m32, r32	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**
BEXTR r64, r64/m64, r64	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**

6.12 BLSI

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 F3 /3 BLSI {NF} r32, r32/m32	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**
EVEX.128.NP.0F38.W1 F3 /3 BLSI {NF} r64, r64/m64	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**

6.12.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.12.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Instructions with CPUID sensitivity with the specially flagged APX_NCI_NDD_NF** do not necessitate enumerating APX_NCI_NDD_NF under certain conditions. Specifically, If software is using the ND=0 + NF=0 form of this instruction, then APX_NCI_NDD_NF does not need to be enumerated as present. Conversely, if SW is using the NF=1 form, then APX_NCI_NDD_NF does need to be enumerated as present.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.12.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
BLSI r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**
BLSI r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**

6.13 BLSMSK

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 F3 /2 BLSMSK {NF} r32, r32/m32	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**
EVEX.128.NP.0F38.W1 F3 /2 BLSMSK {NF} r64, r64/m64	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**

6.13.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.13.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Instructions with CPUID sensitivity with the specially flagged APX_NCI_NDD_NF** do not necessitate enumerating APX_NCI_NDD_NF under certain conditions. Specifically, If software is using the ND=0 + NF=0 form of this instruction, then APX_NCI_NDD_NF does not need to be enumerated as present. Conversely, if SW is using the NF=1 form, then APX_NCI_NDD_NF does need to be enumerated as present.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.13.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
BLSMSK r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**
BLSMSK r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**

6.14 BLSR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 F3 /1 BLSR {NF} r32, r32/m32	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**
EVEX.128.NP.0F38.W1 F3 /1 BLSR {NF} r64, r64/m64	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF**

6.14.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.14.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Instructions with CPUID sensitivity with the specially flagged APX_NCI_NDD_NF** do not necessitate enumerating APX_NCI_NDD_NF under certain conditions. Specifically, If software is using the ND=0 + NF=0 form of this instruction, then APX_NCI_NDD_NF does not need to be enumerated as present. Conversely, if SW is using the NF=1 form, then APX_NCI_NDD_NF does need to be enumerated as present.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.14.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
BLSR r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**
BLSR r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI1, APX_NCI_ NDD_NF**

6.15 BZHI

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 F5 /r BZHI {NF} r32, r32/m32, r32	A	V/N.E.	APX_F and BMI2 and APX_NCI_NDD_NF**
EVEX.128.NP.0F38.W1 F5 /r BZHI {NF} r64, r64/m64, r64	A	V/N.E.	APX_F and BMI2 and APX_NCI_NDD_NF**

6.15.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	VVVVV(r)	N/A

6.15.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Instructions with CPUID sensitivity with the specially flagged APX_NCI_NDD_NF** do not necessitate enumerating APX_NCI_NDD_NF under certain conditions. Specifically, If software is using the ND=0 + NF=0 form of this instruction, then APX_NCI_NDD_NF does not need to be enumerated as present. Conversely, if SW is using the NF=1 form, then APX_NCI_NDD_NF does need to be enumerated as present.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.15.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
BZHI r32, r32/m32, r32	APX-EVEX-BMI	N/A	APX_F, BMI2, APX_NCI_ NDD_NF**
BZHI r64, r64/m64, r64	APX-EVEX-BMI	N/A	APX_F, BMI2, APX_NCI_ NDD_NF**

6.16 CMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 42 /r CMOVB {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 42 /r CMOVB {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 46 /r CMOVBE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 46 /r CMOVBE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4C /r CMOVL {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4C /r CMOVL {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4E /r CMOVLE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4E /r CMOVLE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 43 /r CMOVNB {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 43 /r CMOVNB {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 47 /r CMOVNBE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 47 /r CMOVNBE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4D /r CMOVNL {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4D /r CMOVNL {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4F /r CMOVNLE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4F /r CMOVNLE {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 41 /r CMOVNO {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 41 /r CMOVNO {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4B /r CMOVNP {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4B /r CMOVNP {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 49 /r CMOVNS {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 49 /r CMOVNS {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 45 /r CMOVNZ {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 45 /r CMOVNZ {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 40 /r CMOVO {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 40 /r CMOVO {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4A /r CMOVP {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4A /r CMOVP {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 48 /r CMOVS {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 48 /r CMOVS {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 44 /r CMOVZ {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 44 /r CMOVZ {NF=0} {ND=1} rv, rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

6.16.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.16.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.16.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
CMOVB rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVBE rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVL rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVLE rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNB rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNBE rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNL rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNLE rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNO rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNP rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNS rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVNZ rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVO rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVP rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVS rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
CMOVZ rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.17 CMPCCXADD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.66.0F38.W0 E6 !{(11):rrr:bbb CMPBEXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E6 !{(11):rrr:bbb CMPBEXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E2 !{(11):rrr:bbb CMPBXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E2 !{(11):rrr:bbb CMPBXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 EE !{(11):rrr:bbb CMPLEXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 EE !{(11):rrr:bbb CMPLEXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 EC !{(11):rrr:bbb CMPLXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 EC !{(11):rrr:bbb CMPLXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E7 !{(11):rrr:bbb CMPNBEXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E7 !{(11):rrr:bbb CMPNBEXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E3 !{(11):rrr:bbb CMPNBXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E3 !{(11):rrr:bbb CMPNBXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 EF !{(11):rrr:bbb CMPNLEXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 EF !{(11):rrr:bbb CMPNLEXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 ED !{(11):rrr:bbb CMPNLXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 ED !{(11):rrr:bbb CMPNLXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.66.0F38.W0 E1 !(11):rrr:bbb CMPNOXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E1 !(11):rrr:bbb CMPNOXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 EB !(11):rrr:bbb CMPNPXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 EB !(11):rrr:bbb CMPNPXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E9 !(11):rrr:bbb CMPNSXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E9 !(11):rrr:bbb CMPNSXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E5 !(11):rrr:bbb CMPNZXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E5 !(11):rrr:bbb CMPNZXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E0 !(11):rrr:bbb CMPOXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E0 !(11):rrr:bbb CMPOXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 EA !(11):rrr:bbb CMPPIXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 EA !(11):rrr:bbb CMPPIXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E8 !(11):rrr:bbb CMPSXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E8 !(11):rrr:bbb CMPSXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W0 E4 !(11):rrr:bbb CMPZXADD {NF=0} m32, r32, r32	A	V/N.E.	APX_F and CMPCCXADD
EVEX.128.66.0F38.W1 E4 !(11):rrr:bbb CMPZXADD {NF=0} m64, r64, r64	A	V/N.E.	APX_F and CMPCCXADD

6.17.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(rw)	VVVVV(r)	N/A

6.17.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.17.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
CMPBEXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPBEXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPBXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPBXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
CMPNLXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNOXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNOXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNPXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNPXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNSXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNSXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNZXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPNZXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPOXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPOXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPPXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPPXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPSXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPSXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPZXADD m32, r32, r32	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD
CMPZXADD m64, r64, r64	APX-EVEX-CMPCCXADD	N/A	APX_F, CMPCCXADD

6.18 CRC32

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE F0 /r CRC32 {NF=0} {ND=0} ry, r8/m8	A	V/N.E.	APX_F
EVEX.LLZ.66.MAP4.SCALABLE F1 /r CRC32 {NF=0} {ND=0} ry, rv/mv	A	V/N.E.	APX_F
EVEX.LLZ.NP.MAP4.SCALABLE F1 /r CRC32 {NF=0} {ND=0} ry, rv/mv	A	V/N.E.	APX_F

6.18.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A

6.18.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.18.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
CRC32 ry, r8/m8	APX-EVEX-INT	N/A	APX_F
CRC32 ry, rv/mv	APX-EVEX-INT	N/A	APX_F

6.19 DEC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED FE /1 DEC {NF} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED FE /1 DEC {NF} {ND=1} r8, r8/m8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE FF /1 DEC {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE FF /1 DEC {NF} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE FF /1 DEC {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE FF /1 DEC {NF} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.19.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.19.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.19.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
DEC r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
DEC r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
DEC rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
DEC rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.20 DIV

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /6 DIV {NF} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /6 DIV {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /6 DIV {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

6.20.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(r)	N/A	N/A	N/A

6.20.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.20.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
DIV r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
DIV rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.21 ENQCMD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F2.MAP4. F8 !{11}:rrr:bbb ENQCMD {NF=0} {ND=0} ra, m512	A	V/N.E.	APX_F and ENQCMD

6.21.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

6.21.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.21.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ENQCMD ra, m512	APX-EVEX-ENQCMD	N/A	APX_F, ENQCMD

6.22 ENQCMDS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4. F8 !{11}:rrr:bbb ENQCMDS {NF=0} {ND=0} ra, m512	A	V/N.E.	APX_F and ENQCMD

6.22.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

6.22.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.22.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ENQCMDS ra, m512	APX-EVEX-ENQCMD	N/A	APX_F, ENQCMD

6.23 IDIV

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /7 IDIV {NF} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /7 IDIV {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /7 IDIV {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

6.23.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(r)	N/A	N/A	N/A

6.23.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.23.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
IDIV r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
IDIV rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.24 IMUL

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 69 /r iw/id IMUL {NF} {ND=ZU} rv, rv/mv, imm16/imm32	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 69 /r id IMUL {NF} {ND=ZU} rv, rv/mv, imm32	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 6B /r ib IMUL {NF} {ND=ZU} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 6B /r ib IMUL {NF} {ND=ZU} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE AF /r IMUL {NF} {ND=0} rv, rv/mv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE AF /r IMUL {NF} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE AF /r IMUL {NF} {ND=0} rv, rv/mv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE AF /r IMUL {NF} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /5 IMUL {NF} {ND=0} r8/m8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /5 IMUL {NF} {ND=0} rv/mv	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /5 IMUL {NF} {ND=0} rv/mv	E	V/N.E.	APX_F and APX_NCI_NDD_NF

6.24.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
B	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A
E	NO-SCALE	MODRM.R/M(r)	N/A	N/A	N/A

6.24.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.24.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
IMUL rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
IMUL rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
IMUL rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
IMUL rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
IMUL r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
IMUL rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.25 INC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED FE /0 INC {NF} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED FE /0 INC {NF} {ND=1} r8, r8/m8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE FF /0 INC {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE FF /0 INC {NF} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE FF /0 INC {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE FF /0 INC {NF} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.25.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.25.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.25.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
INC r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
INC r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
INC rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
INC rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.26 INVEPT

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4.IGNORED F0 !(11):rrr:bbb INVEPT {NF=0} {ND=0} r64, m128	A	V/N.E.	APX_F and VMX

6.26.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

6.26.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.26.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
INVEPT r64, m128	APX-EVEX-INVEPT	N/A	APX_F, VMX

6.27 INVPCID

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4.IGNORED F2 !(11):rrr:bbb INVPCID {NF=0} {ND=0} r64, m128	A	V/N.E.	APX_F and INVPCID

6.27.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

6.27.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.27.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
INVPCID r64, m128	APX-EVEX-INVPCID	N/A	APX_F, INVPCID

6.28 INVVPID

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4.IGNORED F1 !(11):rrr:bbb INVVPID {NF=0} {ND=0} r64, m128	A	V/N.E.	APX_F and VMX

6.28.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

6.28.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.28.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
INVVPID r64, m128	APX-EVEX-INVVPID	N/A	APX_F, VMX

6.29 KMOVB

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.66.0F.W0 90 /r KMOVB {NF=0} k1, k2/m8	A	V/N.E.	APX_F and (AVX512DQ OR AVX10.1)
EVEX.128.66.0F.W0 91 !{(11):rrr:bbb KMOVB {NF=0} m8, k1	B	V/N.E.	APX_F and (AVX512DQ OR AVX10.1)
EVEX.128.66.0F.W0 92 11:rrr:bbb KMOVB {NF=0} k1, r32	A	V/N.E.	APX_F and (AVX512DQ OR AVX10.1)
EVEX.128.66.0F.W0 93 11:rrr:bbb KMOVB {NF=0} r32, k1	A	V/N.E.	APX_F and (AVX512DQ OR AVX10.1)

6.29.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.29.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.29.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVB k1, k2/m8	APX-EVEX-KMOV	N/A	APX_F, (AVX512DQ OR AVX10.1)

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVB m8, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512DQ OR AVX10.1)
KMOVB k1, r32	APX-EVEX-KMOV	N/A	APX_F, (AVX512DQ OR AVX10.1)
KMOVB r32, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512DQ OR AVX10.1)

6.30 KMOVD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.66.0F.W1 90 /r KMOVD {NF=0} k1, k2/m32	A	V/N.E.	APX_F and (AVX512BW OR AVX10.1)
EVEX.128.66.0F.W1 91 !{(11):rrr:bbb KMOVD {NF=0} m32, k1	B	V/N.E.	APX_F and (AVX512BW OR AVX10.1)
EVEX.128.F2.0F.W0 92 11:rrr:bbb KMOVD {NF=0} k1, r32	A	V/N.E.	APX_F and (AVX512BW OR AVX10.1)
EVEX.128.F2.0F.W0 93 11:rrr:bbb KMOVD {NF=0} r32, k1	A	V/N.E.	APX_F and (AVX512BW OR AVX10.1)

6.30.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.30.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.30.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVD k1, k2/m32	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVD m32, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)
KMOVD k1, r32	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)
KMOVD r32, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)

6.31 KMOVQ

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F.W1 90 /r KMOVQ {NF=0} k1, k2/m64	A	V/N.E.	APX_F and (AVX512BW OR AVX10.1)
EVEX.128.NP.0F.W1 91 !{11}:rrr:bbb KMOVQ {NF=0} m64, k1	B	V/N.E.	APX_F and (AVX512BW OR AVX10.1)
EVEX.128.F2.0F.W1 92 11:rrr:bbb KMOVQ {NF=0} k1, r64	A	V/N.E.	APX_F and (AVX512BW OR AVX10.1)
EVEX.128.F2.0F.W1 93 11:rrr:bbb KMOVQ {NF=0} r64, k1	A	V/N.E.	APX_F and (AVX512BW OR AVX10.1)

6.31.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.31.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.31.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVQ k1, k2/m64	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVQ m64, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)
KMOVQ k1, r64	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)
KMOVQ r64, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512BW OR AVX10.1)

6.32 KMOVW

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.OF.W0 90 /r KMOVW {NF=0} k1, k2/m16	A	V/N.E.	APX_F and (AVX512F OR AVX10.1)
EVEX.128.NP.OF.W0 91 !{(11):rrr:bbb KMOVW {NF=0} m16, k1	B	V/N.E.	APX_F and (AVX512F OR AVX10.1)
EVEX.128.NP.OF.W0 92 11:rrr:bbb KMOVW {NF=0} k1, r32	A	V/N.E.	APX_F and (AVX512F OR AVX10.1)
EVEX.128.NP.OF.W0 93 11:rrr:bbb KMOVW {NF=0} r32, k1	A	V/N.E.	APX_F and (AVX512F OR AVX10.1)

6.32.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.32.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.32.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVW k1, k2/m16	APX-EVEX-KMOV	N/A	APX_F, (AVX512F OR AVX10.1)

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
KMOVW m16, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512F OR AVX10.1)
KMOVW k1, r32	APX-EVEX-KMOV	N/A	APX_F, (AVX512F OR AVX10.1)
KMOVW r32, k1	APX-EVEX-KMOV	N/A	APX_F, (AVX512F OR AVX10.1)

6.33 LDTILECFG

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.NP.0F38.W0 49 !{11}:000:bbb LDTILECFG {NF=0} m512	A	V/N.E.	APX_F and (AMX-TILE)

6.33.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A		MODRM.R/M(r)	N/A	N/A	N/A

6.33.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

Note:

Intel® AMX forms of this instruction are not considered TSX-friendly. Any attempt to execute an AMX instruction inside a TSX transaction will result in a transaction abort.

This instruction's description remains substantially the same as that found in the Intel® Architecture Instruction Set Extensions Programming Reference, except being suitably modified by Intel® APX prefix payload functionalities as explained in Section 3.1 of this document.

6.33.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
LDTILECFG m512	AMX-E1-EVEX	N/A	APX_F, (AMX-TILE)

6.34 LZCNT

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE F5 /r LZCNT {NF} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and LZCNT and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F5 /r LZCNT {NF} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and LZCNT and APX_NCI_NDD_NF

6.34.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

6.34.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.34.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
LZCNT rv, rv/mv	APX-EVEX-INT	N/A	APX_F, LZCNT, APX_NCI_NDD_NF

6.35 MOVBE

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 60 /r MOVBE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and MOVBE
EVEX.LLZ.NP.MAP4.SCALABLE 60 /r MOVBE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and MOVBE
EVEX.LLZ.66.MAP4.SCALABLE 61 /r MOVBE {NF=0} {ND=0} rv/mv, rv	B	V/N.E.	APX_F and MOVBE
EVEX.LLZ.NP.MAP4.SCALABLE 61 /r MOVBE {NF=0} {ND=0} rv/mv, rv	B	V/N.E.	APX_F and MOVBE

6.35.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.35.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.35.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
MOVBE rv, rv/mv	APX-EVEX-INT	N/A	APX_F, MOVBE
MOVBE rv/mv, rv	APX-EVEX-INT	N/A	APX_F, MOVBE

6.36 MOVDIR64B

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4. F8 !{11}:rrr:bbb MOVDIR64B {NF=0} {ND=0} ra, m512	A	V/N.E.	APX_F and MOVDIR64B

6.36.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A

6.36.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.36.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
MOVDIR64B ra, m512	APX-EVEX-INT	N/A	APX_F, MOVDIR64B

6.37 MOVDIRI

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4. F9 !{11}:rrr:bbb MOVDIRI {NF=0} {ND=0} my, ry	A	V/N.E.	APX_F and MOVDIRI

6.37.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.37.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.37.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
MOVDIRI my, ry	APX-EVEX-INT	N/A	APX_F, MOVDIRI

6.38 MOVRS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.W0 8A !{11}:rrr:bbb MOVRS {NF=0} {ND=0} r8, m8	A	V/N.E.	APX_F and MOVRS
EVEX.LLZ.66.MAP4.SCALABLE 8B !{11}:rrr:bbb MOVRS {NF=0} {ND=0} rv, mv	A	V/N.E.	APX_F and MOVRS
EVEX.LLZ.NP.MAP4.SCALABLE 8B !{11}:rrr:bbb MOVRS {NF=0} {ND=0} rv, mv	A	V/N.E.	APX_F and MOVRS

6.38.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	N/A	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

6.38.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in the Intel® Architecture Instruction Set Extensions Programming Reference, except being suitably modified by Intel® APX prefix payload functionalities as explained in Section 3.1 of this document.

6.38.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
MOVRS r8, m8	APX-EVEX-MOVRS	N/A	APX_F, MOVRS
MOVRS rv, mv	APX-EVEX-MOVRS	N/A	APX_F, MOVRS

6.39 MUL

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /4 MUL {NF} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /4 MUL {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /4 MUL {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

6.39.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(r)	N/A	N/A	N/A

6.39.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.39.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
MUL r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
MUL rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.40 MULX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 F6 /r MULX {NF=0} r32, r32, r32/m32	A	V/N.E.	APX_F and BMI2
EVEX.128.F2.0F38.W1 F6 /r MULX {NF=0} r64, r64, r64/m64	A	V/N.E.	APX_F and BMI2

6.40.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	VVVVV(w)	MODRM.R/M(r)	N/A

6.40.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.40.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
MULX r32, r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI2
MULX r64, r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI2

6.41 NEG

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /3 NEG {NF} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /3 NEG {NF} {ND=1} r8, r8/m8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /3 NEG {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /3 NEG {NF} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /3 NEG {NF} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /3 NEG {NF} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.41.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.41.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.41.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
NEG r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
NEG r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
NEG rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
NEG rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.42 NOT

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /2 NOT {NF=0} {ND=0} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /2 NOT {NF=0} {ND=1} r8, r8/m8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /2 NOT {NF=0} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /2 NOT {NF=0} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /2 NOT {NF=0} {ND=0} rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /2 NOT {NF=0} {ND=1} rv, rv/mv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.42.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A

6.42.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.42.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
NOT r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
NOT r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
NOT rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
NOT rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.43 OR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 0A /r OR {NF} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 0A /r OR {NF} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 0B /r OR {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 0B /r OR {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 0B /r OR {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 0B /r OR {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 08 /r OR {NF} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 08 /r OR {NF} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /1 ib OR {NF} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /1 ib OR {NF} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /1 iw/id OR {NF} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /1 iw/id OR {NF} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /1 id OR {NF} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /1 id OR {NF} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /1 ib OR {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /1 ib OR {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 83 /1 ib OR {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /1 ib OR {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 09 /r OR {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 09 /r OR {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 09 /r OR {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 09 /r OR {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF

6.43.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.43.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.43.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
OR r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
OR rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.44 PDEP

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 F5 /r PDEP {NF=0} r32, r32, r32/m32	A	V/N.E.	APX_F and BMI2
EVEX.128.F2.0F38.W1 F5 /r PDEP {NF=0} r64, r64, r64/m64	A	V/N.E.	APX_F and BMI2

6.44.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	VVVVV(r)	MODRM.R/M(r)	N/A

6.44.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.44.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
PDEP r32, r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI2
PDEP r64, r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI2

6.45 PEXT

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F3.0F38.W0 F5 /r PEXT {NF=0} r32, r32, r32/m32	A	V/N.E.	APX_F and BMI2
EVEX.128.F3.0F38.W1 F5 /r PEXT {NF=0} r64, r64, r64/m64	A	V/N.E.	APX_F and BMI2

6.45.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	VVVVV(r)	MODRM.R/M(r)	N/A

6.45.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.45.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
PEXT r32, r32, r32/m32	APX-EVEX-BMI	N/A	APX_F, BMI2
PEXT r64, r64, r64/m64	APX-EVEX-BMI	N/A	APX_F, BMI2

6.46 POPCNT

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 88 /r POPCNT {NF} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and POPCNT and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 88 /r POPCNT {NF} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and POPCNT and APX_NCI_NDD_NF

6.46.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

6.46.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.46.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
POPCNT rv, rv/mv	APX-EVEX-INT	N/A	APX_F, POPCNT, APX_NCI_NDD_NF

6.47 RCL

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /2 ib RCL {NF=0} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /2 ib RCL {NF=0} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /2 ib RCL {NF=0} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /2 ib RCL {NF=0} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /2 ib RCL {NF=0} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /2 ib RCL {NF=0} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /2 RCL {NF=0} {ND=0} r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /2 RCL {NF=0} {ND=1} r8, r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /2 RCL {NF=0} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /2 RCL {NF=0} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /2 RCL {NF=0} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /2 RCL {NF=0} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /2 RCL {NF=0} {ND=0} r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /2 RCL {NF=0} {ND=1} r8, r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /2 RCL {NF=0} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /2 RCL {NF=0} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE D3 /2 RCL {NF=0} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /2 RCL {NF=0} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.47.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.47.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.47.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
RCL r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
RCL r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCL rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.48 RCR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /3 ib RCR {NF=0} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /3 ib RCR {NF=0} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /3 ib RCR {NF=0} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /3 ib RCR {NF=0} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /3 ib RCR {NF=0} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /3 ib RCR {NF=0} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /3 RCR {NF=0} {ND=0} r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /3 RCR {NF=0} {ND=1} r8, r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /3 RCR {NF=0} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /3 RCR {NF=0} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /3 RCR {NF=0} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /3 RCR {NF=0} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /3 RCR {NF=0} {ND=0} r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /3 RCR {NF=0} {ND=1} r8, r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /3 RCR {NF=0} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /3 RCR {NF=0} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE D3 /3 RCR {NF=0} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /3 RCR {NF=0} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.48.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.48.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.48.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
RCR r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
RCR r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
RCR rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.49 RDMSR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.MAP7.N/A F6 11:000:bbb RDMSR {NF=0} r64, imm32	A	V/N.E.	APX_F and MSR_IMM

6.49.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	N/A	MODRM.R/M(w)	IMM32(r)	N/A	N/A

6.49.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

Reads the contents of a 64-bit model specific register (MSR). RDMSR has an implicit form and an immediate form.

The implicit (non-immediate) form reads the contents of the MSR specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

The immediate form reads the contents of the MSR specified by operand 2 into operand 1. Operand 2 is an immediate, while operand 1 is a general-purpose register. The immediate form can be used only in 64-bit mode; otherwise, a invalid-opcode exception (#UD) will be generated. The immediate form may provide better performance than the implicit form.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.

The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Chapter 2, “Model-Specific Registers (MSRs)” of the Intel® 64 and IA-32 Architectures Software

Developer's Manual, Volume 4, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CUID instruction should be used to determine whether MSRs are supported (CUID.01H:EDX[5] = 1) before using this instruction. The immediate form is supported only if CUID.(EAX=0x07,ECX=0x01):ECX.MSR_IMM[bit 5] = 1.

6.49.2.1 VIRTUALIZATION BEHAVIOR

Just like RDMSR and WRMSR/WRMSRNS, the RDMSR-with-immediate and WRMSRNS-with-immediate instructions causes a VM exit if any of the following are true:

- The “use MSR bitmaps” VM-execution control is 0.
- The value of MSR address is not in the ranges 00000000H–00001FFFH or C0000000H–C0001FFFH.
- For RDMSR-with-immediate: The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in read bitmap for low MSRs is 1, where *n* is the value of the MSR address.
- For RDMSR-with-immediate: The value of MSR address is in the range C0000000H–C0001FFFH and bit *n* in read bitmap for high MSRs is 1, where *n* is the value of the MSR address.
- For WRMSRNS-with-immediate: The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in write bitmap for low MSRs is 1, where *n* is the value of the MSR address.
- For WRMSRNS-with-immediate: The value of MSR address is in the range C0000000H–C0001FFFH and bit *n* in write bitmap for high MSRs is 1, where *n* is the value of the MSR address.

A VM exit for the above reasons for RDMSR-with-immediate will specify exit reason 84 (decimal). A VM exit for the above reasons for WRMSRNS-with-immediate will specify exit reason 85 (decimal). For both, the exit qualification is set to the MSR address causing the VM exit. The VM-exit instruction length and VM-exit instruction information fields will be populated for these VM exits. VM-exit extended instruction information field is also populated.

Format of the VM-Exit Instruction-Information Field as Used for RDMSR-with-immediate and WRMSRNS-with-immediate

- 2:0 Undefined
- 6:3 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8-15 represent R8-R15, respectively.
- 31:7 Undefined

Format of the VM-Exit Extended Instruction-Information Field as Used for RDMSR-with-immediate and WRMSRNS-with-immediate

- 15:0 Undefined
- 20:16 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8–31 represent R8–R31, respectively
- 63:21 Undefined

Just like a RDMSR or WRMSR in a VMX guest, VM exit due to #GP due to setting reserved bits or page faults/EPT violations on the MSR bitmap load do not log the MSR address and will not have the RDMSR-with-immediate/WRMSRNS-with-immediate VM-exit reason.

RDMSR-with-immediate and WRMSRNS-with-immediate do not add new VM execution controls, but instead use the existing VM execution controls for existing MSR instructions (e.g., RDMSR and WRMSR). Thus, VMMs that are not enabled to support RDMSR-with-immediate and WRMSRNS-with-immediate may still receive VM exits with the VM exit reasons of RDMSR-with-immediate or WRMSRNS-with-immediate if guests use these instructions. VMMs that respond to unknown VM exit reasons by using VM entry vector on entry to inject #UD to the guest would virtualize these instructions as not existing – which may be appropriate when the VMM is not enumerating RDMSR-with-immediate or WRMSRNS-with-immediate support to the guest.

6.49.3 OPERATION

```

1 IF (implicit form):
2     EDX:EAX := MSR[ECX]
3 ELSE:  ** immediate form *
4     DEST := MSR[Src]
```

6.49.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
RDMSR r64, imm32	MSR-IMM-EVEX	N/A	APX_F, MSR_IMM

6.50 ROL

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /0 ib ROL {NF} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /0 ib ROL {NF} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /0 ib ROL {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /0 ib ROL {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /0 ib ROL {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /0 ib ROL {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /0 ROL {NF} {ND=0} r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /0 ROL {NF} {ND=1} r8, r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /0 ROL {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /0 ROL {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /0 ROL {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /0 ROL {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /0 ROL {NF} {ND=0} r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /0 ROL {NF} {ND=1} r8, r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /0 ROL {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /0 ROL {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE D3 /0 ROL {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /0 ROL {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.50.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.50.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.50.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ROL r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
ROL r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROL rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.51 ROR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /1 ib ROR {NF} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /1 ib ROR {NF} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /1 ib ROR {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /1 ib ROR {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /1 ib ROR {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /1 ib ROR {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /1 ROR {NF} {ND=0} r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /1 ROR {NF} {ND=1} r8, r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /1 ROR {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /1 ROR {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /1 ROR {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /1 ROR {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /1 ROR {NF} {ND=0} r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /1 ROR {NF} {ND=1} r8, r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /1 ROR {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /1 ROR {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE D3 /1 ROR {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /1 ROR {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.51.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.51.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.51.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
ROR r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
ROR r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
ROR rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.52 RORX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F3A.W0 F0 /r /ib RORX {NF=0} r32, r32/m32, imm8	A	V/N.E.	APX_F and BMI2
EVEX.128.F2.0F3A.W1 F0 /r /ib RORX {NF=0} r64, r64/m64, imm8	A	V/N.E.	APX_F and BMI2

6.52.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.52.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.52.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
RORX r32, r32/m32, imm8	APX-EVEX-BMI	N/A	APX_F, BMI2
RORX r64, r64/m64, imm8	APX-EVEX-BMI	N/A	APX_F, BMI2

6.53 SAR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /7 ib SAR {NF} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /7 ib SAR {NF} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /7 ib SAR {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /7 ib SAR {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /7 ib SAR {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /7 ib SAR {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /7 SAR {NF} {ND=0} r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /7 SAR {NF} {ND=1} r8, r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /7 SAR {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /7 SAR {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /7 SAR {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /7 SAR {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /7 SAR {NF} {ND=0} r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /7 SAR {NF} {ND=1} r8, r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /7 SAR {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /7 SAR {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE D3 /7 SAR {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /7 SAR {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.53.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.53.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.53.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SAR r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
SAR r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SAR rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.54 SARX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F3.0F38.W0 F7 /r SARX {NF=0} r32, r32/m32, r32	A	V/N.E.	APX_F and BMI2
EVEX.128.F3.0F38.W1 F7 /r SARX {NF=0} r64, r64/m64, r64	A	V/N.E.	APX_F and BMI2

6.54.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	VVVVV(r)	N/A

6.54.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.54.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SARX r32, r32/m32, r32	APX-EVEX-BMI	N/A	APX_F, BMI2
SARX r64, r64/m64, r64	APX-EVEX-BMI	N/A	APX_F, BMI2

6.55 SBB

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 18 /r SBB {NF=0} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 18 /r SBB {NF=0} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 19 /r SBB {NF=0} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 19 /r SBB {NF=0} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 19 /r SBB {NF=0} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 19 /r SBB {NF=0} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 1A /r SBB {NF=0} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 1A /r SBB {NF=0} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 1B /r SBB {NF=0} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 1B /r SBB {NF=0} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 1B /r SBB {NF=0} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 1B /r SBB {NF=0} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /3 ib SBB {NF=0} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /3 ib SBB {NF=0} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /3 iw/id SBB {NF=0} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /3 iw/id SBB {NF=0} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /3 id SBB {NF=0} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /3 id SBB {NF=0} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /3 ib SBB {NF=0} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /3 ib SBB {NF=0} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /3 ib SBB {NF=0} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /3 ib SBB {NF=0} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.55.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.55.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.55.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SBB r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SBB rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.56 SHL

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /4 ib SHL {NF} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /4 ib SHL {NF} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /6 ib SHL {NF} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /6 ib SHL {NF} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /4 ib SHL {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /4 ib SHL {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /4 ib SHL {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /4 ib SHL {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /6 ib SHL {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /6 ib SHL {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /6 ib SHL {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /6 ib SHL {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /4 SHL {NF} {ND=0} r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /4 SHL {NF} {ND=1} r8, r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /6 SHL {NF} {ND=0} r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /6 SHL {NF} {ND=1} r8, r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE D1 /4 SHL {NF} {ND=0} rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /4 SHL {NF} {ND=1} rv, rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /4 SHL {NF} {ND=0} rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /4 SHL {NF} {ND=1} rv, rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /6 SHL {NF} {ND=0} rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /6 SHL {NF} {ND=1} rv, rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /6 SHL {NF} {ND=0} rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /6 SHL {NF} {ND=1} rv, rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /4 SHL {NF} {ND=0} r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /4 SHL {NF} {ND=1} r8, r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /6 SHL {NF} {ND=0} r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /6 SHL {NF} {ND=1} r8, r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /4 SHL {NF} {ND=0} rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /4 SHL {NF} {ND=1} rv, rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /4 SHL {NF} {ND=0} rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /4 SHL {NF} {ND=1} rv, rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /6 SHL {NF} {ND=0} rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE D3 /6 SHL {NF} {ND=1} rv, rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /6 SHL {NF} {ND=0} rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /6 SHL {NF} {ND=1} rv, rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF

6.56.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
C	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.56.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.56.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SHL r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
SHL rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHL rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.57 SHLD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 24 /r ib SHLD {NF} {ND=0} rv/mv, rv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 24 /r ib SHLD {NF} {ND=1} rv, rv/mv, rv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 24 /r ib SHLD {NF} {ND=0} rv/mv, rv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 24 /r ib SHLD {NF} {ND=1} rv, rv/mv, rv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE A5 /r SHLD {NF} {ND=0} rv/mv, rv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE A5 /r SHLD {NF} {ND=1} rv, rv/mv, rv, cl	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE A5 /r SHLD {NF} {ND=0} rv/mv, rv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE A5 /r SHLD {NF} {ND=1} rv, rv/mv, rv, cl	D	V/N.E.	APX_F and APX_NCI_NDD_NF

6.57.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rcw)	MODRM.REG(r)	IMM8(r)	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	IMM8(r)
C	NO-SCALE	MODRM.R/M(rcw)	MODRM.REG(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A

6.57.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.57.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SHLD rv/mv, rv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHLD rv, rv/mv, rv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHLD rv/mv, rv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHLD rv, rv/mv, rv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.58 SHLX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.66.0F38.W0 F7 /r SHLX {NF=0} r32, r32/m32, r32	A	V/N.E.	APX_F and BMI2
EVEX.128.66.0F38.W1 F7 /r SHLX {NF=0} r64, r64/m64, r64	A	V/N.E.	APX_F and BMI2

6.58.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	VVVVV(r)	N/A

6.58.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.58.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SHLX r32, r32/m32, r32	APX-EVEX-BMI	N/A	APX_F, BMI2
SHLX r64, r64/m64, r64	APX-EVEX-BMI	N/A	APX_F, BMI2

6.59 SHR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED C0 /5 ib SHR {NF} {ND=0} r8/m8, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED C0 /5 ib SHR {NF} {ND=1} r8, r8/m8, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /5 ib SHR {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE C1 /5 ib SHR {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /5 ib SHR {NF} {ND=0} rv/mv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE C1 /5 ib SHR {NF} {ND=1} rv, rv/mv, imm8	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /5 SHR {NF} {ND=0} r8/m8, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D0 /5 SHR {NF} {ND=1} r8, r8/m8, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /5 SHR {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D1 /5 SHR {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /5 SHR {NF} {ND=0} rv/mv, 1	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D1 /5 SHR {NF} {ND=1} rv, rv/mv, 1	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /5 SHR {NF} {ND=0} r8/m8, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED D2 /5 SHR {NF} {ND=1} r8, r8/m8, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /5 SHR {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE D3 /5 SHR {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE D3 /5 SHR {NF} {ND=0} rv/mv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE D3 /5 SHR {NF} {ND=1} rv, rv/mv, cl	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.59.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(rw)	N/A	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A

6.59.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.59.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SHR r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR r8, r8/m8, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR rv, rv/mv, 1	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
SHR r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR r8, r8/m8, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHR rv, rv/mv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.60 SHRD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 2C /r ib SHRD {NF} {ND=0} rv/mv, rv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 2C /r ib SHRD {NF} {ND=1} rv, rv/mv, rv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 2C /r ib SHRD {NF} {ND=0} rv/mv, rv, imm8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 2C /r ib SHRD {NF} {ND=1} rv, rv/mv, rv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE AD /r SHRD {NF} {ND=0} rv/mv, rv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE AD /r SHRD {NF} {ND=1} rv, rv/mv, rv, cl	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE AD /r SHRD {NF} {ND=0} rv/mv, rv, cl	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE AD /r SHRD {NF} {ND=1} rv, rv/mv, rv, cl	D	V/N.E.	APX_F and APX_NCI_NDD_NF

6.60.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rcw)	MODRM.REG(r)	IMM8(r)	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	IMM8(r)
C	NO-SCALE	MODRM.R/M(rcw)	MODRM.REG(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A

6.60.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.60.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SHRD rv/mv, rv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHRD rv, rv/mv, rv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHRD rv/mv, rv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SHRD rv, rv/mv, rv, cl	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.61 SHRX

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 F7 /r SHRX {NF=0} r32, r32/m32, r32	A	V/N.E.	APX_F and BMI2
EVEX.128.F2.0F38.W1 F7 /r SHRX {NF=0} r64, r64/m64, r64	A	V/N.E.	APX_F and BMI2

6.61.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	VVVVV(r)	N/A

6.61.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.61.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SHRX r32, r32/m32, r32	APX-EVEX-BMI	N/A	APX_F, BMI2
SHRX r64, r64/m64, r64	APX-EVEX-BMI	N/A	APX_F, BMI2

6.62 STTILECFG

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.66.0F38.W0 49 !{11}:000:bbb STTILECFG {NF=0} m512	A	V/N.E.	APX_F and (AMX-TILE)

6.62.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A		MODRM.R/M(w)	N/A	N/A	N/A

6.62.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Intel® AMX forms of this instruction are not considered TSX-friendly. Any attempt to execute an AMX instruction inside a TSX transaction will result in a transaction abort.

This instruction's description remains substantially the same as that found in the Intel® Architecture Instruction Set Extensions Programming Reference, except being suitably modified by Intel® APX prefix payload functionalities as explained in Section 3.1 of this document.

6.62.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
STTILECFG m512	AMX-E2-EVEX	N/A	APX_F, (AMX-TILE)

6.63 SUB

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 28 /r SUB {NF} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 28 /r SUB {NF} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 29 /r SUB {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 29 /r SUB {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 29 /r SUB {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 29 /r SUB {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 2A /r SUB {NF} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 2A /r SUB {NF} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 2B /r SUB {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 2B /r SUB {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 2B /r SUB {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 2B /r SUB {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /5 ib SUB {NF} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /5 ib SUB {NF} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /5 iw/id SUB {NF} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /5 iw/id SUB {NF} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /5 id SUB {NF} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /5 id SUB {NF} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /5 ib SUB {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /5 ib SUB {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /5 ib SUB {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /5 ib SUB {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.63.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.63.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.63.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
SUB r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SUB rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

6.64 TILELOADDRS[T1]

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 4A !{11}:rrr:100 TILELOADDRS {NF=0} tmm1, sibmem	A	V/N.E.	APX_F and AMX-MOVRs
EVEX.128.66.0F38.W0 4A !{11}:rrr:100 TILELOADDRST1 {NF=0} tmm1, sibmem	A	V/N.E.	APX_F and AMX-MOVRs

6.64.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A		MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

6.64.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Intel® AMX forms of this instruction are not considered TSX-friendly. Any attempt to execute an AMX instruction inside a TSX transaction will result in a transaction abort.

This instruction's description remains substantially the same as that found in the Intel® Architecture Instruction Set Extensions Programming Reference, except being suitably modified by Intel® APX prefix payload functionalities as explained in Section 3.1 of this document.

6.64.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
TILELOADDRS tmm1, sibmem	AMX-E3-EVEX	N/A	APX_F, AMX-MOVRs

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
TILELOADDRST1 tmm1, sibmem	AMX-E3-EVEX	N/A	APX_F, AMX-MOVR5

6.65 TILELOADD[,T1]

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F2.0F38.W0 4B !{11}:rrr:100 TILELOADD {NF=0} tmm1, sibmem	A	V/N.E.	APX_F and AMX-TILE
EVEX.128.66.0F38.W0 4B !{11}:rrr:100 TILELOADDT1 {NF=0} tmm1, sibmem	A	V/N.E.	APX_F and AMX-TILE

6.65.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

6.65.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Intel® AMX forms of this instruction are not considered TSX-friendly. Any attempt to execute an AMX instruction inside a TSX transaction will result in a transaction abort.

This instruction's description remains substantially the same as that found in the Intel® Architecture Instruction Set Extensions Programming Reference, except being suitably modified by Intel® APX prefix payload functionalities as explained in Section 3.1 of this document.

6.65.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
TILELOADD tmm1, sibmem	AMX-E3-EVEX	N/A	APX_F, AMX-TILE

Continued on next page...

Instruction	Exception Type	Arithmetic Flags	CPUID
TILELOADDT1 tmm1, sib- mem	AMX-E3-EVEX	N/A	APX_F, AMX-TILE

6.66 TILESTORED

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F3.0F38.W0 4B !{11}:rrr:100 TILESTORED {NF=0} sibmem, tmm1	A	V/N.E.	APX_F and AMX-TILE

6.66.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.66.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

Note:

Intel® AMX forms of this instruction are not considered TSX-friendly. Any attempt to execute an AMX instruction inside a TSX transaction will result in a transaction abort.

This instruction's description remains substantially the same as that found in the Intel® Architecture Instruction Set Extensions Programming Reference, except being suitably modified by Intel® APX prefix payload functionalities as explained in Section 3.1 of this document.

6.66.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
TILESTORED sibmem, tmm1	AMX-E3-EVEX	N/A	APX_F, AMX-TILE

6.67 TZCNT

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE F4 /r TZCNT {NF} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F4 /r TZCNT {NF} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and BMI1 and APX_NCI_NDD_NF

6.67.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A

6.67.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.67.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
TZCNT rv, rv/mv	APX-EVEX-INT	N/A	APX_F, BMI1, APX_NCI_NDD_NF

6.68 URDMSR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F2.MAP4.W0 F8 11:rrr:bbb URDMSR {NF=0} {ND=0} r64, r64	A	V/N.E.	APX_F and USER_MSR
EVEX.128.F2.MAP7.W0 F8 11:000:bbb URDMSR {NF=0} r64, imm32	B	V/N.E.	APX_F and USER_MSR

6.68.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	IMM32(r)	N/A	N/A

6.68.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

URDMSR reads the contents of a 64-bit MSR specified in operand 2 into operand 1. Operand 1 is a general-purpose register, while operand 2 may be either a general-purpose register or an immediate. URDMSR reads the indicated MSR in the same manner as RDMSR.

MSRs readable by RDMSR with CPL = 0 can be read by URDMSR at any privilege level but under OS control. The OS controls what MSRs can be read by the URDMSR and UWRMSR instructions with a 4-KByte bitmap located at an aligned linear address in the IA32_USER_MSR_CTL (MSR address 1CH). The URDMSR instruction is enabled only if bit 0 of this MSR is 1.

The low 2 KBytes of the bitmap control URDMSR (they compose the URDMSR bitmap); the 2 KBytes includes one bit for each MSR address in the range 0H–3FFFH. URDMSR may read an MSR only if the bit corresponding to the MSR has value 1; otherwise (or if the MSR address is outside that range) URDMSR causes a general-protection exception (#GP).

The URDMSR accesses to these bitmaps are implicit supervisor-mode accesses, which means they use supervisor privilege regardless of CPL. The OS can create an alias to the bitmap in the user address space if it wants the application to know which MSRs are permitted. Still, the alias should be mapped read-only to prevent the application from overwriting the bitmap.

6.68.2.1 VIRTUALIZATION BEHAVIOR

Just like RDMSR and WRMSR/WRMSRNS, the URDMSR and UWRMSR instructions causes a VM exit if any of the following are true:

- The “use MSR bitmaps” VM-execution control is 0.
- The value of MSR address is not in the ranges 00000000H–00001FFFH
- The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in read bitmap for low MSRs is 1, where *n* is the value of the MSR address.
- The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in write bitmap for low MSRs is 1, where *n* is the value of the MSR address.

Note that URDMSR/UMWRSR to addresses which would use the read bitmap for high MSRs (C000000HC0001FFFH) are not supported and will cause a #GP(0) exception. A VM exit for the above reasons for URDMSR will specify exit reason 80 (decimal). A VM exit for the above reasons for UWRMSR will specify exit reason 81 (decimal). For both, the exit qualification is set to the MSR address causing the VM exit. The VM-exit instruction length and VM-exit instruction information fields will be populated for these VM exits. VM-exit extended instruction information field is also populated.

Format of the VM-Exit Instruction-Information Field as Used for URDMSR and UWRMSR

- 2:0 Undefined
- 6:3 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8–15 represent R8–R15, respectively.
- 31:7 Undefined

Format of the VM-Exit Extended Instruction-Information Field as Used for URDMSR and UWRMSR

- 15:0 Undefined
- 20:16 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8–31 represent R8–R31, respectively
- 63:21 Undefined

Just like a RDMSR or WRMSR in a VMX guest, VM exit due to #GP due to setting reserved bits or page faults / EPT violations on the MSR bitmap load do not log the MSR address and will not have the URDMSR / UWRMSR VM-exit reason.

No new VMX execution controls are added for URDMSR and UWRMSR – legacy MSR controls suffice. Legacy VMMs should not allow guests to set IA32_USER_MSR_CTL.ENABLE and thus should not receive these VM exits.

6.68.3 OPERATION

1 DEST := MSR[*SRC*]

6.68.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
URDMSR <i>r64</i> , <i>r64</i>	USER-MSR-EVEX	N/A	APX_F, USER_MSR
URDMSR <i>r64</i> , <i>imm32</i>	USER-MSR-EVEX	N/A	APX_F, USER_MSR

6.69 UWRMSR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F3.MAP4.W0 F8 11:rrr:bbb UWRMSR {NF=0} {ND=0} r64, r64	A	V/N.E.	APX_F and USER_MSR
EVEX.128.F3.MAP7.W0 F8 11:000:bbb UWRMSR {NF=0} imm32, r64	B	V/N.E.	APX_F and USER_MSR

6.69.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	IMM32(r)	MODRM.R/M(r)	N/A	N/A

6.69.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

UWRMSR writes the contents of operand 2 into the 64-bit MSR specified in operand 1. Operand 2 is a generalpurpose register, while operand 1 may be either a general-purpose register or an immediate. UWRMSR writes the indicated MSR in the same manner as WRMSR, but it is limited to a specific set of MSRs, as listed below:

1. IA32_UINTR_TIMER 0x1B00 CPUID(0x7,0x1).EDX[13] (Processor supports User Timer feature)
2. IA32_UMARCH_MISC_CTL 0x1B01 IA32_ARCH_CAPABILITIES[12] (Processor supports DOITM)

The MSRs enumerated above can be written by UWRMSR at any privilege level but under OS control. The OS controls what MSRs can be read by the URDMR and UWRMSR instructions with a 4-KByte bitmap located at an aligned linear address in the IA32_USER_MSR_CTL (MSR address 1CH). The UWRMSR instruction is enabled only if bit 0 of this MSR is 1.

The high 2 KBytes of the bitmap control UWRMSR (they compose the UWRMSR bitmap); the 2 KBytes includes one bit for each MSR address in the range 0H–3FFFH. UWRMSR may write to an MSR only if the

bit corresponding to the MSR has value 1; otherwise (or if the MSR address is outside that range) UWRMSR causes a general-protection exception (#GP).

UWRMSR accesses to these bitmaps are implicit supervisor-mode accesses, which means they use supervisor privilege regardless of CPL. The OS can create an alias to the bitmap in the user address space if it wants the application to know which MSRs are permitted. Still, the alias should be mapped read-only to prevent the application from overwriting the bitmap. UWRMSR behaves like WRMSRNS and is not defined as a serializing instruction (see “Serializing Instructions” in Chapter 9 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). Refer to the WRMSRNS instruction for a thorough explanation of what this implies. address of this user MSR bitmap. This MSR also has an Enable (bit 0), which the OS must set to enable URDMSR/UWRMSR instructions for that thread.

6.69.2.1 VIRTUALIZATION BEHAVIOR

Just like RDMSR and WRMSR/WRMSRNS, the URDMSR and UWRMSR instructions causes a VM exit if any of the following are true:

- The “use MSR bitmaps” VM-execution control is 0.
- The value of MSR address is not in the ranges 00000000H–00001FFFH
- The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in read bitmap for low MSRs is 1, where *n* is the value of the MSR address.
- The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in write bitmap for low MSRs is 1, where *n* is the value of the MSR address.

Note that URDMSR/UMWRSR to addresses which would use the read bitmap for high MSRs (C0000000HC0001FFFH) are not supported and will cause a #GP(0) exception. A VM exit for the above reasons for URDMSR will specify exit reason 80 (decimal). A VM exit for the above reasons for UWRMSR will specify exit reason 81 (decimal). For both, the exit qualification is set to the MSR address causing the VM exit. The VM-exit instruction length and VM-exit instruction information fields will be populated for these VM exits. VM-exit extended instruction information field is also populated.

Format of the VM-Exit Instruction-Information Field as Used for URDMSR and UWRMSR

- 2:0 Undefined
- 6:3 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8-15 represent R8-R15, respectively.
- 31:7 Undefined

Format of the VM-Exit Extended Instruction-Information Field as Used for URDMSR and UWRMSR

- 15:0 Undefined

- 20:16 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8–31 represent R8–R31, respectively
- 63:21 Undefined

Just like a RDMSR or WRMSR in a VMX guest, VM exit due to #GP due to setting reserved bits or page faults / EPT violations on the MSR bitmap load do not log the MSR address and will not have the URDMSR / UWRMSR VM-exit reason.

No new VMX execution controls are added for URDMSR and UWRMSR – legacy MSR controls suffice. Legacy VMMs should not allow guests to set IA32_USER_MSR_CTL.ENABLE and thus should not receive these VM exits.

6.69.3 OPERATION

1 MSR[DEST] := SRC

6.69.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
UWRMSR r64, r64	USER-MSR-EVEX	N/A	APX_F, USER_MSR
UWRMSR imm32, r64	USER-MSR-EVEX	N/A	APX_F, USER_MSR

6.70 WRMSRNS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.128.F3.MAP7.N/A F6 11:000:bbb WRMSRNS {NF=0} imm32, r64	A	V/N.E.	APX_F and MSR_IMM

6.70.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	N/A	IMM32(r)	MODRM.R/M(r)	N/A	N/A

6.70.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

WRMSRNS is an instruction that behaves like WRMSR, except that it is not a serializing instruction by default. It can be executed only at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. WRMSRNS has an implicit form and an immediate form.

The implicit (non-immediate) form writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. The contents of the EDX register are copied to the high-order 32 bits of the selected MSR and the contents of the EAX register are copied to the low-order 32 bits of the MSR. The high-order 32 bits of RAX, RCX, and RDX are ignored.

The immediate form writes the contents of operand 2 into the 64-bit MSR specified by operand 1. Operand 2 is a general-purpose register, while operand 1 is an immediate. The immediate form can be used only in 64-bit mode; otherwise, a invalid-opcode exception (#UD) will be generated.

Unlike WRMSR, WRMSRNS is not defined as a serializing instruction (see “Serializing Instructions” in Chapter 9 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A). This means that software should not rely on it to drain all buffered writes to memory before the next instruction is fetched and executed. For implementation reasons, some processors may serialize when writing certain MSRs, even though that is not guaranteed.

Like WRMSR, WRMSRNS will ensure that all operations before it do not use the new MSR value and that all operations after the WRMSRNS do use the new value. An exception to this rule is certain store related

performance monitor events that only count when those stores are drained to memory. Since WRMSRNS is not a serializing instruction, if software is using WRMSRNS to change the controls for such performance monitor events, then stores before the WRMSRNS may be counted with new MSR values written by WRMSRNS. Software can insert the SERIALIZE instruction before the WRMSRNS if so desired.

MSRs that cause a TLB invalidation when written via WRMSR (e.g., MTRRs) will also cause the same TLB invalidation when written by WRMSRNS. In order to improve performance, software may replace WRMSR with WRMSRNS. In places where WRMSR is being used as a proxy for a serializing instruction, a different serializing instruction can be used (e.g., SERIALIZE).

The immediate form of WRMSRNS is supported only if CPUID.(EAX=0x07,ECX=0x01):ECX.MSR_IMM[bit 5] = 1.

6.70.2.1 VIRTUALIZATION BEHAVIOR

Just like RDMSR and WRMSR/WRMSRNS, the RDMSR-with-immediate and WRMSRNS-with-immediate instructions causes a VM exit if any of the following are true:

- The “use MSR bitmaps” VM-execution control is 0.
- The value of MSR address is not in the ranges 00000000H–00001FFFH or C000000H–C0001FFFH.
- For RDMSR-with-immediate: The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in read bitmap for low MSRs is 1, where *n* is the value of the MSR address.
- For RDMSR-with-immediate: The value of MSR address is in the range C000000H–C0001FFFH and bit *n* in read bitmap for high MSRs is 1, where *n* is the value of the MSR address.
- For WRMSRNS-with-immediate: The value of MSR address is in the range 00000000H–00001FFFH and bit *n* in write bitmap for low MSRs is 1, where *n* is the value of the MSR address.
- For WRMSRNS-with-immediate: The value of MSR address is in the range C000000H–C0001FFFH and bit *n* in write bitmap for high MSRs is 1, where *n* is the value of the MSR address.

A VM exit for the above reasons for RDMSR-with-immediate will specify exit reason 84 (decimal). A VM exit for the above reasons for WRMSRNS-with-immediate will specify exit reason 85 (decimal). For both, the exit qualification is set to the MSR address causing the VM exit. The VM-exit instruction length and VM-exit instruction information fields will be populated for these VM exits. VM-exit extended instruction information field is also populated.

Format of the VM-Exit Instruction-Information Field as Used for RDMSR-with-immediate and WRMSRNS-with-immediate

- 2:0 Undefined
- 6:3 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8-15 represent R8-R15, respectively.

- 31:7 Undefined

Format of the VM-Exit Extended Instruction-Information Field as Used for RDMSR-with-immediate and WRMSRNS-with-immediate

- 15:0 Undefined
- 20:16 Reg1: (Modrm R/M field, source / dest data operand), where 0 = RAX / 1 = RCX / 2 = RDX / 3 = RBX / 4 = RSP / 5 = RBP / 6 = RSI / 7 = RDI. 8–31 represent R8–R31, respectively
- 63:21 Undefined

Just like a RDMSR or WRMSR in a VMX guest, VM exit due to #GP due to setting reserved bits or page faults/EPT violations on the MSR bitmap load do not log the MSR address and will not have the RDMSR-with-immediate/WRMSRNS-with-immediate VM-exit reason.

RDMSR-with-immediate and WRMSRNS-with-immediate do not add new VM execution controls, but instead use the existing VM execution controls for existing MSR instructions (e.g., RDMSR and WRMSR). Thus, VMMs that are not enabled to support RDMSR-with-immediate and WRMSRNS-with-immediate may still receive VM exits with the VM exit reasons of RDMSR-with-immediate or WRMSRNS-with-immediate if guests use these instructions. VMMs that respond to unknown VM exit reasons by using VM entry vector on entry to inject #UD to the guest would virtualize these instructions as not existing – which may be appropriate when the VMM is not enumerating RDMSR-with-immediate or WRMSRNS-with-immediate support to the guest.

6.70.3 OPERATION

```

1 IF (implicit form):
2     MSR[ECX] := EDX:EAX
3 ELSE: /* immediate form */
4     MSR[DEST] := SRC

```

6.70.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
WRMSRNS imm32, r64	MSR-IMM-EVEX	N/A	APX_F, MSR_IMM

6.71 WRSSD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.W0 66 !{11}:rrr:bbb WRSSD {NF=0} {ND=0} m32, r32	A	V/N.E.	APX_F and CET

6.71.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.71.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.71.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
WRSSD m32, r32	APX-EVEX-CET-WRSS	N/A	APX_F, CET

6.72 WRSSQ

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.W1 66 !{11}:rrr:bbb WRSSQ {NF=0} {ND=0} m64, r64	A	V/N.E.	APX_F and CET

6.72.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.72.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.72.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
WRSSQ m64, r64	APX-EVEX-CET-WRSS	N/A	APX_F, CET

6.73 WRUSSD

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.W0 65 !{11}:rrr:bbb WRUSSD {NF=0} {ND=0} m32, r32	A	V/N.E.	APX_F and CET

6.73.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.73.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.73.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
WRUSSD m32, r32	APX-EVEX-CET-WRUSS	N/A	APX_F, CET

6.74 WRUSSQ

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.W1 65 !{11}:rrr:bbb WRUSSQ {NF=0} {ND=0} m64, r64	A	V/N.E.	APX_F and CET

6.74.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A

6.74.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.74.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
WRUSSQ m64, r64	APX-EVEX-CET-WRUSS	N/A	APX_F, CET

6.75 XOR

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 30 /r XOR {NF} {ND=0} r8/m8, r8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 30 /r XOR {NF} {ND=1} r8, r8/m8, r8	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 31 /r XOR {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 31 /r XOR {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 31 /r XOR {NF} {ND=0} rv/mv, rv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 31 /r XOR {NF} {ND=1} rv, rv/mv, rv	F	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 32 /r XOR {NF} {ND=0} r8, r8/m8	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 32 /r XOR {NF} {ND=1} r8, r8, r8/m8	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 33 /r XOR {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 33 /r XOR {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 33 /r XOR {NF} {ND=0} rv, rv/mv	G	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 33 /r XOR {NF} {ND=1} rv, rv, rv/mv	H	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /6 ib XOR {NF} {ND=0} r8/m8, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /6 ib XOR {NF} {ND=1} r8, r8/m8, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /6 iw/id XOR {NF} {ND=0} rv/mv, imm16/imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /6 iw/id XOR {NF} {ND=1} rv, rv/mv, imm16/imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /6 id XOR {NF} {ND=0} rv/mv, imm32	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /6 id XOR {NF} {ND=1} rv, rv/mv, imm32	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /6 ib XOR {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /6 ib XOR {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /6 ib XOR {NF} {ND=0} rv/mv, imm8	E	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /6 ib XOR {NF} {ND=1} rv, rv/mv, imm8	B	V/N.E.	APX_F and APX_NCI_NDD_NF

6.75.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(rw)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM8(r)	N/A
C	NO-SCALE	MODRM.R/M(rw)	IMM16/IMM32(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	IMM16/IMM32(r)	N/A
E	NO-SCALE	MODRM.R/M(rw)	IMM8(r)	N/A	N/A
F	NO-SCALE	VVVVV(w)	MODRM.R/M(r)	MODRM.REG(r)	N/A
G	NO-SCALE	MODRM.REG(rw)	MODRM.R/M(r)	N/A	N/A
H	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

6.75.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

This instruction's description remains substantially the same as that found in Volume 2A of the Intel® 64 and IA-32 Architectures Software Developer's Manual, except being suitably modified by NDD, ZU and/or NF functionalities as explained in Section 3.1 of this document.

6.75.3 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
XOR r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR r8, r8/m8, r8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv, rv/mv, rv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR r8, r8, r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv, rv, rv/mv	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR r8, r8/m8, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv, rv/mv, imm16/imm32	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
XOR rv, rv/mv, imm8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Chapter 7

INTEL® APX NEW ISA - 64-BIT DIRECT ABSOLUTE JUMP

7.1. JMPABS

7.1 JMPABS

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
REX2,NO66,NO67,NOREP W0 MAP0 A1 target64 JMPABS target64	A	V/N.E.	APX_F

7.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	N/A _{non-EVEX}	N/A	N/A	N/A	N/A

7.1.2 DESCRIPTION

JMPABS is a 64-bit only ISA extension, and acts as a near-direct branch with an absolute target.

The 64-bit immediate operand is treated as an absolute effective address, which is subject to canonicity checks.

JMPABS is a direct, un-conditional jump, and will be treated as such from the perspective of both Intel® Perfmon and Last Branch Record (LBR) facilities. JMPABS does have unique treatment from an Intel® Processor Trace perspective in that it is designed to emit an Intel® Processor Trace TIP packet by default (unlike other direct, un-conditional jumps).

7.1.3 OPERATION

```

1 tempRIP = <target64 from instruction>;
2 IF tempRIP is not canonical:
3     THEN #GP(0);
4 ELSE
5     RIP = tempRIP;
6
7 (No flags affected)
```

7.1.4 EXCEPTIONS

7.1. JMPABS

Instruction	Exception Type	Arithmetic Flags	CPUID
JMPABS target64	APX-LEGACY-JMPABS	N/A	APX_F

Chapter 8

INTEL® APX NEW ISA - NEW CONDITIONAL INSTRUCTIONS

8.1. CCMPSCC

8.1 CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPB {ND=0} {SCC=0x2} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPB {ND=0} {SCC=0x2} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPB {ND=0} {SCC=0x2} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPB {ND=0} {SCC=0x2} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPB {ND=0} {SCC=0x2} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPB {ND=0} {SCC=0x2} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPB {ND=0} {SCC=0x2} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPB {ND=0} {SCC=0x2} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPB {ND=0} {SCC=0x2} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPB {ND=0} {SCC=0x2} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPB {ND=0} {SCC=0x2} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPBE {ND=0} {SCC=0x6} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPBE {ND=0} {SCC=0x6} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPBE {ND=0} {SCC=0x6} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPBE {ND=0} {SCC=0x6} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPBE {ND=0} {SCC=0x6} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPBE {ND=0} {SCC=0x6} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPBE {ND=0} {SCC=0x6} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPBE {ND=0} {SCC=0x6} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPBE {ND=0} {SCC=0x6} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPBE {ND=0} {SCC=0x6} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPBE {ND=0} {SCC=0x6} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPF {ND=0} {SCC=0xb} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPF {ND=0} {SCC=0xb} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPF {ND=0} {SCC=0xb} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPF {ND=0} {SCC=0xb} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPF {ND=0} {SCC=0xb} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPF {ND=0} {SCC=0xb} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPF {ND=0} {SCC=0xb} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPF {ND=0} {SCC=0xb} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPF {ND=0} {SCC=0xb} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPF {ND=0} {SCC=0xb} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPF {ND=0} {SCC=0xb} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPL {ND=0} {SCC=0xc} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPL {ND=0} {SCC=0xc} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPL {ND=0} {SCC=0xc} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPL {ND=0} {SCC=0xc} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPL {ND=0} {SCC=0xc} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPL {ND=0} {SCC=0xc} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPL {ND=0} {SCC=0xc} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPL {ND=0} {SCC=0xc} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPL {ND=0} {SCC=0xc} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPL {ND=0} {SCC=0xc} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPL {ND=0} {SCC=0xc} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPLE {ND=0} {SCC=0xe} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPLE {ND=0} {SCC=0xe} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPLE {ND=0} {SCC=0xe} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPLE {ND=0} {SCC=0xe} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPLE {ND=0} {SCC=0xe} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPLE {ND=0} {SCC=0xe} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPLE {ND=0} {SCC=0xe} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPLE {ND=0} {SCC=0xe} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPLE {ND=0} {SCC=0xe} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPLE {ND=0} {SCC=0xe} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPLE {ND=0} {SCC=0xe} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNB {ND=0} {SCC=0x3} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNB {ND=0} {SCC=0x3} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNB {ND=0} {SCC=0x3} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNB {ND=0} {SCC=0x3} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNB {ND=0} {SCC=0x3} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNB {ND=0} {SCC=0x3} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNB {ND=0} {SCC=0x3} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNB {ND=0} {SCC=0x3} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNB {ND=0} {SCC=0x3} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNB {ND=0} {SCC=0x3} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNB {ND=0} {SCC=0x3} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNBE {ND=0} {SCC=0x7} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNBE {ND=0} {SCC=0x7} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNBE {ND=0} {SCC=0x7} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNBE {ND=0} {SCC=0x7} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNBE {ND=0} {SCC=0x7} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNBE {ND=0} {SCC=0x7} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNBE {ND=0} {SCC=0x7} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNBE {ND=0} {SCC=0x7} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNBE {ND=0} {SCC=0x7} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNBE {ND=0} {SCC=0x7} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNBE {ND=0} {SCC=0x7} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNL {ND=0} {SCC=0xd} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNL {ND=0} {SCC=0xd} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNL {ND=0} {SCC=0xd} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNL {ND=0} {SCC=0xd} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNL {ND=0} {SCC=0xd} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNL {ND=0} {SCC=0xd} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNL {ND=0} {SCC=0xd} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNL {ND=0} {SCC=0xd} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNL {ND=0} {SCC=0xd} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNL {ND=0} {SCC=0xd} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNL {ND=0} {SCC=0xd} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNLE {ND=0} {SCC=0xf} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNLE {ND=0} {SCC=0xf} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNLE {ND=0} {SCC=0xf} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNLE {ND=0} {SCC=0xf} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNLE {ND=0} {SCC=0xf} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNLE {ND=0} {SCC=0xf} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNLE {ND=0} {SCC=0xf} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNLE {ND=0} {SCC=0xf} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNLE {ND=0} {SCC=0xf} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNLE {ND=0} {SCC=0xf} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNLE {ND=0} {SCC=0xf} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNO {ND=0} {SCC=0x1} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNO {ND=0} {SCC=0x1} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNO {ND=0} {SCC=0x1} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNO {ND=0} {SCC=0x1} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNO {ND=0} {SCC=0x1} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNO {ND=0} {SCC=0x1} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNO {ND=0} {SCC=0x1} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNO {ND=0} {SCC=0x1} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNO {ND=0} {SCC=0x1} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNO {ND=0} {SCC=0x1} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNO {ND=0} {SCC=0x1} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNS {ND=0} {SCC=0x9} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNS {ND=0} {SCC=0x9} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNS {ND=0} {SCC=0x9} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNS {ND=0} {SCC=0x9} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNS {ND=0} {SCC=0x9} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNS {ND=0} {SCC=0x9} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNS {ND=0} {SCC=0x9} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNS {ND=0} {SCC=0x9} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNS {ND=0} {SCC=0x9} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNS {ND=0} {SCC=0x9} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNS {ND=0} {SCC=0x9} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPNZ {ND=0} {SCC=0x5} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPNZ {ND=0} {SCC=0x5} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPNZ {ND=0} {SCC=0x5} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPNZ {ND=0} {SCC=0x5} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPNZ {ND=0} {SCC=0x5} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPNZ {ND=0} {SCC=0x5} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPNZ {ND=0} {SCC=0x5} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPNZ {ND=0} {SCC=0x5} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPNZ {ND=0} {SCC=0x5} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPNZ {ND=0} {SCC=0x5} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPNZ {ND=0} {SCC=0x5} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPO {ND=0} {SCC=0x0} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPO {ND=0} {SCC=0x0} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPO {ND=0} {SCC=0x0} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPO {ND=0} {SCC=0x0} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPO {ND=0} {SCC=0x0} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPO {ND=0} {SCC=0x0} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPO {ND=0} {SCC=0x0} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPO {ND=0} {SCC=0x0} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPO {ND=0} {SCC=0x0} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPO {ND=0} {SCC=0x0} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPO {ND=0} {SCC=0x0} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPS {ND=0} {SCC=0x8} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPS {ND=0} {SCC=0x8} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPS {ND=0} {SCC=0x8} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPS {ND=0} {SCC=0x8} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPS {ND=0} {SCC=0x8} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPS {ND=0} {SCC=0x8} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPS {ND=0} {SCC=0x8} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPS {ND=0} {SCC=0x8} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPS {ND=0} {SCC=0x8} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPS {ND=0} {SCC=0x8} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPS {ND=0} {SCC=0x8} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPT {ND=0} {SCC=0xa} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPT {ND=0} {SCC=0xa} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPT {ND=0} {SCC=0xa} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPT {ND=0} {SCC=0xa} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPT {ND=0} {SCC=0xa} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPT {ND=0} {SCC=0xa} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPT {ND=0} {SCC=0xa} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPT {ND=0} {SCC=0xa} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPT {ND=0} {SCC=0xa} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPT {ND=0} {SCC=0xa} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPT {ND=0} {SCC=0xa} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 38 /r CCMPZ {ND=0} {SCC=0x4} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 39 /r CCMPZ {ND=0} {SCC=0x4} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 39 /r CCMPZ {ND=0} {SCC=0x4} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 3A /r CCMPZ {ND=0} {SCC=0x4} r8, r8/m8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 3B /r CCMPZ {ND=0} {SCC=0x4} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 3B /r CCMPZ {ND=0} {SCC=0x4} rv, rv/mv, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 80 /7 ib CCMPZ {ND=0} {SCC=0x4} r8/m8, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 81 /7 iw/id CCMPZ {ND=0} {SCC=0x4} rv/mv, imm16/imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 81 /7 id CCMPZ {ND=0} {SCC=0x4} rv/mv, imm32, dfv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 83 /7 ib CCMPZ {ND=0} {SCC=0x4} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 83 /7 ib CCMPZ {ND=0} {SCC=0x4} rv/mv, imm8, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

8.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(r)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	MODRM.REG(r)	MODRM.R/M(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(r)	IMM8(r)	N/A	N/A
D	NO-SCALE	MODRM.R/M(r)	IMM16/IMM32(r)	N/A	N/A

8.1.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

CCMPscc and CTESTscc are two new sets of instructions for conditional CMP and TEST, respectively. They are encoded by promoting all opcodes of CMP and TEST, except for those forms which have no explicit GPR or memory operands, into the EVEX space and re-interpreting the EVEX payload bits as shown in the figure titled “EVEX prefix for conditional CMP and TEST” below. Note that the V and NF bits and two of the zero bits are repurposed. The ND bit is required to be set to 0. There are no EVEX versions of CMP and TEST with EVEX.ND = 1.

8.1. CCMPSCC




Figure 8.1: EVEX prefix for conditional CMP and TEST

The four SC* bits form a **source condition code** SCC = EVEX.[SC3,SC2,SC1,SC0], the encoding of which is the same as that of the existing x86 condition codes (SDM volume 1 appendix B), with two exceptions:

- If SCC = 0b1010, then SCC evaluates to true regardless of the status flags value.
- If SCC = 0b1011, then SCC evaluates to false regardless of the status flags value.

Consequently, the SCC cannot test the parity flag PF. In the instruction mnemonics, the SCC appears as a suffix of the mnemonic, with T and F denoting the always true/false codes described above.

The SCC is used as a predicate for controlling the conditional execution of the CCMPscc or CTESTscc instruction:

- If SCC evaluates to true on the status flags, then the CMP or TEST is executed and it updates the status flags normally. Note that the SCC = 0b1010 exception case (namely, CCMPPT and CTESTT) can be used to encode unconditional CMP or TEST as a special case of CCMP or CTEST.
- If SCC evaluates to false on the status flags, then the CMP or TEST is not executed and instead the status flags are updated using DFV (Default Flags Value) as follows:
 - OF = EVEX.OF
 - SF = EVEX.SF
 - ZF = EVEX.ZF
 - CF = EVEX.CF
 - PF = EVEX.CF
 - AF = 0

Note that the SCC = 0b1011 exception case (namely, CCMPF and CTESTF) can be used to force any desired truth assignment to the flags [OF,SF,ZF,CF] unconditionally.

Unlike the CMOVcc extensions discussed below, SCC evaluating to false does not suppress memory faults from a memory operand.

8.1. CCMPSCC

Note that many condition codes have synonyms (see SDM volume 1 appendix B) and only one synonym per condition code is used in this specification. Assemblers and similar tools are free to support other synonyms.

8.1.3 OPERATION

```

1 // CCMP
2 IF (src_flags satisfies scc):
3     dst_flags = compare(src1,src2)
4 ELSE:
5     dst_flags = flags(evex.[of,sf,zf,cf]); // DFV

```

8.1.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
CCMPB r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPB rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPB r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPB rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPB r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPB rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPB rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPBE rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPF rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPL r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPL rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPL r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPL rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPL r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CCMPL rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPL rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPLE rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNB rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNBE rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNL rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNLE rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNO r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CCMPNO rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNO r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNO rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNO r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNO rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNO rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNS rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPNZ rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPO rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPS rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPT rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPZ r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

8.1. CCMPSCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CCMPZ rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPZ r8, r8/m8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPZ rv, rv/mv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPZ r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPZ rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CCMPZ rv/mv, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

8.2. CFCMOVCC

8.2 CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 42 /r CFCMOVB {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 42 /r CFCMOVB {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 42 /r CFCMOVB {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 42 /r CFCMOVB {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 42 /r CFCMOVB {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 42 /r CFCMOVB {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 42 /r CFCMOVB {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 42 /r CFCMOVB {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 46 /r CFCMOVBE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 46 /r CFCMOVBE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 46 /r CFCMOVBE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 46 /r CFCMOVBE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 46 /r CFCMOVBE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 46 /r CFCMOVBE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 46 /r CFCMOVBE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 46 /r CFCMOVBE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 4C /r CFCMOVL {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4C /r CFCMOVL {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4C /r CFCMOVL {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4C /r CFCMOVL {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4C /r CFCMOVL {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4C /r CFCMOVL {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4C /r CFCMOVL {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4C /r CFCMOVL {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4E /r CFCMOVLE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4E /r CFCMOVLE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4E /r CFCMOVLE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4E /r CFCMOVLE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4E /r CFCMOVLE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4E /r CFCMOVLE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4E /r CFCMOVLE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4E /r CFCMOVLE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 43 /r CFCMOVNB {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 43 /r CFCMOVNB {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 43 /r CFCMOVNB {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 43 /r CFCMOVNB {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 43 /r CFCMOVNB {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 43 /r CFCMOVNB {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 43 /r CFCMOVNB {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 43 /r CFCMOVNB {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 47 /r CFCMOVNBE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4D /r CFCMOVNL {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4D /r CFCMOVNL {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 4D /r CFCMOVNL {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4D /r CFCMOVNL {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4D /r CFCMOVNL {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4D /r CFCMOVNL {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4D /r CFCMOVNL {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4D /r CFCMOVNL {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4F /r CFCMOVNLE {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 41 /r CFCMOVNO {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 41 /r CFCMOVNO {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 41 /r CFCMOVNO {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 41 /r CFCMOVNO {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 41 /r CFCMOVNO {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 41 /r CFCMOVNO {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 41 /r CFCMOVNO {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 41 /r CFCMOVNO {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4B /r CFCMOVNP {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4B /r CFCMOVNP {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4B /r CFCMOVNP {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4B /r CFCMOVNP {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4B /r CFCMOVNP {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4B /r CFCMOVNP {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4B /r CFCMOVNP {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4B /r CFCMOVNP {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 49 /r CFCMOVNS {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 49 /r CFCMOVNS {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 49 /r CFCMOVNS {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 49 /r CFCMOVNS {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 49 /r CFCMOVNS {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 49 /r CFCMOVNS {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 49 /r CFCMOVNS {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 49 /r CFCMOVNS {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 45 /r CFCMOVNZ {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 40 /r CFCMOVO {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 40 /r CFCMOVO {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 40 /r CFCMOVO {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 40 /r CFCMOVO {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 40 /r CFCMOVO {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 40 /r CFCMOVO {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 40 /r CFCMOVO {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 40 /r CFCMOVO {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4A /r CFCMOV P {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4A /r CFCMOV P {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4A /r CFCMOV P {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 4A /r CFCMOV P {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4A /r CFCMOV P {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4A /r CFCMOV P {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4A /r CFCMOV P {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 4A /r CFCMOV P {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 48 /r CFCMOV S {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 48 /r CFCMOV S {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 48 /r CFCMOV S {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 48 /r CFCMOV S {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 48 /r CFCMOV S {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 48 /r CFCMOV S {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 48 /r CFCMOVVS {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 48 /r CFCMOVVS {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 44 /r CFCMOVZ {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 44 /r CFCMOVZ {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 44 /r CFCMOVZ {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 44 /r CFCMOVZ {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 44 /r CFCMOVZ {NF=0} {ND=0} rv, rv/mv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 44 /r CFCMOVZ {NF=1} {ND=0} rv, rv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 44 /r CFCMOVZ {NF=1} {ND=0} mv, rv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 44 /r CFCMOVZ {NF=1} {ND=1} rv, rv, rv/mv	D	V/N.E.	APX_F and APX_NCI_NDD_NF

8.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.REG(w)	MODRM.R/M(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(w)	MODRM.REG(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(cw)	MODRM.REG(r)	N/A	N/A
D	NO-SCALE	VVVVV(w)	MODRM.REG(r)	MODRM.R/M(r)	N/A

8.2.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

CFCMOV is a new Conditionally Faulting ("CF") CMOVcc variant, that enables fault suppression of memory operands when the source condition is false.




Figure 8.2: EVEX extension of CMOVcc instructions

Intel® APX introduces four different forms of EVEX-promoted CMOVcc instructions (shown in Figure 8.3) corresponding to the four possible combinations of the values of EVEX.ND and EVEX.NF (see Figure 8.2). Three of these forms have a new mnemonic, CFCMOVcc, where the "CF" prefix denotes "conditional faulting" and means that all memory faults are suppressed when the condition code evaluates to false and the r/m operand is a memory operand. Note that EVEX.NF is used as a direction bit in the 2-operand case to reverse the source and destination operands.

If the destination of any of the four forms of CMOVcc and CFCMOVcc in Figure 8.3 is a register, we require that the upper bits [63:osize] of the destination register be zeroed whenever osize < 64b. But if the destination is a memory location, then either osize bits are written or there is no write at all.

In contrast, the REX2 versions of CMOVcc have the same legacy behavior as the existing CMOVcc. In particular, the destination register is not zeroed and memory faults are not suppressed when the condition is false. This behavior keeps legacy CMOVcc operation semantics and timing in line with current speculation/side-channel rules used for load hardening and other usages.

Note that many condition codes have synonyms (see SDM volume 1 appendix B) and only one synonym per condition code is used in this specification. Assemblers and similar tools are free to support other synonyms.

8.2. CFCMOVCC

EVEX.ND	EVEX.NF	Instruction Forms	Instruction Semantics
0	0	CFCMOVcc reg, r/m	<pre> IF (flags satisfies cc): reg := r/m ELSE: // memory faults are suppressed reg := 0 </pre>
0	1	CFCMOVcc r/m, reg	<pre> IF (flags satisfies cc): r/m := reg ELIF (r/m is a register): r/m := 0 ELSE: // memory faults are suppressed skip </pre>
1	0	CMOVcc ndd, reg, r/m	<pre> // memory faults are not suppressed temp := r/m IF (flags satisfies cc): ndd := temp ELSE: ndd := reg </pre>
1	1	CFCMOVcc ndd, reg, r/m	<pre> IF (flags satisfies cc): ndd := r/m ELSE: // memory faults are suppressed ndd := reg </pre>

Figure 8.3: New CMOVcc variants according to EVEX.ND and EVEX.NF controls

8.2. CFCMOVCC

8.2.3 OPERATION

```

1 CFCMOVcc reg, r/m (ND=0, NF=0):load
2
3 IF condition:
4     temp := r/m
5     reg  := temp;
6 ELSE:
7     # Memory faults are suppressed
8     # Zero dest semantics (full register write)
9     reg := 0;

```

```

1 CFCMOVcc r/m, reg (ND=0, NF=1):store
2
3 IF condition:
4     r/m := reg
5 ELIF (r/m is a register operand):
6     # Zero dest semantics (full register write)
7     r/m := 0
8 ELSE:
9     # Memory faults are suppressed
10    pass

```

```

1 CMOVcc ndd, reg, r/m (ND=1, NF=0):load
2
3 temp := r/m
4 IF condition:
5     ndd := temp
6 ELSE:
7     ndd := reg

```

```

1 CFCMOVcc ndd, reg, r/m (ND=1, NF=1):load
2
3 IF condition:
4     ndd := r/m
5 ELSE:
6     # Memory faults are suppressed
7     ndd := reg

```

8.2.4 EXCEPTIONS

8.2. CFCMOVCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CFCMOVB rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVB rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVB mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVB rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVBE rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVBE rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVBE mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVBE rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVL rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVL rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVL mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVL rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVLE rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVLE rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVLE mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVLE rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNB rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNB rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNB mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNB rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNBE rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNBE rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNBE mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNBE rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNL rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNL rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNL mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNL rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNLE rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNLE rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNLE mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNLE rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNO rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNO rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNO mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNO rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNP rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNP rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNP mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNP rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNS rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNS rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNS mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNS rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNZ rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNZ rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNZ mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVNZ rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

8.2. CFCMOVCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CFCMOVO rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVO rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVO mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVO rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVOP rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVOP rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVOP mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVOP rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVVS rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVVS rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVVS mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVVS rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVZ rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVZ rv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVZ mv, rv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF
CFCMOVZ rv, rv, rv/mv	APX-EVEX-CFCMOV	N/A	APX_F, APX_NCI_NDD_NF

8.3. CTESTSCC

8.3 CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTB {ND=0} {SCC=0x2} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTB {ND=0} {SCC=0x2} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTB {ND=0} {SCC=0x2} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTB {ND=0} {SCC=0x2} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTB {ND=0} {SCC=0x2} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTB {ND=0} {SCC=0x2} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTB {ND=0} {SCC=0x2} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTB {ND=0} {SCC=0x2} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTB {ND=0} {SCC=0x2} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTBE {ND=0} {SCC=0x6} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTBE {ND=0} {SCC=0x6} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTBE {ND=0} {SCC=0x6} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTBE {ND=0} {SCC=0x6} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTBE {ND=0} {SCC=0x6} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTBE {ND=0} {SCC=0x6} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTBE {ND=0} {SCC=0x6} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTBE {ND=0} {SCC=0x6} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTBE {ND=0} {SCC=0x6} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTF {ND=0} {SCC=0xb} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTF {ND=0} {SCC=0xb} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTF {ND=0} {SCC=0xb} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTF {ND=0} {SCC=0xb} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTF {ND=0} {SCC=0xb} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTF {ND=0} {SCC=0xb} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTF {ND=0} {SCC=0xb} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTF {ND=0} {SCC=0xb} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTF {ND=0} {SCC=0xb} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTL {ND=0} {SCC=0xc} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTL {ND=0} {SCC=0xc} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTL {ND=0} {SCC=0xc} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTL {ND=0} {SCC=0xc} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTL {ND=0} {SCC=0xc} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTL {ND=0} {SCC=0xc} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTL {ND=0} {SCC=0xc} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTL {ND=0} {SCC=0xc} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTL {ND=0} {SCC=0xc} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTLE {ND=0} {SCC=0xe} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTLE {ND=0} {SCC=0xe} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTLE {ND=0} {SCC=0xe} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTLE {ND=0} {SCC=0xe} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTLE {ND=0} {SCC=0xe} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTLE {ND=0} {SCC=0xe} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTLE {ND=0} {SCC=0xe} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTLE {ND=0} {SCC=0xe} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTLE {ND=0} {SCC=0xe} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNB {ND=0} {SCC=0x3} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNB {ND=0} {SCC=0x3} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNB {ND=0} {SCC=0x3} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNB {ND=0} {SCC=0x3} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNB {ND=0} {SCC=0x3} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNB {ND=0} {SCC=0x3} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNB {ND=0} {SCC=0x3} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNB {ND=0} {SCC=0x3} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNB {ND=0} {SCC=0x3} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNBE {ND=0} {SCC=0x7} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNBE {ND=0} {SCC=0x7} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNBE {ND=0} {SCC=0x7} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNBE {ND=0} {SCC=0x7} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNBE {ND=0} {SCC=0x7} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNBE {ND=0} {SCC=0x7} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNBE {ND=0} {SCC=0x7} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNBE {ND=0} {SCC=0x7} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNBE {ND=0} {SCC=0x7} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNL {ND=0} {SCC=0xd} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNL {ND=0} {SCC=0xd} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNL {ND=0} {SCC=0xd} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNL {ND=0} {SCC=0xd} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNL {ND=0} {SCC=0xd} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNL {ND=0} {SCC=0xd} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNL {ND=0} {SCC=0xd} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNL {ND=0} {SCC=0xd} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNL {ND=0} {SCC=0xd} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNLE {ND=0} {SCC=0xf} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNLE {ND=0} {SCC=0xf} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNLE {ND=0} {SCC=0xf} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNLE {ND=0} {SCC=0xf} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNLE {ND=0} {SCC=0xf} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNLE {ND=0} {SCC=0xf} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNLE {ND=0} {SCC=0xf} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNLE {ND=0} {SCC=0xf} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNLE {ND=0} {SCC=0xf} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNO {ND=0} {SCC=0x1} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNO {ND=0} {SCC=0x1} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNO {ND=0} {SCC=0x1} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNO {ND=0} {SCC=0x1} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNO {ND=0} {SCC=0x1} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNO {ND=0} {SCC=0x1} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNO {ND=0} {SCC=0x1} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNO {ND=0} {SCC=0x1} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNO {ND=0} {SCC=0x1} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNS {ND=0} {SCC=0x9} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNS {ND=0} {SCC=0x9} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNS {ND=0} {SCC=0x9} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNS {ND=0} {SCC=0x9} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNS {ND=0} {SCC=0x9} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNS {ND=0} {SCC=0x9} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNS {ND=0} {SCC=0x9} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNS {ND=0} {SCC=0x9} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNS {ND=0} {SCC=0x9} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTNZ {ND=0} {SCC=0x5} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTNZ {ND=0} {SCC=0x5} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTNZ {ND=0} {SCC=0x5} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTNZ {ND=0} {SCC=0x5} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTNZ {ND=0} {SCC=0x5} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTNZ {ND=0} {SCC=0x5} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTNZ {ND=0} {SCC=0x5} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTNZ {ND=0} {SCC=0x5} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTNZ {ND=0} {SCC=0x5} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTO {ND=0} {SCC=0x0} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTO {ND=0} {SCC=0x0} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTO {ND=0} {SCC=0x0} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTO {ND=0} {SCC=0x0} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTO {ND=0} {SCC=0x0} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTO {ND=0} {SCC=0x0} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTO {ND=0} {SCC=0x0} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTO {ND=0} {SCC=0x0} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTO {ND=0} {SCC=0x0} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTS {ND=0} {SCC=0x8} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTS {ND=0} {SCC=0x8} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTS {ND=0} {SCC=0x8} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTS {ND=0} {SCC=0x8} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTS {ND=0} {SCC=0x8} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTS {ND=0} {SCC=0x8} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTS {ND=0} {SCC=0x8} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTS {ND=0} {SCC=0x8} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTS {ND=0} {SCC=0x8} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTT {ND=0} {SCC=0xa} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTT {ND=0} {SCC=0xa} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTT {ND=0} {SCC=0xa} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTT {ND=0} {SCC=0xa} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTT {ND=0} {SCC=0xa} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTT {ND=0} {SCC=0xa} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTT {ND=0} {SCC=0xa} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTT {ND=0} {SCC=0xa} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTT {ND=0} {SCC=0xa} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.IGNORED 84 /r CTESTZ {ND=0} {SCC=0x4} r8/m8, r8, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE 85 /r CTESTZ {ND=0} {SCC=0x4} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE 85 /r CTESTZ {ND=0} {SCC=0x4} rv/mv, rv, dfv	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /0 ib CTESTZ {ND=0} {SCC=0x4} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.IGNORED F6 /1 ib CTESTZ {ND=0} {SCC=0x4} r8/m8, imm8, dfv	B	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /0 iw/id CTESTZ {ND=0} {SCC=0x4} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /0 id CTESTZ {ND=0} {SCC=0x4} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.66.MAP4.SCALABLE F7 /1 iw/id CTESTZ {ND=0} {SCC=0x4} rv/mv, imm16/imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.NP.MAP4.SCALABLE F7 /1 id CTESTZ {ND=0} {SCC=0x4} rv/mv, imm32, dfv	C	V/N.E.	APX_F and APX_NCI_NDD_NF

8.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(r)	MODRM.REG(r)	N/A	N/A
B	NO-SCALE	MODRM.R/M(r)	IMM8(r)	N/A	N/A
C	NO-SCALE	MODRM.R/M(r)	IMM16/IMM32(r)	N/A	N/A

8.3.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCRO-sensitivity, independent of APX_F.

CCMPscc and CTESTscc are two new sets of instructions for conditional CMP and TEST, respectively. They

8.3. CTESTSCC

are encoded by promoting all opcodes of CMP and TEST, except for those forms which have no explicit GPR or memory operands, into the EVEX space and re-interpreting the EVEX payload bits as shown in the figure titled “EVEX prefix for conditional CMP and TEST” below. Note that the V and NF bits and two of the zero bits are repurposed. The ND bit is required to be set to 0. There are no EVEX versions of CMP and TEST with EVEX.ND = 1.




Figure 8.4: EVEX prefix for conditional CMP and TEST

The four SC* bits form a **source condition code** SCC = EVEX.[SC3,SC2,SC1,SC0], the encoding of which is the same as that of the existing x86 condition codes (SDM volume 1 appendix B), with two exceptions:

- If SCC = 0b1010, then SCC evaluates to true regardless of the status flags value.
- If SCC = 0b1011, then SCC evaluates to false regardless of the status flags value.

Consequently, the SCC cannot test the parity flag PF. In the instruction mnemonics, the SCC appears as a suffix of the mnemonic, with T and F denoting the always true/false codes described above.

The SCC is used as a predicate for controlling the conditional execution of the CCMPscc or CTESTscc instruction:

- If SCC evaluates to true on the status flags, then the CMP or TEST is executed and it updates the status flags normally. Note that the SCC = 0b1010 exception case (namely, CCMPPT and CTESTT) can be used to encode unconditional CMP or TEST as a special case of CCMP or CTEST.
- If SCC evaluates to false on the status flags, then the CMP or TEST is not executed and instead the status flags are updated using DFV (Default Flags Value) as follows:
 - OF = EVEX.OF
 - SF = EVEX.SF
 - ZF = EVEX.ZF
 - CF = EVEX.CF
 - PF = EVEX.CF
 - AF = 0

8.3. CTESTSCC

Note that the SCC = 0b1011 exception case (namely, CCMPF and CTESTF) can be used to force any desired truth assignment to the flags [OF,SF,ZF,CF] unconditionally.

Unlike the CMOVcc extensions discussed below, SCC evaluating to false does not suppress memory faults from a memory operand.

Note that many condition codes have synonyms (see SDM volume 1 appendix B) and only one synonym per condition code is used in this specification. Assemblers and similar tools are free to support other synonyms.

8.3.3 OPERATION

```

1 // CTEST
2 IF (src_flags satisfies scc):
3     dst_flags = test(src1,src2)
4 ELSE:
5     dst_flags = flags(evex.[of,sf,zf,cf]); // DFV

```

8.3.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
CTESTB r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTB rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTB r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTB rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTBE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTBE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTBE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTBE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTF r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTF rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTF r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTF rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTL r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTL rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTL r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTL rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTLE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTLE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CTESTLE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTLE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNB r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNB rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNB r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNB rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNBE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNBE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNBE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNBE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNL r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNL rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNL r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNL rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNLE r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNLE rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNLE r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNLE rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNO r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNO rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNO r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNO rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNS r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNS rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNS r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNS rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNZ r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNZ rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNZ r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTNZ rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTO r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTO rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTO r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

Continued on next page...

8.3. CTESTSCC

Instruction	Exception Type	Arithmetic Flags	CPUID
CTESTO rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTS r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTS rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTS r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTS rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTT r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTT rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTT r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTT rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTZ r8/m8, r8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTZ rv/mv, rv, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTZ r8/m8, imm8, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF
CTESTZ rv/mv, imm16/imm32, dfv	APX-EVEX-CCMP	N/A	APX_F, APX_NCI_NDD_NF

8.4. SETCC

8.4 SETCC

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.F2.MAP4.IGNORED 42 /r SETB {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 46 /r SETBE {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 4C /r SETL {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 4E /r SETLE {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 43 /r SETNB {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 47 /r SETNBE {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 4D /r SETNL {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 4F /r SETNLE {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 41 /r SETNO {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 4B /r SETNP {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 49 /r SETNS {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 45 /r SETNZ {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 40 /r SETO {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 4A /r SETP {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 48 /r SETS {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF
EVEX.LLZ.F2.MAP4.IGNORED 44 /r SETZ {NF=0} {ND=ZU} r8/m8	A	V/N.E.	APX_F and APX_NCI_NDD_NF

8.4. SETCC

8.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	MODRM.R/M(w)	N/A	N/A	N/A

8.4.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

APX variant of SETcc, which supports zero-upper semantics (full register writer).

Sets the destination operand to 0 or 1 depending on the settings of the status flags (CF, SF, OF, ZF, and PF) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (cc) indicates the condition being tested for. Additionally, if ND = 1 and the destination is a GPR, then also set the upper 48 bits of the GPR to 0.

The reg field of the ModR/M byte is not used for the SETcc instruction and the associated bits are ignored by the processor (similar to legacy-space encoded SETcc).

Note that many condition codes have synonyms (see SDM volume 1 appendix B) and only one synonym per condition code is used in this specification. Assemblers and similar tools are free to support other synonyms.

8.4.3 OPERATION

```

1 IF (flags satisfies CC):
2     IF (ND==1 AND dest is GPR):
3         dest[63:0]=1
4     ELSE:
5         dest[7:0]=1
6 ELSE:
7     IF (ND==1 AND dest is GPR):
8         dest[63:0]=0
9     ELSE:
10        dest[7:0]=0

```

8.4.4 EXCEPTIONS

8.4. SETCC

Instruction	Exception Type	Arithmetic Flags	CPUID
SETB r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETBE r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETL r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETLE r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNB r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNBE r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNL r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNLE r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNO r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNP r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNS r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETNZ r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETO r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETP r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETS r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF
SETZ r8/m8	APX-EVEX-INT	N/A	APX_F, APX_NCI_NDD_NF

Chapter 9

INTEL® APX NEW ISA - PUSH/POP EXTENSIONS

9.1 POP2

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.W0 8F 11:000:bbb POP2 {NF=0} {ND=1} r64, r64	A	V/N.E.	APX_F
EVEX.LLZ.NP.MAP4.W1 8F 11:000:bbb POP2P {NF=0} {ND=1} r64, r64	A	V/N.E.	APX_F

9.1.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	VVVVV(w)	MODRM.R/M(w)	N/A	N/A

9.1.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

PUSH2 and POP2 are two new instructions for (respectively) pushing/popping 2 GPRs at a time to/from the stack.

The opcodes of PUSH2 and POP2 are those of “PUSH r/m” and “POP r/m” from legacy map 0, but we require ModRM.Mod = 3 in order to disallow memory operand. (A PUSH2 or POP2 with ModRM.Mod ≠ 3 triggers #UD.) In addition, we require that EVEX.ND = 1, so that the V register identifier is valid and specifies the second register operand. We require that EVEX.pp = 0 in PUSH2 and POP2 and their OSIZE always be 64b.

The encoding and semantics of PUSH2 and POP2 are summarized in the table below, where b64 and v64 are the 64b GPRs encoded by the B and V register identifiers respectively. (The osize of PUSH2 and POP2 is always 64b.) The semantics is given in terms of an equivalent sequence of simpler instructions. We require further that neither b64 nor v64 be RSP and, for POP2, b64 and v64 be two different GPRs. Any violation of these conditions triggers #UD. The two register values being pushed are either both written to memory or neither one is written, but the two writes are not necessarily atomic.

The data being pushed/popped by PUSH2/POP2 must be 16B-aligned on the stack. Violating this requirement triggers #GP.

9.1. POP2

Opcode	Instruction	Semantics
EVEX map=4 pp=0 ND=1 0xFF/6 Mod=3	PUSH2 v64, b64	PUSH v64 PUSH b64
EVEX map=4 pp=0 ND=1 0x8F/0 Mod=3	POP2 v64, b64	POP v64 POP b64

Table 9.1: Encoding and semantics of PUSH2 and POP2

Setting EVEX.W = 1 bit indicates a push-pop acceleration (PPX) hint (see the section on “Balanced PUSH/POP Hint” in the APX introduction). The PPX hint is purely a performance hint. Instructions with this hint have the same functional semantics as those without. PPX hints set by the compiler that violate the balancing rule may turn off the PPX optimization, but they will not affect program semantics.

9.1.3 OPERATION

```

1 // Alignment check
2 if (RSP % 16 != 0):
3     #GP // RSP must be 16-byte aligned
4
5 // Pop 1
6 v64 = MEMORY[SS:RSP]
7 RSP = RSP + 8
8
9 // Pop 2
10 b64 = MEMORY[SS:RSP]
11 RSP = RSP + 8

```

9.1.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
POP2 r64, r64	APX-EVEX-PP2	N/A	APX_F
POP2P r64, r64	APX-EVEX-PP2	N/A	APX_F

9.2. POPP

9.2 POPP

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
REX2 W1 MAP0 58 +r POPP r64	A	V/N.E.	APX_F

9.2.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	N/A _{non-EVEX}	SRM(w)	N/A	N/A	N/A

9.2.2 DESCRIPTION

PUSHP is the legacy “PUSH reg” instruction with opcodes 0x50-0x57 with a REX2 prefix in which REX2.W = 1. Similarly, POPP is the legacy “POP reg” instruction with opcodes 0x58-0x5F with a REX2 prefix in which REX2.W = 1. These instructions do not have a ModRM byte and the register id is encoded using the lowest three bits of the opcode byte plus REX2.{B3,B4}. This is indicated by the “+r” and “SRM” notations in the encoding tables above.

The REX2.W = 1 bit is a Push-Pop Acceleration (PPX) hint (see the section on “Balanced PUSH/POP Hint” in the APX introduction). The PPX hint is purely a performance hint and PUSHHP and POPPP have the same functional semantics as PUSH with opcode 0x50+r and POP with opcode 0x58+r without this hint. PPX hints set in a way that violate the balancing rule may turn off the PPX optimization, but they will not affect program semantics.

The PPX hint in PUSHHP and POPPP requires the use of the REX2 prefix, even when the functional semantics can be encoded using the REX prefix or no prefix at all. As a side-effect, note that the PPX hint implies OSIZE = 64b and that it is not possible to encode PPX with OSIZE = 16b, because REX2.W takes precedence over the legacy 0x66 prefix.

9.2.3 OPERATION

1	r64 = MEMORY[SS:RSP]
2	RSP = RSP + 8

9.2.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
POPP r64	APX-LEGACY-PUSH-POP	N/A	APX_F

9.3 PUSH2

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
EVEX.LLZ.NP.MAP4.W0 FF 11:110:bbb PUSH2 {NF=0} {ND=1} r64, r64	A	V/N.E.	APX_F
EVEX.LLZ.NP.MAP4.W1 FF 11:110:bbb PUSH2P {NF=0} {ND=1} r64, r64	A	V/N.E.	APX_F

9.3.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	NO-SCALE	VVVVV(r)	MODRM.R/M(r)	N/A	N/A

9.3.2 DESCRIPTION

Note:

These instructions are promoted to EVEX to provide Intel® APX functionality. These instructions may have existing, inherited CPUID- and XCR0-sensitivity, independent of APX_F.

PUSH2 and POP2 are two new instructions for (respectively) pushing/popping 2 GPRs at a time to/from the stack.

The opcodes of PUSH2 and POP2 are those of “PUSH r/m” and “POP r/m” from legacy map 0, but we require ModRM.Mod = 3 in order to disallow memory operand. (A PUSH2 or POP2 with ModRM.Mod $\neq$ 3 triggers #UD.) In addition, we require that EVEX.ND = 1, so that the V register identifier is valid and specifies the second register operand. We require that EVEX.pp = 0 in PUSH2 and POP2 and their OSIZE always be 64b.

The encoding and semantics of PUSH2 and POP2 are summarized in the table below, where b64 and v64 are the 64b GPRs encoded by the B and V register identifiers respectively. (The osize of PUSH2 and POP2 is always 64b.) The semantics is given in terms of an equivalent sequence of simpler instructions. We require further that neither b64 nor v64 be RSP and, for POP2, b64 and v64 be two different GPRs. Any violation of these conditions triggers #UD. The two register values being pushed are either both written to memory or neither one is written, but the two writes are not necessarily atomic.

The data being pushed/popped by PUSH2/POP2 must be 16B-aligned on the stack. Violating this requirement triggers #GP.

9.3. PUSH2

Opcode	Instruction	Semantics
EVEX map=4 pp=0 ND=1 0xFF/6 Mod=3	PUSH2 v64, b64	PUSH v64 PUSH b64
EVEX map=4 pp=0 ND=1 0x8F/0 Mod=3	POP2 v64, b64	POP v64 POP b64

Table 9.2: Encoding and semantics of PUSH2 and POP2

Setting EVEX.W = 1 bit indicates a push-pop acceleration (PPX) hint (see the section on “Balanced PUSH/POP Hint” in the APX introduction). The PPX hint is purely a performance hint. Instructions with this hint have the same functional semantics as those without. PPX hints set by the compiler that violate the balancing rule may turn off the PPX optimization, but they will not affect program semantics.

9.3.3 OPERATION

```

1 // Alignment check
2 if (RSP % 16 != 0):
3     #GP // RSP must be 16-byte aligned
4
5 // Push 1
6 RSP = RSP - 8
7 MEMORY[SS:RSP] = v64
8
9 // Push 2
10 RSP = RSP - 8
11 MEMORY[SS:RSP] = b64

```

9.3.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
PUSH2 r64, r64	APX-EVEX-PP2	N/A	APX_F
PUSH2P r64, r64	APX-EVEX-PP2	N/A	APX_F

9.4. PUSHHP

9.4 PUSHHP

Encoding / Instruction	Op/En	64/32-bit mode	CPUID
REX2 W1 MAP0 50 +r PUSHHP r64	A	V/N.E.	APX_F

9.4.1 INSTRUCTION OPERAND ENCODING

Op/En	Tuple	Operand 1	Operand 2	Operand 3	Operand 4
A	N/A _{non-EVEX}	SRM(r)	N/A	N/A	N/A

9.4.2 DESCRIPTION

PUSHHP is the legacy “PUSH reg” instruction with opcodes 0x50-0x57 with a REX2 prefix in which REX2.W = 1. Similarly, POPHP is the legacy “POP reg” instruction with opcodes 0x58-0x5F with a REX2 prefix in which REX2.W = 1. These instructions do not have a ModRM byte and the register id is encoded using the lowest three bits of the opcode byte plus REX2.{B3,B4}. This is indicated by the “+r” and “SRM” notations in the encoding tables above.

The REX2.W = 1 bit is a Push-Pop Acceleration (PPX) hint (see the section on “Balanced PUSH/POP Hint” in the APX introduction). The PPX hint is purely a performance hint and PUSHHP and POPHP have the same functional semantics as PUSH with opcode 0x50+r and POP with opcode 0x58+r without this hint. PPX hints set in a way that violate the balancing rule may turn off the PPX optimization, but they will not affect program semantics.

The PPX hint in PUSHHP and POPHP requires the use of the REX2 prefix, even when the functional semantics can be encoded using the REX prefix or no prefix at all. As a side-effect, note that the PPX hint implies OSIZE = 64b and that it is not possible to encode PPX with OSIZE = 16b, because REX2.W takes precedence over the legacy 0x66 prefix.

9.4.3 OPERATION

1	RSP = RSP - 8
2	MEMORY[SS:RSP] = r64

9.4.4 EXCEPTIONS

Instruction	Exception Type	Arithmetic Flags	CPUID
PUSH r64	APX-LEGACY-PUSH-POP	N/A	APX_F