

# Intel® Xeon® Processor E5 and E7 v3 Family Uncore Performance Monitoring Reference Manual

June 2015



Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Intel, the Intel logo, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2015, Intel Corporation. All Rights Reserved.



# **Contents**

1		duction	_
	1.1	Introduction	
	1.2	Uncore PMON Overview1	1
	1.3	Section References	2
	1.4	Uncore PMON - Typical Counter Control Logic	3
	1.5	Uncore PMON - Typical Counter Logic	5
	1.6	Uncore PMU Summary Tables	
		1.6.1 On Finding the Package's Bus number for Uncore PMON registers in	
		PCICfg Space2	
	1.7	On Parsing and Using Derived Events2	2
		1.7.1 On Common Terms found in Derived Events	3
2	Inte	® Xeon® Processor E5 and E7 v3 Family Uncore Performance toring2	5
	2.1	Uncore Per-Socket Performance Monitoring Control	
	2.1	2.1.1 Counter Overflow	
		2.1.2 Setting up a Monitoring Session	
		2.1.3 Reading the Sample Interval	
		2.1.4 Enabling a New Sample Interval from Frozen Counters	
		2.1.5 Global Performance Monitors	
	2.2	UBox Performance Monitoring	
		2.2.1 UBox Performance Monitoring Overview	n
		2.2.2 UBox Performance Monitors	
		2.2.3 UBox Performance Monitoring Events	
		2.2.4 UBOX Box Events Ordered By Code	
		2.2.5 UBOX Box Performance Monitor Event List	4
	2.3	Caching Agent (Cbo) Performance Monitoring	
		2.3.1 CBo Performance Monitoring Overview	
		2.3.2 CBo Performance Monitors	
		2.3.3 CBo Performance Monitoring Events	
		2.3.4 CBO Box Events Ordered By Code	
		2.3.5 CBO Box Common Metrics (Derived Events)	
		2.3.6 CBO Box Performance Monitor Event List	
	2.4	Ring Transfer (SBo) Performance Monitoring 6	
		2.4.1 SBo Performance Monitoring Overview	
		2.4.2 SBo Performance Monitors	
		2.4.3 SBo Performance Monitoring Events	
		2.4.4 SBO Box Events Ordered By Code	
		2.4.5 SBO Box Common Metrics (Derived Events)	
		2.4.6 SBO Box Performance Monitor Event List	
	2.5	Home Agent (HA) Performance Monitoring8	0
		2.5.1 HA Performance Monitoring Overview8	
		2.5.2 HA Performance Monitoring Events8	
		2.5.3 HA Box Events Ordered By Code8	
		2.5.4 HA Box Common Metrics (Derived Events)8	
		2.5.5 HA Box Performance Monitor Event List	
	2.6	Memory Controller (IMC) Performance Monitoring	
		2.6.1 Functional Overview	
		2.6.2 IMC Performance Monitoring Overview	
		2.6.3 IMC Performance Monitors	
		2.6.4 IMC Performance Monitoring Events	
		2.6.5 iMC Box Events Ordered By Code	
		2.6.6 iMC Box Common Metrics (Derived Events)	



4

	2.6.7	iMC Box Performance Monitor Event List	. 115
2.7	IRP Pe	rformance Monitoring	. 133
	2.7.1	IRP Performance Monitoring Overview	. 133
	2.7.2	IRP Performance Monitors	
	2.7.3	IRP Performance Monitoring Events	. 136
	2.7.4	IRP Box Events Ordered By Code	.136
	2.7.5	IRP Box Performance Monitor Event List	
2.8	Power	Control (PCU) Performance Monitoring	
	2.8.1	PCU Performance Monitoring Overview	. 144
	2.8.2	PCU Performance Monitors	
	2.8.3	PCU Performance Monitoring Events	. 150
	2.8.4	PCU Box Events Ordered By Code	
	2.8.5	PCU Box Common Metrics (Derived Events)	. 153
	2.8.6	PCU Box Performance Monitor Event List	
2.9	Intel®	QPI Link Layer Performance Monitoring	. 164
	2.9.1	Intel® QPI Performance Monitoring Overview	. 164
	2.9.2	Intel® QPI Performance Monitors	
	2.9.3	Intel® QPI LL Performance Monitoring Events	
	2.9.4	Intel® QPI LL Box Events Ordered By Code	. 173
	2.9.5	Intel® QPI LL Box Common Metrics (Derived Events)	. 175
	2.9.6	Intel® QPI LL Box Performance Monitor Event List	
2.10		Performance Monitoring	
		R2PCIe Performance Monitoring Overview	
		R2PCIe Performance Monitors	
		R2PCIe Performance Monitoring Events	
		R2PCIe Box Events Ordered By Code	
		R2PCIe Box Common Metrics (Derived Events)	
	2.10.6	R2PCIe Box Performance Monitor Event List	. 201
2.11		Performance Monitoring	
		R3QPI Performance Monitoring Overview	
		R3QPI Performance Monitors	
		R3QPI Performance Monitoring Events	
		R3QPI Box Events Ordered By Code	
		R3QPI Box Common Metrics (Derived Events)	
		R3QPI Box Performance Monitor Event List	
2.12	Packet	Matching Reference	. 225



Figu	res	
1-1	Intel® Xeon® Processor E7 v3 Family -18C Block Diagram	9
1-2	Intel® Xeon® Processor E5 v3-1600/2600/4600 Family -12C Block Diagram	10
1-3	Intel® Xeon® Processor E5 v3-2400 Family -8C Block Diagram	
1-4	Perfmon Counter Control Block Diagram	
1-5	Perfmon Counter Block Diagram	16
T-1-1		
Tabl		
1-1	Per-Box Performance Monitoring Capabilities	
1-2	MSR Space Uncore Performance Monitoring Registers	
1-3	PCICFG Space Uncore Performance Monitoring Registers	
2-1	Global Performance Monitoring Control MSRs	
2-2	U_MSR_PMON_GLOBAL_CTL Register - Field Definitions	
2-3	U_MSR_PMON_GLOBAL_STATUS Register - Field Definitions	
2-4	U_MSR_PMON_GLOBAL_CONFIG Register - Field Definitions	
2-5	UBox Performance Monitoring Registers (MSR)	
2-6	U_MSR_PMON_CTL{1-0} Register – Field Definitions	
2-7 2-8	U_MSR_PMON_CTE{1-0} Register - Field Definitions	
2-9	U_MSR_PMON_FIXED_CTL Register - Field Definitions	
2-10	U_MSR_PMON_FIXED_CTR Register - Field Definitions	
2-13	CBo Performance Monitoring Registers (MSR)	
2-14	Cn_MSR_PMON_BOX_CTL Register - Field Definitions	
2-15	Cn_MSR_PMON_BOX_STATUS Register - Field Definitions	
2-16	Cn_MSR_PMON_CTL{3-0} Register - Field Definitions	
2-17	Cn_MSR_PMON_CTR{3-0} Register - Field Definitions	
2-18	Cn_MSR_PMON_BOX_FILTERO Register - Field Definitions	
2-19	Cn MSR PMON BOX FILTER1 Register - Field Definitions	47
2-20	Opcode Match by IDI Packet Type for Cn_MSR_PMON_BOX_FILTER.opc	47
2-44	SBo Performance Monitoring Registers (MSR)	69
2-45	Sn_MSR_PMON_BOX_CTL Register - Field Definitions	
2-46	Sn_MSR_PMON_BOX_STATUS Register - Field Definitions	
2-47	Sn_MSR_PMON_CTL{3-0} Register - Field Definitions	
2-48	Sn_MSR_PMON_CTR{3-0} Register - Field Definitions	
2-60	HA Performance Monitoring Registers (PCICFG)	
2-61	HAn_PCI_PMON_BOX_CTL Register - Field Definitions	
2-62 2-63	HAn_PCI_PMON_BOX_STATUS Register - Field Definitions	
2-63	HAn_PCI_PMON_CTL{3-0} Register - Field Definitions	
2-65	HA PCI PMON BOX OPCODEMATCH Register – Field Definitions	
2-66	HA_PCI_PMON_BOX_ADDRMATCH1 Register - Field Definitions	
2-67	HA_PCI_PMON_BOX_ADDRMATCH0 Register - Field Definitions	
2-111	IMC Performance Monitoring Registers (PCICFG)	
2-112	MC_CHy_PCI_PMON_BOX_CTL Register - Field Definitions	10
2-113	MC_CHy_PCI_PMON_BOX_STATUS Register – Field Definitions	
2-114	MC_CHy_PCI_PMON_CTL{3-0} Register - Field Definitions	
2-115	MC_CHy_PCI_PMON_FIXED_CTL Register - Field Definitions	
2-116	MC_CHy_PCI_PMON_CTR{FIXED,3-0} Register – Field Definitions	
2-144	IRP Performance Monitoring Registers (PCICFG)	
2-145	IRP_PCI_PMON_BOX_CTL Register - Field Definitions	
2-146	IRP_PCI_PMON_BOX_STATUS Register - Field Definitions	135
2-147	IRP_PCI_PMON_CTL{3-0} Register - Field Definitions	
2-148	IRP{0,1}_PCI_PMON_CTR{1-0} Register – Field Definitions	
2-155	PCU Performance Monitoring Registers (MSR)	
2-156	PCU_MSR_PMON_BOX_CTL Register - Field Definitions	L45



2-157	PCU_MSR_PMON_BOX_STATUS Register - Field Definitions	146
2-158	PCU_MSR_PMON_CTL{3-0} Register - Field Definitions	147
2-159	PCU_MSR_PMON_CTR{3-0} Register - Field Definitions	148
2-160	PCU_MSR_PMON_BOX_FILTER Register - Field Definitions	149
2-161	PCU_MSR_CORE_CC6_CTR Register - Field Definitions	149
2-162	PCU_MSR_CORE_CC3_CTR Register - Field Definitions	149
2-163	PCU_MSR_CORE_PC2_CTR Register - Field Definitions	
2-164	PCU_MSR_CORE_PC3_CTR Register - Field Definitions	
2-165	PCU Configuration Examples	151
2-167	Intel® QPI Performance Monitoring Registers (PCICFG)	
2-168	Q_Py_PCI_PMON_BOX_CTL Register – Field Definitions	
2-169	Q_Py_PCI_PMON_BOX_STATUS Register - Field Definitions	
2-170	Q_Py_PCI_PMON_CTL{3-0} Register - Field Definitions	
2-171	Q_Py_PCI_PMON_CTR{3-0} Register – Field Definitions	
2-172	Q_Py_PCI_PMON_PKT_{Rx,Tx}_MATCH1 Registers	
2-173	Q_Py_PCI_PMON_PKT_{Rx,Tx}_MATCH0 Registers	
2-174	Q_Py_PCI_PMON_PKT_{Rx,Tx}_MASK1 Registers	
2-175	Q_Py_PCI_PMON_PKT_{Rx,Tx}_MASK0 Registers	
2-176	Message Events Derived from the Match/Mask filters	
2-177	QPI_RATE_STATUS Register - Field Definitions	
2-178	Q_Py_PCI_PMON_LINK_IDLE Register - Field Definitions	
2-179	Q_Py_PCI_PMON_LINK_LLR Register - Field Definitions	
2-212	R2PCIe Performance Monitoring Registers (PCICFG)	
2-213	R2_PCI_PMON_BOX_CTL Register - Field Definitions	
2-214	R2_PCI_PMON_BOX_STATUS Register - Field Definitions	
2-215	R2_PCI_PMON_CTL{3-0} Register – Field Definitions	
2-216	R2_PCI_PMON_CTR{3-0} Register - Field Definitions	
2-229	R3QPI Performance Monitoring Registers (PCICFG)	
2-230	R3_Ly_PCI_PMON_BOX_CTL Register - Field Definitions	
2-231	R3_Ly_PCI_PMON_BOX_STATUS Register - Field Definitions	
2-232	R3_Ly_PCI_PMON_CTL{2-0} Register – Field Definitions	
2-233	R3_Ly_PCI_PMON_CTR{2-0} Register – Field Definitions	
2-263	Intel® QuickPath Interconnect Packet Message Classes	
2-264	Opcode Match by Message Class	225
2-265	Opcodes (Alphabetical Listing)	227



# **Revision History**

DocID	Description	Date
331051-001	Initial Release	September 2014
331051-002	Updated to add Intel® Xeon® Processor E7 v3 product family and Intel® Xeon® processor E5-4600 v3 product family.	June 2015








# 1 Introduction

## 1.1 Introduction

The uncore sub-system of the Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5 and E7 v3 Family is shown below for the various processor types. The uncore sub-system consists of a variety of components, ranging from the CBox caching agent to the power controller unit (PCU), integrated memory controller (IMC) and home agent (HA), to name a few. Most of these components provide similar performance monitoring capabilities.

Figure 1-1. Intel<sup>®</sup> Xeon<sup>®</sup> Processor E7 v3 Family -18C Block Diagram





(XXX) Û PCU (Power Controller) PCIe x4 CBDMA IOAPIC Link 0 Link 1 Intel QPI (Packetizer) IIO (Integrated IO) Ubox contains Global Control. (System Config Controller) R3QPI (Ring to QPI Interface) R2PCle (Ring to PCle Interface) **PMON** Block: LLC (Up to 2.5MB LLC (Up to 2.5MB LLC (Up to 2.5MB (LLC Coherence Engine) Core 4 Cache) Cache) Coherence LLC LLC (Up to 2.5MB Cache) (Up to 2.5MB Cache) (Up to 2.5MB Cache) ox <sup>1</sup> \_ LLC (Up to 2.5MB Cache) LLC (Up to 2.5MB Cache) LLC (Up to 2.5MB Core 1 Core 6 Core 9 erence ngine) Cache) ox 0 \_\_ LC rence LLC (Up to 2.5MB Cache) LLC LLC (Up to 2.5MB (Up to 2.5MB Cache) Cache) HA (Home Agent) НА (Home Agent) DDR IC (Memory Controller) IMC (Memory Controller)

Figure 1-2. Intel® Xeon® Processor E5 v3-1600/2600/4600 Family -12C Block Diagram

Note:

This diagram represents one possible configuration. The number of supported cores, SBo and IMC vary by SKU. Not all features supported on all SKUs.



50 PCU (Power 1 Intel® Controller) QPI link Intel QPI (Packetizer) Ubox IIO (Integrated IO) (System R3QPI (Ring to QPI Ubox contains R2PCle (Ring to PCle Config Interface) Global Control. Controller) Interface) **PMON** Block: LLC LLC (LLC Cherence Engine) (L\_C [Coherence (Up to 2.5MB (Up to 2.5MB Core 3 Core 4 Cache) Cache) En gine) CBox 5 CBox 2 (LLC LLC LLC (Up to 2.5MB (Up to 2.5MB Core 2 Core 5 Coherence Engine) Coherence Engine) Cache) Cache) CBox 6 CBox 1 LLC LLC Core 1 (Up to 2.5MB (Up to 2.5MB Core 6 Coherence Engine) Coherence Engine) Cache) Cache) CBox 7 CBox 0 LLC LLC (Up to 2.5MB (Up to 2.5MB Core 0 Core 7 Coherence Engine) Coherence Cache) Cache) HA (Home Agent) DDR MC (Memory Controller) Three DDR Channels

Figure 1-3. Intel® Xeon® Processor E5 v3-2400 Family -8C Block Diagram

#### 1.2 Uncore PMON Overview

The uncore performance monitoring facilities are organized into per-component performance monitoring (or 'PMON') units. A PMON unit within an uncore component may contain one of more sets of counter registers. With the exception of the UBox, each PMON unit provides a unit-level control register to synchronize actions across the counters within the box (e.g. to start/stop counting).

Events can be collected by reading a set of local counter registers. Each counter register is paired with a dedicated control register used to specify what to count (i.e. through the event select/umask fields) and how to count it. Some units provide the ability to specify additional information that can be used to 'filter' the monitored events (e.g., CBox; see Section 2.3.2.3, "CBo Filter Registers (Cn\_MSR\_PMON\_BOX\_FILTER{0,1})").



Each of these boxes communicates with the U-Box which contains registers to control all uncore PMU activity (as outlined in Section 2.1, "Uncore Per-Socket Performance Monitoring Control").

Uncore performance monitors represent a per-socket resource that is not meant to be affected by context switches and thread migration performed by the OS, it is recommended that the monitoring software agent establish a fixed affinity binding to prevent cross-talk of event counts from different uncore PMU.

The programming interface of the counter registers and control registers fall into two address spaces:

- Accessed by MSR are PMON registers within the Cbo units, SBo, PCU, and U-Box, see Table 1-2.
- Access by PCI device configuration space are PMON registers within the HA, IMC, Intel QPI, R2PCIe and R3QPI units, see Table 1-3.

Irrespective of the address-space difference and with only minor exceptions, the bitgranular layout of the control registers to program event code, unit mask, start/stop, and signal filtering via threshold/edge detect are the same.

Software may be notified of an overflowing uncore counter on any core.

The general performance monitoring capabilities of each box are outlined in the following table.

Table 1-1. Per-B	ox Performance	<b>Monitoring</b>	Capabilities
------------------	----------------	-------------------	--------------

Box	# Boxes	# Counters/ Box	# Queue Enabled	Packet Match/ Mask Filters?	Bit Width
CBox	up to 18	4	1	Y	48
НА	up to 2	4	4	Y	48
IMC	up to 2 (each with up to 4 channels)	4 (+1) (per channel)	4	N	48
PCU	1	4 (+2)	4	N	48
Intel® QPI	1 (2 ports E5-*600) (1 port E5-2400) or 2 for E7 (3 ports E7)	4 (per port)	4	Y	48
R2PCIe	1	4	1	N	48
R3QPI	up to 2 (2 or 3 links)	3 (per link)	1	N	48
SBox	up to 4	4	4	N	48
UBox	1	2 (+1)	0	N	48
IRP	1	4	4	N	48

#### 1.3 Section References

The following sections provide a breakdown of the performance monitoring capabilities for each box.



- Section 2.1, "Uncore Per-Socket Performance Monitoring Control"
- Section 2.2, "UBox Performance Monitoring"
- Section 2.3, "Caching Agent (Cbo) Performance Monitoring"
- Section 2.4, "Ring Transfer (SBo) Performance Monitoring"
- Section 2.5, "Home Agent (HA) Performance Monitoring"
- Section 2.6, "Memory Controller (IMC) Performance Monitoring"
- Section 2.7, "IRP Performance Monitoring"
- Section 2.8, "Power Control (PCU) Performance Monitoring"
- Section 2.9, "Intel® QPI Link Layer Performance Monitoring"
- Section 2.10, "R2PCIe Performance Monitoring"
- Section 2.11, "R3QPI Performance Monitoring"
- Section 2.12, "Packet Matching Reference"

# 1.4 Uncore PMON - Typical Counter Control Logic

Following is a diagram of the standard perfmon counter control block illustrating how event information is routed, selected, filtered (by other bits in the control register) and sent to the paired data register for storage.

Details for how control bits affect event information is presented in each of the box subsections of Chapter 2, with some summary information below.

#### Note:

The PCU uses an adaptation of this block (refer to Section 2.8.2, "PCU Performance Monitors" more information). Also note that only a subset of the available control bits are presented in the diagram.






Figure 1-4. Perfmon Counter Control Block Diagram

**Selecting What To Monitor:** The main task of a configuration register is to select the event to be monitored by its respective data counter. Setting the .ev\_sel and .umask fields performs the event selection.

Note:

Only the .ev\_sel is pictured in the previous figure. The .umask field is generally used to select subevents of the event. Once the proper subevent combination has been selected, it is passed on to the per Counter EventSel Mux.

Additional control bits used to filter and create information related to the selected Event:

**Applying a Threshold to Incoming Events**: .thresh - since most counters can increment by a value greater than 1, a threshold can be applied to generate an event based on the outcome of the comparison. If .thresh is set to a non-zero value, that value is compared against the incoming count for that event in each cycle. If the incoming count is >= the threshold value, then the event count captured in the data register will be incremented by 1.



Using the threshold field to generate additional events can be particularly useful when applied to a queue occupancy count. For example, if a queue is known to contain eight entries, it may be useful to know how often it contains 6 or more entries (i.e. Almost Full) or when it contains 1 or more entries (i.e. Not Empty).

Note:

For the Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5 and E7 v3 Product Family the .invert and .edge\_det bits follow the threshold comparison in sequence. If a user wishes to apply these bits to events that only increment by 1 per cycle, thresh must be set to 0x1.

**Inverting the Threshold Comparison:** .invert - Changes .thresh test condition to '<'

**Counting State Transitions Instead of per-Cycle Events:** .edge\_det - Rather than accumulating the raw count each cycle (for events that can increment by 1 per cycle), the register can capture transitions from no event to an event incoming (i.e. the 'Rising Edge').

# 1.5 Uncore PMON - Typical Counter Logic

Following is a diagram of the standard perfmon counter block illustrating the control for managing the Data Register including how to start/stop the register, reset it, indicate an overflow and capture the information sent from the Counter Control block. The diagram contains bits from all level in the Counter Control Hierarchy - Global (found in the UBox), Box level as well as the Counter's Control register.

Details on how to perform counter management, including how to set up a Monitoring Session and periodically sample the counters can be found in Chapter 2.



Message Channel Event eg Writ Increment Msa Control Overflow Message sent to Logic Ubox to be recorded in Global Status Register OV Msg Global Freeze BoxCtrl Freeze Ctrl Enable BoxCtrl Reset Ctrl OvEn Ctrl Reset Box Status Counter (48b) Overflow from bit 47 NOTE: Counter Wraps and continues Counting

Figure 1-5. Perfmon Counter Block Diagram

**Telling HW that the Control Register Is Set:** .en bit must be set to 1 to enable counting. Once counting has been enabled at all levels of the Performance Monitoring Hierarchy (refer to Section 2.1.2, "Setting up a Monitoring Session" for more information), the paired data register will begin to collect events.

**Notification after X events:** .ov\_en - Instead of manually stopping the counters at intervals (often wall clock time) pre-determined by software, hardware can be set to notify monitoring software when a set number of events has occurred. The Overflow Enable bit is provided for just that purpose. See Section 2.1.1, "Counter Overflow" for more information on how to use this mechanism.

# 1.6 Uncore PMU Summary Tables

Following is a list of the registers provided in the Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5 and E7 v3 Product Family Uncore for Performance Monitoring. It should be noted that the Uncore Performance Monitors are split between MSR space (U, CBo and PCU) and PCICFG space.



Table 1-2. MSR Space Uncore Performance Monitoring Registers (Sheet 1 of 3)

Вох	MSR Addresses	Description	
CBox Counters	•		
	0xF1B-0xF18	Counter Registers	
60 47	0xF15,0xF16	Counter Filters	
CBox 17	0xF14-0xF11	Counter Config Registers	
	0xF10,0xF17	Box Control/Status	
	0xF0B-0xF08	Counter Registers	
CD vv 1C	0xF05,0xF06	Counter Filters	
CBox 16	0xF04-0xF01	Counter Config Registers	
	0xF00,0xF07	Box Control/Status	
	0xEFB-0xEF8	Counter Registers	
CDay 15	0xEF5,0xEF6	Counter Filters	
CBox 15	0xEF4-0xEF1	Counter Config Registers	
	0xEF0,0xEF7	Box Control/Status	
	0xEEB-0xEE8	Counter Registers	
CBox 14	0xEE5,0xEE6	Counter Filters	
CB0X 14	0xEE4-0xEE1	Counter Config Registers	
	0xEE0,0xEE7	Box Control/Status	
	0xEDB-0xED8	Counter Registers	
CBox 13	0xED5,0xED6	Counter Filters	
CBOX 13	0xED4-0xED1	Counter Config Registers	
	0xED0,0xED7	Box Control/Status	
	0xECB-0xEC8	Counter Registers	
CBox 12	0xEC5,0xEC6	Counter Filters	
CDOX 12	0xEC4-0xEC1	Counter Config Registers	
	0xEC0,0xEC7	Box Control/Status	
	0xEBB-0xEB8	Counter Registers	
CBox 11	0xEB5,0xEB6	Counter Filters	
CDOX 11	0xEB4-0xEB1	Counter Config Registers	
	0xEB0,0xEB7	Box Control/Status	
	0xEAB-0xEA8	Counter Registers	
CBox 10	0xEA5,0xEA6	Counter Filters	
CDOX 10	0xEA4-0xEA1	Counter Config Registers	
	0xEA0,0xEA7	Box Control/Status	
	0xE9B-0xE98	Counter Registers	
CBox 9	0xE95,0xE96	Counter Filters	
	0xE94-0xE91	Counter Config Registers	
	0xE90,0xE97	Box Control/Status	
	0xE8B-0xE88	Counter Registers	
CBox 8	0xE85,0xE86	Counter Filters	
	0xE84-0xE81	Counter Config Registers	
	0xE80,0xE87	Box Control/Status	



Table 1-2. MSR Space Uncore Performance Monitoring Registers (Sheet 2 of 3)

Box MSR Addresses		Description	
	0xE7B-0xE78	Counter Registers	
	0xE75,0xE76	Counter Filters	
CBox 7	0xE74-0xE71	Counter Config Registers	
	0xE70,0xE77	Box Control/Status	
	0xE6B-0xE68	Counter Registers	
	0xE65,0xE66	Counter Filters	
CBox 6	0xE64-0xE61	Counter Config Registers	
	0xE60,0xE67	Box Control/Status	
	0xE5B-0xE58	Counter Registers	
	0xE55,0xE56	Counter Filters	
CBox 5	0xE54-0xE51	Counter Config Registers	
	0xE50,0xE57	Box Control/Status	
	0xE4B-0xE48	Counter Registers	
	0xE45,0xE46	Counter Filters	
CBox 4	0xE44-0xE41	Counter Config Registers	
	0xE40,0xE47	Box Control/Status	
	0xE3B-0xE38	Counter Registers	
	0xE35,0xE36	Counter Filters	
CBox 3	0xE34-0xE31	Counter Config Registers	
	0xE30,0xE37	Box Control/Status	
	0xE2B-0xE28	Counter Registers	
	0xE25,0xE26	Counter Filters	
CBox 2	0xE24-0xE21	Counter Config Registers	
	0xE20,0xE27	Box Control/Status	
	0xE1B-0xE18	Counter Registers	
CD 1	0xE15,0xE16	Counter Filters	
CBox 1	0xE14-0xE11	Counter Config Registers	
	0xE10,0xE17	Box Control/Status	
	0xE0B-0xE08	Counter Registers	
CBox 0	0xE05,0xE06	Counter Filters	
CBOX 0	0xE04-0xE01	Counter Config Registers	
	0xE00,0xE07	Box Control/Status	
SBox Counters			
	0x747-0x744	Counter Registers	
SBox 3	0x742-0x73F	Counter Config Registers	
	0x743,0x73E	Box Control/Status	
	0x73D-0x73A	Counter Registers	
SBox 2	0x738-0x735	Counter Config Registers	
	0x734,0x739	Box Control/Status	
	0x733-0x730	Counter Registers	
SBox 1	0x72E-0x72B	Counter Config Registers	
	0x72A,0x72F	Box Control/Status	



Table 1-2. MSR Space Uncore Performance Monitoring Registers (Sheet 3 of 3)

Box	MSR Addresses	Description	
	0x729-0x726	Counter Registers	
SBox 0	0x724-0x721	Counter Config Registers	
	0x720,0x725	Box Control/Status	
<b>PCU Counters</b>			
	0x71A-0x717	Counter Registers	
	0x715	Counter Filters	
	0x714-0x711	Counter Config Registers	
	0x710,0x716	Box Control/Status	
	0x60D,0x3F8, 0x3F9, 0x3FC, 0x3FD	Free Running C-State Counters (Non-PMON)	
U-Box Counters			
For U-Box	0x70A-0x709	Counter Registers	
	0x708	Box Status	
	0x706-0x705	Counter Config Registers	
	0x704,0x703	Fixed Counter/Config Register	
U-Box Counters			
For Global Control			
	0x700,0x701	Global Control/Status	

Table 1-3. PCICFG Space Uncore Performance Monitoring Registers (Sheet 1 of 2)

Вох	PCICFG Register Addresses	Device ID	Description
HA0	D18:F1	0x2F30	
HA1	D18:F5	0x2F38	
	F8-F4		Box Control/Status
	E4-D8		Counter Config Registers
	BC-A0		Counter Registers
	48-40		Opcode/Addr Match Filters
iMC0	D20:F0,1 D21:F0,1	0x2FB4, 0x2FB5 0x2FB0, 0x2B1	D20:F0,F1 For Channel 0,1 D21:F0,F1 For Channel 2,3
iMC1	D23:F0,1 D24:F0,1	0x2FD4 0x2FD5 0x2FD0, 0x2FD1	D23:F0,F1 For Channel 0,1 D24:F0,F1 For Channel 2,3
	F8-F4		Box Control/Status
	F0		Counter Config Register (Fixed)
	E4-D8		Counter Config Registers (General)
	D4-D0		Counter Register (Fixed)
	BC-A0		Counter Registers (General)
IRP	D5:F6	0x2F39	
	F8-F4		Box Control/Status



Table 1-3. PCICFG Space Uncore Performance Monitoring Registers (Sheet 2 of 2)

Вох	PCICFG Register Addresses	Device ID	Description
	E4-E0 & DC-D8		Counter Config Registers
	B8-B0 & A8-A0		Counter Registers
QPI0	D8,9:F2	0x2F32, 0x2F33	D(8,9) for Port 0,1
QPI1	D10:F2	0x2F3A	D10 for Port 2
	F8-F4		Box Control/Status
	E4-D8		Counter Config Registers
	BC-A0		Counter Registers
	0xD0,0xC8		Free Running Counter Registers
QPIO Mask/Match	D8,9:F6	0x2F86, 0x2F96	D(8,9) for Port 0,1
QPI1 Mask/Match	D10:F6	0x2F46	D10 for Port 2
	23C-238		Mask 1,0 - Receive
	22C-228		Match 1,0 - Receive
	214-210		Mask 1,0 - Transmit
	204-200		Match 1,0 - Transmit
QPIO Misc	D8:F0	0x2F80	D8 for Port 0,1
QPI1 Misc	D10:F0	0x2F40	D10 for Port 2
	D4		Intel QPI Rate Status
R2PCIe	D16:F1	0x2F34	
	F8-F4		Box Control/Status
	E4-D8		Counter Config Registers
	BC-A0		Counter Registers
R3QPI0	D11:F1,2	0x2F36, 0x2F37	F(1,2) for Link 0,1
R3QPI1	D11:F5	0x2F3E	F5 for Link 2
	F8-F4		Box Control/Status
	E0-D8		Counter Config Registers
	B4-A0		Counter Registers

# 1.6.1 On Finding the Package's Bus number for Uncore PMON registers in PCICfg Space

PCI-based uncore units in the Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5 and E7 v3 Product Family can be found using bus, device and functions numbers. However, the **busno** has to be found dynamically in each package. The code is embedded below.

First, for each package, it is necessary to read the node ID offset in the Ubox. That needs to match the GID offset of the Ubox in a specific pattern to get the busno for the package. This busno can then be used with the given D:F (device:function) listed with each box's counters that are accessed through PCICfg space (Table 1-3, "PCICFG Space Uncore Performance Monitoring Registers" on page 19).



```
#define HASWELL SERVER SOCKETID UBOX DID
//the below LNID and GID apply for SNB-EP, IVB and Haswell Server
#define UNC SOCKETID UBOX LNID OFFSET
                                           0x40
#define UNC_SOCKETID_UBOX_GID_OFFSET
                                           0x54
for (bus no = 0; bus no < 256; bus no++) \{
  for (device no = 0; device no < 32; device no++) {</pre>
      for (function no = 0; function no < 8; function no++) {</pre>
        // find bus, device, and function number for socket ID UBOX device
        pci_address = FORM_PCI_ADDR(bus_no, device_no, function_no, 0);
        value = PCI_Read_Ulong(pci_address);
        vendor id = value & VENDOR ID MASK;
        device_id = (value & DEVICE_ID_MASK) >> DEVICE_ID_BITSHIFT;
         if (vendor id != DRV IS PCI VENDOR ID INTEL) {
             continue;
         if (device_id == socketid_ubox_did) {
            // first get node id for the local socket
            pci address = FORM PCI ADDR (bus no, device no, function no,
                                        UNC SOCKETID UBOX LNID OFFSET);
            gid = PCI_Read_Ulong(pci_address) & 0x00000007;
            // Get the node id mapping register:
            // Basic idea is to read the Node ID Mapping Register (below)
            // and match one of the nodes with gid that we read above
            // from the Node ID configuration register (above).
            // Every three bits in the Node ID Mapping Register maps to a
            // particular node (or package). Bits 2:0 maps to package 0,
            // bits 5:3 maps to package 1, and so on. Thus, we have to
            // parse every triplet of bits to find the match.
            pci address = FORM PCI ADDR (bus no, device no, function no,
                                        UNC SOCKETID UBOX GID OFFSET);
            mapping = PCI_Read_Ulong(pci_address);
            // bits 2:0
            if ((mapping & 0x00000007) == gid) {
              gid = 0;
            }
            // bits 5:3
            else if ((mapping & 0x00000038) == gid) {
                gid = 1;
            // bits 8:6
            else if ((mapping & 0x000001C0) == gid) {
                gid = 2;
```



```
// bits 11:9
            else if ((mapping & 0x00000E00) == gid) {
                qid = 3;
            // bits 14:12
            else if ((mapping & 0x00007000) == gid) {
                gid = 4;
            // bits 17:15
            else if ((mapping & 0x00038000) == gid) {
                qid = 5;
            // bits 20:18
            else if ((mapping & 0x001C0000) == gid) {
                gid = 6;
            // bits 23:21
            else if ((mapping & 0x00700000) == gid) {
                qid = 7;
            UNC_UBOX_package_to_bus_map[gid] = bus_no;
      }
   }
}
```

# 1.7 On Parsing and Using Derived Events

For many of the sections covering each box's Performance Monitoring capabilities, a set of commonly measured metrics (or 'Derived Events') has been included. For the most part, these derived events are simple mathematical combinations of events found within the box. However, there are some extensions to the notation used by the metrics.

The following is a breakdown of a CBox Derived Event to illustrate a couple of the notations used.

To calculate "Average Number of Data Read Entries that Miss the LLC when the TOR is not empty".

 $\label{local-condition} $$(TOR\_OCCUPANCY.MISS\_OPCODE / COUNTER0\_OCCUPANCY{edge\_det,thresh=0x1}))$ with: Cn\_MSR\_PMON\_BOX\_FILTER1.opc=0x182.$ 

First term is a normal Event/Subevent.

Second Term requires setting extra control bits in the register the event has been programmed in:

- event\_name[.subevent\_name]{ctrl\_bit[=value],}
- e.g. COUNTER0 OCCUPANCY { edge det, thresh=0x1 }

NOTE: If there is no [=value] specified it is assumed that the bit must be set to 1.



Third Term requires programming an extra control register (often for filtering):

- For a single field: with:Register Name.field=value1
- For multiple fields: with:Register\_Name.{field1,field2,...}={value1,value2,...}
- e.g. with: Cn MSR PMON BOX FILTER1. {opc, nid}={0x182, my node}

Following is a breakdown of an IMC Derived Event to illustrate a couple more of the notations used.

To calculate "Percent Cycles DRAM Rank x in CKE".

```
POWER_CKE_CYCLES.RANKx / MC_Chy_PCI_PMON_CTR_FIXED
```

First Term requires more input to software to determine the specific event/subevent

- In some cases, there may be multiple events/subevents that cover the same information across multiple like hardware units. Rather than manufacturing a derived event for each combination, the derived event will use a lower case variable in the event name.
- e.g. POWER\_CKE\_CYCLES.RANKx where `x' is a variable to cover events POWER\_CKE\_CYCLES.RANK0 through POWER\_CKE\_CYCLES.RANK7

Second Term requires reading a fixed data register

- For the case where the metric requires the information contained in a fixed data register, the mnemonic for the register will be included in the equation. Software will be responsible for configuring the data register and setting it to start counting with the other events used by the metric.
- e.g. MC\_Chy\_PCI\_PMON\_CTR\_FIXED

In addition to these formats, some equations require gathering of extra information outside the box (often for common terms):

• See following section for a breakdown of common terms found in Derived Events.

#### 1.7.1 On Common Terms found in Derived Events

To convert a Latency term from a count of clocks to a count of nanoseconds:

• (Latency Metric) - {Box}\_CLOCKTICKS \* (1000 / UNCORE\_FREQUENCY)

To convert a Bandwidth term from a count of raw bytes at the operating clock to GB/sec:

- ((Traffic Metric in Bytes) / (TOTAL\_INTERVAL / (TSC\_SPEED \* 1000000))) / GB CONVERSION
- e.g. For READ\_MEM\_BW, an event derived from IMC:CAS\_COUNT.RD \* 64, which is the amount of memory bandwidth consumed by read requests, put `READ\_MEM\_BW' into the bandwidth term to convert the measurement from raw bytes to GB/sec.

Following are some other terms that may be found within Metrics and how they should be interpreted.



- GB\_CONVERSION: 1024^3
- TSC\_SPEED: Time Stamp Counter frequency in MHz
- TOTAL\_INTERVAL: Overall sample interval (TSC) for the instructions retired event. Typically used to compute a per send metric. Dividing the TOTAL\_INTERVAL by CPU\_SPEED \* 1,000,000 is the number of seconds in the sample interval.
- TOTAL\_PROC\_CYC: Total number of CPU cycles for a processor event value. Used with processor event data to determine time or work per time as in MB/sec. QPI\_LINKS: 2 for Intel Xeon Processor E5 v3 Product Family and QPI\_LINKS: 3 for Intel Xeon Processor E5 v3 Product Family
- IMC\_CHANNELS: Up to 4 for Intel Xeon processor E5 v3 family.
- IMC\_CHANNELS: Up to 8 for Intel Xeon processor E7 v3 family.





# 2 Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5 and E7 v3 Family Uncore Performance Monitoring

# 2.1 Uncore Per-Socket Performance Monitoring Control

To manage the large number of counter registers distributed across many units and collect event data efficiently, this section describes the hierarchical technique to start/stop/restart event counting that a software agent may need to perform during a monitoring session.

#### 2.1.1 Counter Overflow

If a box's counter overflows, it can send an overflow message to a global PMON manager (the UBox). To do so, the .ov\_en bit in the counter's control register must be set to 1. The overflow will then be picked up and the box sending the overflow will be recorded in the UBox.

Each box in the Intel $^{\$}$  Xeon $^{\$}$  Processor E5 and E7 v3 family uncore with performance monitors may be configured to respond to this overflow with two basic actions:

#### 2.1.1.1 Freezing on Counter Overflow

Upon receipt of an overflow message from any box, the UBox will assert the global freeze signal. Once the global freeze has been detected, each box will disable (or 'freeze') all of its counters.

#### 2.1.1.2 PMI on Counter Overflow

Upon receipt of the overflow message, the UBox can send a PMI signal to the core executing the monitoring software. To do so, the U\_MSR\_PMON\_GLOBAL\_CTL.pmi\_core\_sel file must be set to point to the core the monitoring software is executing on.

## 2.1.2 Setting up a Monitoring Session

On HW reset, all the counters are disabled. Enabling is hierarchical. So the following steps, which include programming the event control registers and enabling the counters to begin collecting events, must be taken to set up a monitoring session. Section 2.1.3 covers the steps to stop/re-start counter registers during a monitoring session.

Global Settings in the UBox: (NOTE: Necessary for U-Box monitoring).

a) Freeze all the uncore counters by setting U\_MSR\_PMON\_GLOBAL\_CTL.frz\_all to 1



#### OR (if box level freeze control preferred)

a) Freeze the box's counters while setting up the monitoring session.

e.g., set Cn\_MSR\_PMON\_BOX\_CTL.frz to 1

#### For each event to be measured within each box:

b) Enable counting for each monitor

e.g. Set C0\_MSR\_PMON\_CTL2.en to 1

Note:

Recommended: set the .en bit for all counters in each box a user intends to monitor, and left alone for the duration of the monitoring session.

Note:

For cases where there is no sharing of these counters among software agents independently sampling the counters, software could set the enable bits for all counters it intends to use during the setup phase. For cases where sharing is expected, each agent could use the individual enable bits in order to perform sampling rather than using the box-level freeze from steps (a) and (d).

c) Select event to monitor if the event control register hasn't been programmed:

Program the .ev\_sel and .umask bits in the control register with the encoding necessary to capture the requested event along with any signal conditioning bits (.thresh/.edge\_det) used to qualify the event.

e.g. Set C0\_MSR\_PMON\_CT2.{ev\_sel, umask} to {0x03, 0x1} in order to capture LLC\_VICTIMS.M\_STATE in CBo 0's C0\_MSR\_PMON\_CTR2.

Note:

It is also important to program any additional filter registers used to further qualify the events (e.g. setting the opcode match field in Cn\_MSR\_BOX\_FILTER1 to qualify TOR INSERTS by a specific opcode).

#### Back to the box level:

- d) Reset counters in each box to ensure no stale values have been acquired from previous sessions. Resetting the control registers, particularly those that won't be used is also recommended if for no other reason than to prevent errant overflows. To reset both the counters and control registers write the following registers:
  - For each CBox, set Cn MSR PMON BOX CTL[1:0] to 0x3.
- For each SBox, set Sn MSR PMON BOX CTL[1:0] to 0x3.
- For each HA, set HAn PCI PMON BOX CTL[1:0] to 0x3.
- For each Intel<sup>®</sup> Quick Path Interconnect (Intel<sup>®</sup> QPI) Port, set Q Py PCI PMON BOX CTL[1:0] to 0x3.
- For each DRAM Channel, set MCn CHy PCI PMON BOX CTL[1:0] to 0x3.
- Set PCU\_MSR\_PMON\_BOX\_CTL[1:0] to 0x3.
- For each Link, set R3\_Ly\_PCI\_PMON\_BOX\_CTL[1:0] to 0x3.
- Set R2\_PCI\_PMON\_BOX\_CTL[1:0] to 0x3.

Note:

The UBox does not have a Box Control register. The counters will need to be manually reset by writing a 0 in each data register.



e) Select how to gather data. If polling, skip to f. If sampling:

To set up a **sample interval**, software can pre-program the data register with a value of [2^(register bit width - up to 48) - sample interval length]. Doing so allows software, through use of the pmi mechanism, to be **notified** when the number of events in the sample have been captured. Capturing a performance monitoring sample every 'X cycles' (the fixed counter in the UBox counts uncore clock cycles) is a common use of this mechanism.

i.e. To stop counting and receive notification when the 1,000,000th idle flit is transmitted from Intel QPI on Port  $\bf 0$ 

- set Q\_P0\_PCI\_PMON\_CTR1 to (2^48- 1000)
- set Q P0 PCI PMON CTL1.ev sel to 0x0
- set Q\_P0\_PCI\_PMON\_CTL1.umask to 0x1
- set U\_MSR\_PMON\_GLOBAL\_CTL.pmi\_core\_sel to which core the monitoring thread is executing on.
- f) Enable counting at the global level by setting the U\_MSR\_PMON\_GLOBAL\_CTL.unfrz\_all bit to 1.

#### **OR**

f) Enable counting at the box level by unfreezing the counters in each box

e.g. set Cn\_MSR\_PMON\_BOX\_CTL.frz to 0

And with that, counting will begin.

Note:

The UBox does not have a Box Control register, so there's no box-level freeze to help isolate the UBox from agents counting in other boxes. Once enabled and programmed with a valid event, the UBox counters will collect events. For somewhat better synchronization, a user can keep the U\_MSR\_PMON\_CTL.ev\_sel at 0x0 while enabled and write it with a valid value just prior to unfreezing the registers in other boxes.

# **2.1.3** Reading the Sample Interval

Software can **poll** the counters whenever it chooses, or wait to be **notified** that a counter has overflowed (by receiving a PMI).

- a) **Polling** before reading, it is recommended that software freeze the counters at either the Global level (U\_MSR\_PMON\_GLOBAL\_CTL.frz\_all) or in each box with active counters (by setting \*\_PMON\_BOX\_CTL.frz to 1). After reading the event counts from the counter registers, the monitoring agent can choose to reset the event counts to avoid event-count wrap-around; or resume the counter register without resetting their values. The latter choice will require the monitoring agent to check and adjust for potential wrap-around situations.
- b) **Frozen** counters If software set the counters to freeze on overflow and send notification when it happens, the next question is: Who caused the freeze?

Overflow bits are stored hierarchically within the Intel Xeon Processor E5 and E7 v3 family uncore. First, software should read the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_\* bits to determine which box(es) sent an overflow. Then read that box's \*\_PMON\_GLOBAL\_STATUS.ov field to find the overflowing counter.

**Note:** More than one counter may overflow at any given time.

**Note:** Certain boxes may have more than one PMON block (e.g. IMC has a PMON block in each Channel). It may be necessary to read all STATUS registers in the box to

determine which counter overflowed.



### 2.1.4 Enabling a New Sample Interval from Frozen Counters

- a) Clear all uncore counters: For each box in which counting occurred, set
   \* PMON BOX CTL.rst ctrs to 1.
- b) Clear all overflow bits. This includes clearing U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_\* as well as any \*\_BOX\_STATUS registers that have their overflow bits set.
  - e.g. If counter 3 in Intel QPI Port 1 overflowed, software should set Q\_P1\_PCI\_PMON\_BOX\_STATUS.ov[3] to 1 to clear the overflow.
- c) Create the next sample: Reinitialize the sample by setting the monitoring data register to (2^48 - sample\_interval). Or set up a new sample interval as outlined in Section 2.1.2, "Setting up a Monitoring Session".
- d) Re-enable counting: Set U\_MSR\_PMON\_GLOBAL CTL.unfrz all to 1.

#### 2.1.5 Global Performance Monitors

Table 2-1. Global Performance Monitoring Control MSRs

MSR Name	MSR Address	Size (bits)	Description
U_MSR_PMON_GLOBAL_CONFIG	0x0702	32	UBox PMON Global Configuration
U_MSR_PMON_GLOBAL_STATUS	0x0701	32	UBox PMON Global Status
U_MSR_PMON_GLOBAL_CTL	0x0700	32	UBox PMON Global Control

#### 2.1.5.1 Global PMON Global Control/Status Registers

The following registers represent state governing all PMUs in the uncore, both to exert global control and collect box-level information.

U\_MSR\_PMON\_GLOBAL\_CTL contains a bit that can freeze (.frz\_all) all the uncore counters.

If an overflow is detected in any of the uncore's PMON registers, it will be summarized in U\_MSR\_PMON\_GLOBAL\_STATUS. This register accumulates overflows sent to it from the other uncore boxes. To reset these overflow bits, a user must set the corresponding bits in U\_MSR\_PMON\_GLOBAL\_STATUS to 1, which will act to clear them.

Table 2-2. U\_MSR\_PMON\_GLOBAL\_CTL Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description
frz_all	31	WO	0	Freeze all uncore performance monitors.
wk_on_pmi	30	RW	0	If PMI event requested to send to core  0 - Send event to cores already awakened  1 - Wake any sleeping core and send PMI to all cores.
unfrz_all	29	WO	0	Unfreeze all uncore performance monitors.



Table 2-2. U\_MSR\_PMON\_GLOBAL\_CTL Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
rsv	28:27	RV	0	Reserved. SW must write to 0 else behavior is undefined
rsv	26:18	RV	0	Reserved
pmi_core_sel	17:0	RW	0	PMI Core Select
				Ex: If counter overflow is sent to UBox 00000000000000000000 - No PMI sent 00000000000000000000 - Send PMI to core 0 000000000001000000 - Send PMI to core 6 0000000001100010 - Send PMI to core 2, 5 & 6 etc.  NOTE: If wk_on_pmi is set to 1, a wake will be sent to any sleeping core in the mask prior to sending the PMI.

Table 2-3. U\_MSR\_PMON\_GLOBAL\_STATUS Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description
rsv	63:36	RV	0	Reserved
ov_rq	35	RW1C	0	Set if overflow is detected from an R3QPI 0 or R3QPI 1 PMON register.  NOTE: Write of `1' will clear the bit.
ov_irp	34	RW1C	0	Set if overflow is detected from an IRP PMON register. NOTE: Write of `1' will clear the bit.
rsv	33:30	RV	0	Reserved
ov_rp	29	RW1C	0	Set if overflow is detected from an R2PCIe PMON register. NOTE: Write of `1' will clear the bit.
ov_rq1	28	RW1C	0	Set if overflow is detected from an R3QPI1 PMON register. NOTE: Write of `1' will clear the bit.
ov_rq0	27	RW1C	0	Set if overflow is detected from an R3QPI0 PMON register. NOTE: Write of `1' will clear the bit.
ov_q1	26	RW1C	0	Set if overflow is detected from a QPI1 PMON register. NOTE: Write of `1' will clear the bit.
ov_q0	25	RW1C	0	Set if overflow is detected from a QPI0 PMON register. NOTE: Write of `1' will clear the bit.
ov_m1	24	RW1C	0	Set if overflow is detected from an iMC1 PMON register. NOTE: Write of `1' will clear the bit.
ov_m0	23	RW1C	0	Set if overflow is detected from an iMC0 PMON register. NOTE: Write of `1' will clear the bit.
ov_h1	22	RW1C	0	Set if overflow is detected from an HA1 PMON register. NOTE: Write of `1' will clear the bit.
ov_h0	21	RW1C	0	Set if overflow is detected from an HAO PMON register. NOTE: Write of `1' will clear the bit.
rsv	20:3	RV	0	Reserved



#### Table 2-3. U\_MSR\_PMON\_GLOBAL\_STATUS Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
ov_p	2	RW1C	0	Set if overflow is detected from a PCU PMON register. NOTE: Write of `1' will clear the bit.
ov_u	1	RW1C	0	Set if overflow is detected from a UBox PMON register. NOTE: Write of `1' will clear the bit.
ov_u_fixed	0	RW1C	0	Set if overflow is detected from UBox fixed PMON register. NOTE: Write of `1' will clear the bit.

#### Table 2-4. U\_MSR\_PMON\_GLOBAL\_CONFIG Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:5	RV	0	Reserved
num_c	4:0	RW	18	Number of sets of CBo PMON counters.

## 2.2 UBox Performance Monitoring

The UBox serves as the system configuration controller for the Intel Xeon Processor E5 and E7 v3 family.

In this capacity, the UBox acts as the central unit for a variety of functions:

- The master for reading and writing physically distributed registers across Intel Xeon Processor E5 and E7 v3 family using the Message Channel.
- The UBox is the intermediary for interrupt traffic, receiving interrupts from the system and dispatching interrupts to the appropriate core.
- The UBox serves as the system lock master used when quiescing the platform (e.g., Intel QPI bus lock).

## 2.2.1 **UBox Performance Monitoring Overview**

The UBox supports event monitoring through two programmable 48-bit wide counters (U\_MSR\_PMON\_CTR $\{1:0\}$ ), and a 48-bit fixed counter which increments each U-clock. Each of these counters can be programmed (U\_MSR\_PMON\_CTL $\{1:0\}$ ) to monitor any UBox event.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

# 2.2.1.1 UBox PMON Registers - On Overflow and the Consequences (PMI/ Freeze)

If an overflow is detected from a UBox performance counter, the overflow bit is set at the box level (U\_MSR\_PMON\_BOX\_STATUS.ov). If its overflow enable bit (U\_MSR\_PMON\_CTLx.ov\_en) has been set to 1, the



U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_u bit is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register – Field Definitions"), the freeze signal is broadcast to other boxes and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze, must be cleared by setting the corresponding bit in U\_MSR\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_u to 1 (which acts to clear it). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bit(s) has been cleared, the UBox is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.

#### 2.2.2 UBox Performance Monitors

**Table 2-5. UBox Performance Monitoring Registers (MSR)** 

MSR Name	MSR Address	Size (bits)	Description
U_MSR_PMON_CTR1	0x070A	64	U-Box PMON Counter 1
U_MSR_PMON_CTR0	0x0709	64	U-Box PMON Counter 0
U_MSR_PMON_BOX_STATUS	0x0708	32	U-Box PMON Box-Wide Status
U_MSR_PMON_CTL1	0x0706	64	U-Box PMON Control for Counter 1
U_MSR_PMON_CTL0	0x0705	32	U-Box PMON Control for Counter 0
U_MSR_PMON_UCLK_FIXED_CTR	0x0704	64	U-Box PMON UCLK Fixed Counter
U_MSR_PMON_UCLK_FIXED_CTL	0x0703	32	U-Box PMON UCLK Fixed Counter Control

#### 2.2.2.1 UBox Box Level PMON State

The following registers represent the state governing all box-level PMUs in the UBox.

If an overflow is detected from one of the UBox PMON registers, the corresponding bit in the U\_MSR\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).

Table 2-6. U\_MSR\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:2	RV	0	Reserved
ov	1:0	RW1C	0	If an overflow is detected from the corresponding UBOX PMON register, it's overflow bit will be set.  NOTE: Write of `1' will clear the bit.



#### 2.2.2.2 UBox PMON state - Counter/Control Pairs

The following table defines the layout of the UBox performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst).

Table 2-7. U\_MSR\_PMON\_CTL{1-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:29	RV	0	Reserved
thresh	28:24	RW	0	Threshold used in counter comparison.
invert	23	RW	0	Invert comparison against Threshold.  0 - comparison will be 'is event increment >= threshold?'.  1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW	0	Local Counter Enable
rsv	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW	0	When this bit is set to 1 and the corresponding counter overflows, a UBox overflow message is sent to the UBox's global logic.  Once received, the global status register will record the overflow in U_MSR_PMON_GLOBAL_STATUS.ov_u.
rsv	19	RV	0	Reserved
edge_det	18	RW	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW	0	Select event to be counted.

The UBox performance monitor data registers are 48-bit wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of  $2^{48}$  - N and setting the control register to send an overflow message to the global logic ( $.ov_en$ ). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.



If accessible, software can continuously read the data registers without disabling event collection.

#### Table 2-8. U\_MSR\_PMON\_CTR{1-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	63:48	RV	0	Reserved
event_count	47:0	RW-V	0	48-bit performance event counter

The UBox PMON includes a fixed counter that increments at UCLK for each cycle it is enabled.

#### Table 2-9. U\_MSR\_PMON\_FIXED\_CTL Register - Field Definitions

Field	Bits	Attr	HW Rese t Val	Description
rsv	31:23	RV	0	Reserved
en	22	RW-V	0	Enable counter when global enable is set.
rsv	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW-V	0	When this bit is set to 1 and the corresponding counter overflows, a UBox overflow message is sent to the UBox's global logic.  Once received, the global status register will record the overflow in U_MSR_PMON_GLOBAL_STATUS.ov_u_fixed.
rsv	19:0	RV	0	Reserved

#### Table 2-10. U\_MSR\_PMON\_FIXED\_CTR Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	63:48	RV	0	Reserved
event_count	47:0	RW-V	0	48-bit performance event counter

## 2.2.3 **UBox Performance Monitoring Events**

The set of events that can be monitored in the UBox are summarized in Section 2.2.

## 2.2.4 UBOX Box Events Ordered By Code

The following table summarizes the directly measured UBOX Box events.

Symbol Name	Event Code	Ctrs	Extra Select Bit	Max Inc/ Cyc	Description
EVENT_MSG	0x42	0-1	0	1	VLW Received
PHOLD_CYCLES	0x45	0-1	0	1	Cycles PHOLD Assert to Ack
RACU_REQUESTS	0x46	0-1	0	1	RACU Request



#### 2.2.5 UBOX Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the UBOX Box.

#### **EVENT\_MSG**

• Title: VLW Received

• Category: EVENT\_MSG Events

• Event Code: 0x42

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Virtual Logical Wire (legacy) message were received from Uncore. Specify the thread to filter on using NCUPMONCTRLGLCTR.ThreadID.

#### Table 2-11. Unit Masks for EVENT\_MSG

Extension	umask [15:8]	Description
DOORBELL_RCVD	bxxxx1xxx	

#### PHOLD\_CYCLES

• Title: Cycles PHOLD Assert to Ack

• Category: PHOLD Events

• Event Code: 0x45

Max. Inc/Cyc: 1, Register Restrictions: 0-1
 Definition: PHOLD cycles. Filter from source CoreID.

#### **Table 2-12. Unit Masks for PHOLD\_CYCLES**

Extension	umask [15:8]	Description
ASSERT_TO_ACK	bxxxxxxx1	Assert to ACK

#### **RACU\_REQUESTS**

Title: RACU RequestCategory: RACU EventsEvent Code: 0x46

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Number outstanding register requests within message channel tracker.



# 2.3 Caching Agent (Cbo) Performance Monitoring

The LLC coherence engine (CBo) manages the interface between the core and the last level cache (LLC). All core transactions that access the LLC are directed from the core to a CBo via the ring interconnect. The CBo is responsible for managing data delivery from the LLC to the requesting core. It is also responsible for maintaining coherence between the cores within the socket that share the LLC; generating snoops and collecting snoop responses from the local cores when the MESIF protocol requires it.

So, if the CBo fielding the core request indicates that a core within the socket owns the line (for a coherent read), the request is snooped to that local core. That same CBo will then snoop all peers which might have the address cached (other cores, remote sockets, etc.) and send the request to the appropriate Home Agent for conflict checking, memory requests and writebacks.

In the process of maintaining cache coherency within the socket, the CBo is the gate keeper for all Intel QPI messages that originate in the core and is responsible for ensuring that all Intel QPI messages that pass through the socket's LLC remain coherent.

The CBo manages local conflicts by ensuring that only one request is issued to the system for a specific cacheline.

The Intel Xeon Processor E5 and E7 v3 family uncore contains up to eighteen instances of the CBo, each assigned to manage a (up to) distinct 2.5MB slice of the processor's total LLC capacity. A slice that can be up to 20-way set associative. For processors with fewer than 18 2.5MB LLC slices, the CBo Boxes or missing slices will still be active and track ring traffic caused by their co-located core even if they have no LLC related traffic to track (i.e. hits/misses/snoops).

Every physical memory address in the system is uniquely associated with a single CBo instance via a proprietary hashing algorithm that is designed to keep the distribution of traffic across the CBo instances relatively uniform for a wide range of possible address patterns. This enables the individual CBo instances to operate independently, each managing its slice of the physical address space without any CBo in a given socket ever needing to communicate with the other CBos in that same socket.

# 2.3.1 **CBo Performance Monitoring Overview**

Each of the CBos in the Intel Xeon Processor E5 and E7 v3 family uncore supports event monitoring through four 48-bit wide counters (Cn\_MSR\_PMON\_CTR{3:0}). With but a small number of exceptions, each of these counters can be programmed (Cn\_MSR\_PMON\_CTL{3:0}) for any available event.

NOTE: Occupancy Events can only be measured in Counter 0.

CBo counter 0 can increment by a maximum of 20 per cycle; counters 1-3 can increment by 1 per cycle.

Some uncore performance events that monitor transaction activities require additional details that must be programmed in a filter register. Each Cbo provides two filter registers and allows only one such event to be programmed at a given time, see Section 2.3.2.3.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".



#### 2.3.1.1 Special Note on CBo Occupancy Events

Although only counter 0 supports occupancy events, it is possible to program counters 1-3 to monitor the same occupancy event by selecting the "OCCUPANCY\_COUNTER0" event code on counters 1-3.

This allows:

Thresholding

# 2.3.1.2 CBo PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from a CBo performance counter, the overflow bit is set at the box level (Cn\_MSR\_PMON\_BOX\_STATUS.ov).

#### 2.3.2 CBo Performance Monitors

Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 1 of 9)

MSR Name	MSR Address	Size (bits)	Description
CBo 0 PMON Registers			
Generic Counters			
C0_MSR_PMON_CTR3	0x0E0B	64	CBo 0 PMON Counter 3
C0_MSR_PMON_CTR2	0x0E0A	64	CBo 0 PMON Counter 2
C0_MSR_PMON_CTR1	0x0E09	64	CBo 0 PMON Counter 1
C0_MSR_PMON_CTR0	0x0E08	64	CBo 0 PMON Counter 0
Box-Level Filter			
C0_MSR_PMON_BOX_FILTER1	0x0E06	32	CBo 0 PMON Filter1
C0_MSR_PMON_BOX_FILTER0	0x0E05	32	CBo 0 PMON Filter0
Generic Counter Control			
C0_MSR_PMON_CTL3	0x0E04	32	CBo 0 PMON Control for Counter 3
C0_MSR_PMON_CTL2	0x0E03	32	CBo 0 PMON Control for Counter 2
C0_MSR_PMON_CTL1	0x0E02	32	CBo 0 PMON Control for Counter 1
C0_MSR_PMON_CTL0	0x0E01	32	CBo 0 PMON Control for Counter 0
Box-Level Control/Status			
CO_MSR_PMON_BOX_STATUS	0x0E07	32	CBo 0 PMON Box-Wide Status
C0_MSR_PMON_BOX_CTL	0x0E00	32	CBo 0 PMON Box-Wide Control
CBo 1 PMON Registers			
Generic Counters			
C1_MSR_PMON_CTR3	0x0E1B	64	CBo 1 PMON Counter 3
C1_MSR_PMON_CTR2	0x0E1A	64	CBo 1 PMON Counter 2
C1_MSR_PMON_CTR1	0x0E19	64	CBo 1 PMON Counter 1
C1_MSR_PMON_CTR0	0x0E18	64	CBo 1 PMON Counter 0
Box-Level Filter			
C1_MSR_PMON_BOX_FILTER1	0x0E16	32	CBo 1 PMON Filter1



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 2 of 9)

MSR Name	MSR Address	Size (bits)	Description
C1_MSR_PMON_BOX_FILTER0	0x0E15	32	CBo 1 PMON Filter0
Generic Counter Control			
C1_MSR_PMON_CTL3	0x0E14	32	CBo 1 PMON Control for Counter 3
C1_MSR_PMON_CTL2	0x0E13	32	CBo 1 PMON Control for Counter 2
C1_MSR_PMON_CTL1	0x0E12	32	CBo 1 PMON Control for Counter 1
C1_MSR_PMON_CTL0	0x0E11	32	CBo 1 PMON Control for Counter 0
Box-Level Control/Status			
C1_MSR_PMON_BOX_STATUS	0x0E17	32	CBo 1 PMON Box-Wide Status
C1_MSR_PMON_BOX_CTL	0x0E10	32	CBo 1 PMON Box-Wide Control
CBo 2 PMON Registers			
Generic Counters			
C2_MSR_PMON_CTR3	0x0E2B	64	CBo 2 PMON Counter 3
C2_MSR_PMON_CTR2	0x0E2A	64	CBo 2 PMON Counter 2
C2_MSR_PMON_CTR1	0x0E29	64	CBo 2 PMON Counter 1
C2_MSR_PMON_CTR0	0x0E28	64	CBo 2 PMON Counter 0
Box-Level Filter			
C2_MSR_PMON_BOX_FILTER1	0x0E26	32	CBo 2 PMON Filter1
C2_MSR_PMON_BOX_FILTER0	0x0E25	32	CBo 2 PMON Filter0
Generic Counter Control			
C2_MSR_PMON_CTL3	0x0E24	32	CBo 2 PMON Control for Counter 3
C2_MSR_PMON_CTL2	0x0E23	32	CBo 2 PMON Control for Counter 2
C2_MSR_PMON_CTL1	0x0E22	32	CBo 2 PMON Control for Counter 1
C2_MSR_PMON_CTL0	0x0E21	32	CBo 2 PMON Control for Counter 0
Box-Level Control/Status			
C2_MSR_PMON_BOX_STATUS	0x0E27	32	CBo 2 PMON Box-Wide Status
C2_MSR_PMON_BOX_CTL	0x0E20	32	CBo 2 PMON Box-Wide Control
CBo 3 PMON Registers			
Generic Counters			
C3_MSR_PMON_CTR3	0x0E3B	64	CBo 3 PMON Counter 3
C3_MSR_PMON_CTR2	0x0E3A	64	CBo 3 PMON Counter 2
C3_MSR_PMON_CTR1	0x0E39	64	CBo 3 PMON Counter 1
C3_MSR_PMON_CTR0	0x0E38	64	CBo 3 PMON Counter 0
Box-Level Filter			
C3_MSR_PMON_BOX_FILTER1	0x0E36	32	CBo 3 PMON Filter1
C3_MSR_PMON_BOX_FILTER0	0x0E35	32	CBo 3 PMON Filter0
Generic Counter Control			
C3_MSR_PMON_CTL3	0x0E34	32	CBo 3 PMON Control for Counter 3
C3_MSR_PMON_CTL2	0x0E33	32	CBo 3 PMON Control for Counter 2
C3_MSR_PMON_CTL1	0x0E32	32	CBo 3 PMON Control for Counter 1



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 3 of 9)

MSR Name	MSR Address	Size (bits)	Description
C3_MSR_PMON_CTL0	0x0E31	32	CBo 3 PMON Control for Counter 0
Box-Level Control/Status			
C3_MSR_PMON_BOX_STATUS	0x0E37	32	CBo 3 PMON Box-Wide Status
C3_MSR_PMON_BOX_CTL	0x0E30	32	CBo 3 PMON Box-Wide Control
CBo 4 PMON Registers			
Generic Counters			
C4_MSR_PMON_CTR3	0x0E4B	64	CBo 4 PMON Counter 3
C4_MSR_PMON_CTR2	0x0E4A	64	CBo 4 PMON Counter 2
C4_MSR_PMON_CTR1	0x0E49	64	CBo 4 PMON Counter 1
C4_MSR_PMON_CTR0	0x0E48	64	CBo 4 PMON Counter 0
Box-Level Filter			
C4_MSR_PMON_BOX_FILTER1	0x0E46	32	CBo 4 PMON Filter1
C4_MSR_PMON_BOX_FILTER0	0x0E45	32	CBo 4 PMON Filter0
Generic Counter Control			
C4_MSR_PMON_CTL3	0x0E44	32	CBo 4 PMON Control for Counter 3
C4_MSR_PMON_CTL2	0x0E43	32	CBo 4 PMON Control for Counter 2
C4_MSR_PMON_CTL1	0x0E42	32	CBo 4 PMON Control for Counter 1
C4_MSR_PMON_CTL0	0x0E41	32	CBo 4 PMON Control for Counter 0
Box-Level Control/Status			
C4_MSR_PMON_BOX_STATUS	0x0E47	32	CBo 4 PMON Box-Wide Status
C4_MSR_PMON_BOX_CTL	0x0E40	32	CBo 4 PMON Box-Wide Control
CBo 5 PMON Registers			
Generic Counters			
C5_MSR_PMON_CTR3	0x0E5B	64	CBo 5 PMON Counter 3
C5_MSR_PMON_CTR2	0x0E5A	64	CBo 5 PMON Counter 2
C5_MSR_PMON_CTR1	0x0E59	64	CBo 5 PMON Counter 1
C5_MSR_PMON_CTR0	0x0E58	64	CBo 5 PMON Counter 0
Box-Level Filter			
C5_MSR_PMON_BOX_FILTER1	0x0E56	32	CBo 5 PMON Filter1
C5_MSR_PMON_BOX_FILTER0	0x0E55	32	CBo 5 PMON Filter0
Generic Counter Control			
C5_MSR_PMON_CTL3	0x0E54	32	CBo 5 PMON Control for Counter 3
C5_MSR_PMON_CTL2	0x0E53	32	CBo 5 PMON Control for Counter 2
C5_MSR_PMON_CTL1	0x0E52	32	CBo 5 PMON Control for Counter 1
C5_MSR_PMON_CTL0	0x0E51	32	CBo 5 PMON Control for Counter 0
Box-Level Control/Status			
C5_MSR_PMON_BOX_STATUS	0x0E57	32	CBo 5 PMON Box-Wide Status
C5_MSR_PMON_BOX_CTL	0x0E50	32	CBo 5 PMON Box-Wide Control



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 4 of 9)

MSR Name	MSR Address	Size (bits)	Description
CBo 6 PMON Registers			
Generic Counters			
C6_MSR_PMON_CTR3	0x0E6B	64	CBo 6 PMON Counter 3
C6_MSR_PMON_CTR2	0x0E6A	64	CBo 6 PMON Counter 2
C6_MSR_PMON_CTR1	0x0E69	64	CBo 6 PMON Counter 1
C6_MSR_PMON_CTR0	0x0E68	64	CBo 6 PMON Counter 0
Box-Level Filter			
C6_MSR_PMON_BOX_FILTER1	0x0E66	32	CBo 6 PMON Filter1
C6_MSR_PMON_BOX_FILTER0	0x0E65	32	CBo 6 PMON Filter0
Generic Counter Control			
C6_MSR_PMON_CTL3	0x0E64	32	CBo 6 PMON Control for Counter 3
C6_MSR_PMON_CTL2	0x0E63	32	CBo 6 PMON Control for Counter 2
C6_MSR_PMON_CTL1	0x0E62	32	CBo 6 PMON Control for Counter 1
C6_MSR_PMON_CTL0	0x0E61	32	CBo 6 PMON Control for Counter 0
Box-Level Control/Status			
C6_MSR_PMON_BOX_STATUS	0x0E67	32	CBo 6 PMON Box-Wide Status
C6_MSR_PMON_BOX_CTL	0x0E60	32	CBo 6 PMON Box-Wide Control
CBo 7 PMON Registers			
Generic Counters			
C7_MSR_PMON_CTR3	0x0E7B	64	CBo 7 PMON Counter 3
C7_MSR_PMON_CTR2	0x0E7A	64	CBo 7 PMON Counter 2
C7_MSR_PMON_CTR1	0x0E79	64	CBo 7 PMON Counter 1
C7_MSR_PMON_CTR0	0x0E78	64	CBo 7 PMON Counter 0
Box-Level Filter			
C7_MSR_PMON_BOX_FILTER1	0x0E76	32	CBo 7 PMON Filter1
C7_MSR_PMON_BOX_FILTER0	0x0E75	32	CBo 7 PMON Filter0
Generic Counter Control			
C7_MSR_PMON_CTL3	0x0E74	32	CBo 7 PMON Control for Counter 3
C7_MSR_PMON_CTL2	0x0E73	32	CBo 7 PMON Control for Counter 2
C7_MSR_PMON_CTL1	0x0E72	32	CBo 7 PMON Control for Counter 1
C7_MSR_PMON_CTL0	0x0E71	32	CBo 7 PMON Control for Counter 0
Box-Level Control/Status			
C7_MSR_PMON_BOX_STATUS	0x0E77	32	CBo 7 PMON Box-Wide Status
C7_MSR_PMON_BOX_CTL	0x0E70	32	CBo 7 PMON Box-Wide Control
CBo 8 PMON Registers			
Generic Counters			
C8_MSR_PMON_CTR3	0x0E8B	64	CBo 8 PMON Counter 3
C8_MSR_PMON_CTR2	0x0E8A	64	CBo 8 PMON Counter 2
C8_MSR_PMON_CTR1	0x0E89	64	CBo 8 PMON Counter 1
	l .		1



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 5 of 9)

MSR Name	MSR Address	Size (bits)	Description
C8_MSR_PMON_CTR0	0x0E88	64	CBo 8 PMON Counter 0
Box-Level Filter			
C8_MSR_PMON_BOX_FILTER1	0x0E86	32	CBo 8 PMON Filter1
C8_MSR_PMON_BOX_FILTER0	0x0E85	32	CBo 8 PMON Filter0
Generic Counter Control			
C8_MSR_PMON_CTL3	0x0E84	32	CBo 8 PMON Control for Counter 3
C8_MSR_PMON_CTL2	0x0E83	32	CBo 8 PMON Control for Counter 2
C8_MSR_PMON_CTL1	0x0E82	32	CBo 8 PMON Control for Counter 1
C8_MSR_PMON_CTL0	0x0E81	32	CBo 8 PMON Control for Counter 0
Box-Level Control/Status			
C8_MSR_PMON_BOX_STATUS	0x0E87	32	CBo 8 PMON Box-Wide Status
C8_MSR_PMON_BOX_CTL	0x0E80	32	CBo 8 PMON Box-Wide Control
CBo 9 PMON Registers			
Generic Counters			
C9_MSR_PMON_CTR3	0x0E9B	64	CBo 9 PMON Counter 3
C9_MSR_PMON_CTR2	0x0E9A	64	CBo 9 PMON Counter 2
C9_MSR_PMON_CTR1	0x0E99	64	CBo 9 PMON Counter 1
C9_MSR_PMON_CTR0	0x0E98	64	CBo 9 PMON Counter 0
Box-Level Filter			
C9_MSR_PMON_BOX_FILTER1	0x0E96	32	CBo 9 PMON Filter1
C9_MSR_PMON_BOX_FILTER0	0x0E95	32	CBo 9 PMON Filter0
Generic Counter Control			
C9_MSR_PMON_CTL3	0x0E94	32	CBo 9 PMON Control for Counter 3
C9_MSR_PMON_CTL2	0x0E93	32	CBo 9 PMON Control for Counter 2
C9_MSR_PMON_CTL1	0x0E92	32	CBo 9 PMON Control for Counter 1
C9_MSR_PMON_CTL0	0x0E91	32	CBo 9 PMON Control for Counter 0
Box-Level Control/Status			
C9_MSR_PMON_BOX_STATUS	0x0E97	32	CBo 9 PMON Box-Wide Status
C9_MSR_PMON_BOX_CTL	0x0E90	32	CBo 9 PMON Box-Wide Control
CBo 10 PMON Registers			
Generic Counters			
C10_MSR_PMON_CTR3	0x0EAB	64	CBo 10 PMON Counter 3
C10_MSR_PMON_CTR2	0x0EAA	64	CBo 10 PMON Counter 2
C10_MSR_PMON_CTR1	0x0EA9	64	CBo 10 PMON Counter 1
C10_MSR_PMON_CTR0	0x0EA8	64	CBo 10 PMON Counter 0
Box-Level Filter			
C10_MSR_PMON_BOX_FILTER1	0x0EA6	32	CBo 10 PMON Filter1
C10_MSR_PMON_BOX_FILTER0	0x0EA5	32	CBo 10 PMON Filter0
Generic Counter Control			



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 6 of 9)

C10_MSR_PMON_CTL3	MSR Name	MSR Address	Size (bits)	Description
C10_MSR_PMON_CTL1	C10_MSR_PMON_CTL3	0x0EA4	32	CBo 10 PMON Control for Counter 3
C10_MSR_PMON_CTL0	C10_MSR_PMON_CTL2	0x0EA3	32	CBo 10 PMON Control for Counter 2
Box-Level Control/Status	C10_MSR_PMON_CTL1	0x0EA2	32	CBo 10 PMON Control for Counter 1
C10_MSR_PMON_BOX_STATUS	C10_MSR_PMON_CTL0	0x0EA1	32	CBo 10 PMON Control for Counter 0
C10_MSR_PMON_BOX_CTL	Box-Level Control/Status			
CBo 11 PMON Registers   CI1_MSR_PMON_CTR3   Ox0EBB   64   CBo 11 PMON Counter 3   CI1_MSR_PMON_CTR2   Ox0EBA   64   CBo 11 PMON Counter 2   CI1_MSR_PMON_CTR1   Ox0EBB   64   CBo 11 PMON Counter 1   CI1_MSR_PMON_CTR0   Ox0EBB   64   CBo 11 PMON Counter 1   CI1_MSR_PMON_CTR0   Ox0EBB   64   CBo 11 PMON Counter 0   CI1_MSR_PMON_CTR0   Ox0EBB   64   CBo 11 PMON Founter 0   CI1_MSR_PMON_BOX_FILTER1   Ox0EB6   32   CBo 11 PMON Filter1   CI1_MSR_PMON_BOX_FILTER0   Ox0EB5   32   CBo 11 PMON Filter0   CI1_MSR_PMON_CTL3   Ox0EB5   32   CBo 11 PMON Control for Counter 3   CI1_MSR_PMON_CTL3   Ox0EB4   32   CBo 11 PMON Control for Counter 3   CI1_MSR_PMON_CTL2   Ox0EB3   32   CBo 11 PMON Control for Counter 1   CI1_MSR_PMON_CTL1   Ox0EB2   32   CBo 11 PMON Control for Counter 1   CI1_MSR_PMON_CTL0   Ox0EB1   32   CBo 11 PMON Control for Counter 0   CI1_MSR_PMON_CTL0   Ox0EB1   32   CBo 11 PMON Control for Counter 0   CI1_MSR_PMON_CTL0   Ox0EB1   32   CBo 11 PMON Box-Wide Status   CI1_MSR_PMON_BOX_STATUS   Ox0EB7   32   CBo 11 PMON Box-Wide Control   CI1_MSR_PMON_BOX_CTL   Ox0EB0   32   CBo 11 PMON Box-Wide Control   CI2_MSR_PMON_BOX_CTL   Ox0EB0   32   CBo 11 PMON Counter 3   CI2_MSR_PMON_CTR3   Ox0ECB   64   CBo 12 PMON Counter 2   CI2_MSR_PMON_CTR3   Ox0ECB   64   CBo 12 PMON Counter 1   CI2_MSR_PMON_CTR0   Ox0ECB   64   CBo 12 PMON Counter 0   CI2_MSR_PMON_CTR0   Ox0ECB   64   CBo 12 PMON Filter1   CI2_MSR_PMON_DOX_FILTER1   Ox0ECB   GA   CBo 12 PMON Filter0   CI2_MSR_PMON_CTL3   Ox0ECB   GA   CBO 12 PMON Control for Counter 3   CI2_MSR_PMON_CTL3   Ox0ECB   GA   CBO 12 PMON Control for Counter 3   CI2_MSR_PMON_CTL3   Ox0ECB   GA   CBO 12 PMON Control for Counter 1   CI2_MSR_PMON_CTL3   Ox0ECB   GA   CBO 12 PMON Control for Counter 1   CI2_MSR_PMON_CTL1   Ox0ECB   GA   CBO 12 PMON Control for Counter 1   CI2_MSR_PMON_CTL1   Ox0ECB   GA   CBO 12 PMON Contr	C10_MSR_PMON_BOX_STATUS	0x0EA7	32	CBo 10 PMON Box-Wide Status
Generic Counters	C10_MSR_PMON_BOX_CTL	0x0EA0	32	CBo 10 PMON Box-Wide Control
Generic Counters				
C11_MSR_PMON_CTR3         0x0EBB         64         CBo 11 PMON Counter 3           C11_MSR_PMON_CTR2         0x0EBA         64         CBo 11 PMON Counter 2           C11_MSR_PMON_CTR1         0x0EB9         64         CBo 11 PMON Counter 1           C11_MSR_PMON_CTR0         0x0EB8         64         CBo 11 PMON Counter 0           Box-Level Filter         0x0EB5         32         CBo 11 PMON Counter 0           C11_MSR_PMON_BOX_FILTER0         0x0EB5         32         CBo 11 PMON Filter0           Generic Counter Control         0x0EB4         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL3         0x0EB4         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL2         0x0EB3         32         CBo 11 PMON Control for Counter 2           C11_MSR_PMON_CTL1         0x0EB2         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB3         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB7         32         CBo 11 PMON Box-Wide Control           C12_MSR_PMON_BOX_CTL         0x0EB8         32         CBo 12 PMON Counter 3           C12_MS	CBo 11 PMON Registers			
C11_MSR_PMON_CTR2         0x0EBA         64         CBo 11 PMON Counter 2           C11_MSR_PMON_CTR1         0x0EB9         64         CBo 11 PMON Counter 1           C11_MSR_PMON_CTR0         0x0EB8         64         CBo 11 PMON Counter 0           Box-Level Filter         0x0EB5         32         CBo 11 PMON Filter1           C11_MSR_PMON_BOX_FILTER0         0x0EB5         32         CBo 11 PMON Filter0           Generic Counter Control         0x0EB4         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL3         0x0EB3         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL2         0x0EB3         32         CBo 11 PMON Control for Counter 2           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB7         32         CBo 11 PMON Box-Wide Control           C12_MSR_PMON_BOX_CTL         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 1           C12_MSR_	Generic Counters			
C11_MSR_PMON_CTR1         0x0EB9         64         CBo 11 PMON Counter 1           C11_MSR_PMON_CTR0         0x0EB8         64         CBo 11 PMON Counter 0           Box-Level Filter         0x0EB8         64         CBo 11 PMON Filter 1           C11_MSR_PMON_BOX_FILTER1         0x0EB6         32         CBo 11 PMON Filter 1           C11_MSR_PMON_BOX_FILTER0         0x0EB5         32         CBo 11 PMON Filter 0           Generic Counter Control         0x0EB3         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL2         0x0EB3         32         CBo 11 PMON Control for Counter 2           C11_MSR_PMON_CTL1         0x0EB2         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB7         32         CBo 11 PMON Box-Wide Control           C12_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 0           Box-L	C11_MSR_PMON_CTR3	0x0EBB	64	CBo 11 PMON Counter 3
C11_MSR_PMON_CTR0         0x0EB8         64         CBo 11 PMON Counter 0           Box-Level Filter         0x0EB8         32         CBo 11 PMON Filter1           C11_MSR_PMON_BOX_FILTER0         0x0EB5         32         CBo 11 PMON Filter0           Generic Counter Control         0x0EB5         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL3         0x0EB4         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL2         0x0EB3         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL1         0x0EB2         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB7         32         CBo 11 PMON Box-Wide Control           C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CB0 12 PMON Registers         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR0         0x0ECB         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0ECB	C11_MSR_PMON_CTR2	0x0EBA	64	CBo 11 PMON Counter 2
Box-Level Filter	C11_MSR_PMON_CTR1	0x0EB9	64	CBo 11 PMON Counter 1
C11_MSR_PMON_BOX_FILTER1         0x0EB6         32         CBo 11 PMON Filter1           C11_MSR_PMON_BOX_FILTER0         0x0EB5         32         CBo 11 PMON Filter0           Generic Counter Control         0x0EB4         32         CBo 11 PMON Control for Counter 3           C11_MSR_PMON_CTL3         0x0EB3         32         CBo 11 PMON Control for Counter 2           C11_MSR_PMON_CTL1         0x0EB2         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB0         32         CBo 11 PMON Box-Wide Control           C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CB0 12 PMON Registers         C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR0         0x0ECB         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0ECB         64         CBo 12 PMON Counter 0           C12_MSR_PMON_BOX_FILTER1         0x0ECB         32         CBo 12 PMON Filter	C11_MSR_PMON_CTR0	0x0EB8	64	CBo 11 PMON Counter 0
C11_MSR_PMON_BOX_FILTER0	Box-Level Filter			
Generic Counter Control   C11_MSR_PMON_CTL3   Ox0EB4   32   CBo 11 PMON Control for Counter 3   C11_MSR_PMON_CTL2   Ox0EB3   32   CBo 11 PMON Control for Counter 2   C11_MSR_PMON_CTL1   Ox0EB2   32   CBo 11 PMON Control for Counter 1   C11_MSR_PMON_CTL0   Ox0EB1   32   CBo 11 PMON Control for Counter 0   Box-Level Control/Status   C11_MSR_PMON_BOX_STATUS   Ox0EB7   32   CBo 11 PMON Box-Wide Status   C11_MSR_PMON_BOX_CTL   Ox0EB0   32   CBo 11 PMON Box-Wide Control   CBo 12 PMON Registers   C12_MSR_PMON_BOX_CTL   Ox0ECB   64   CBo 12 PMON Counter 3   C12_MSR_PMON_CTR2   Ox0ECA   64   CBo 12 PMON Counter 2   C12_MSR_PMON_CTR1   Ox0EC9   64   CBo 12 PMON Counter 1   C12_MSR_PMON_CTR0   Ox0EC8   64   CBo 12 PMON Counter 0   C12_MSR_PMON_CTR0   Ox0EC8   64   CBo 12 PMON Counter 0   C12_MSR_PMON_BOX_FILTER1   Ox0EC6   32   CBo 12 PMON Filter1   C12_MSR_PMON_BOX_FILTER0   Ox0EC5   32   CBo 12 PMON Control for Counter 3   C12_MSR_PMON_CTL3   Ox0EC4   32   CBo 12 PMON Control for Counter 3   C12_MSR_PMON_CTL3   Ox0EC4   32   CBo 12 PMON Control for Counter 3   C12_MSR_PMON_CTL3   Ox0EC4   32   CBo 12 PMON Control for Counter 2   C12_MSR_PMON_CTL2   Ox0EC3   32   CBo 12 PMON Control for Counter 2   C12_MSR_PMON_CTL1   Ox0EC2   32   CBo 12 PMON Control for Counter 1   C12_MSR_PMON_CTL1   Ox0EC2   32   CBo 12 PMON Control for Counter 1   C12_MSR_PMON_CTL1   Ox0EC2   32   CBo 12 PMON Control for Counter 1   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter 0   C12_MSR_PMON_CTL0   Ox0EC1   32   CBo 12 PMON Control for Counter	C11_MSR_PMON_BOX_FILTER1	0x0EB6	32	CBo 11 PMON Filter1
C11_MSR_PMON_CTL3	C11_MSR_PMON_BOX_FILTER0	0x0EB5	32	CBo 11 PMON Filter0
C11_MSR_PMON_CTL2         0x0EB3         32         CBo 11 PMON Control for Counter 2           C11_MSR_PMON_CTL1         0x0EB2         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB0         32         CBo 11 PMON Box-Wide Control           C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CBo 12 PMON Registers         Generic Counters         Generic Counters           C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC8         64         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC3         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON	Generic Counter Control			
C11_MSR_PMON_CTL1         0x0EB2         32         CBo 11 PMON Control for Counter 1           C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CB0 12 PMON Registers         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Counter 0           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER0         0x0EC5         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC3         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL3         0x0EC3         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CT	C11_MSR_PMON_CTL3	0x0EB4	32	CBo 11 PMON Control for Counter 3
C11_MSR_PMON_CTL0         0x0EB1         32         CBo 11 PMON Control for Counter 0           Box-Level Control/Status         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_STATUS         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CB0 12 PMON Registers         CB0 12 PMON Box-Wide Control           C12_MSR_PMON_CTR3         0x0ECB         64         CB0 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CB0 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0ECB         64         CB0 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0ECB         64         CB0 12 PMON Counter 0           Box-Level Filter         0x0ECB         64         CB0 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0ECB         32         CB0 12 PMON Filter0           Generic Counter Control         0x0ECB         32         CB0 12 PMON Control for Counter 3           C12_MSR_PMON_CTL3         0x0ECB         32         CB0 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0ECB         32         CB0 12 PMON Control for Counter 1           C12_MSR_PMON_CTL1         0x0ECB	C11_MSR_PMON_CTL2	0x0EB3	32	CBo 11 PMON Control for Counter 2
Box-Level Control/Status	C11_MSR_PMON_CTL1	0x0EB2	32	CBo 11 PMON Control for Counter 1
C11_MSR_PMON_BOX_STATUS         0x0EB7         32         CBo 11 PMON Box-Wide Status           C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CB0 12 PMON Registers              Generic Counters              C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter              C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER0         0x0EC5         32         CBo 12 PMON Filter0           Generic Counter Control              C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 0	C11_MSR_PMON_CTL0	0x0EB1	32	CBo 11 PMON Control for Counter 0
C11_MSR_PMON_BOX_CTL         0x0EB0         32         CBo 11 PMON Box-Wide Control           CB0 12 PMON Registers         C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC5         32         CBo 12 PMON Filter0           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0	Box-Level Control/Status			
CBo 12 PMON Registers  Generic Counters  C12_MSR_PMON_CTR3  C12_MSR_PMON_CTR2  C12_MSR_PMON_CTR2  C12_MSR_PMON_CTR1  C12_MSR_PMON_CTR1  C12_MSR_PMON_CTR0  C12_MSR_PMON_CTR0  C12_MSR_PMON_CTR0  C12_MSR_PMON_BOX_FILTER1  C12_MSR_PMON_BOX_FILTER1  C12_MSR_PMON_BOX_FILTER0  C12_MSR_PMON_BOX_FILTER0  C12_MSR_PMON_CTR0  C12_MSR_PMON_CTR0  C12_MSR_PMON_CTR0  C12_MSR_PMON_BOX_FILTER0  C12_MSR_PMON_BOX_FILTER0  C12_MSR_PMON_CTL2  C12_MSR_PMON_CTL2  C12_MSR_PMON_CTL2  C12_MSR_PMON_CTL2  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL1  C12_MSR_PMON_CTL0  C12_MS	C11_MSR_PMON_BOX_STATUS	0x0EB7	32	CBo 11 PMON Box-Wide Status
Generic Counters         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC5         32         CBo 12 PMON Filter0           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0	C11_MSR_PMON_BOX_CTL	0x0EB0	32	CBo 11 PMON Box-Wide Control
Generic Counters         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC5         32         CBo 12 PMON Filter0           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0	CBo 12 PMON Registers			
C12_MSR_PMON_CTR3         0x0ECB         64         CBo 12 PMON Counter 3           C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC5         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC5         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0				
C12_MSR_PMON_CTR2         0x0ECA         64         CBo 12 PMON Counter 2           C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC5         32         CBo 12 PMON Filter0           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0		0x0FCB	64	CBo 12 PMON Counter 3
C12_MSR_PMON_CTR1         0x0EC9         64         CBo 12 PMON Counter 1           C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC5         32         CBo 12 PMON Filter0           C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0				
C12_MSR_PMON_CTR0         0x0EC8         64         CBo 12 PMON Counter 0           Box-Level Filter         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER0         0x0EC5         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL3         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0				
Box-Level Filter				
C12_MSR_PMON_BOX_FILTER1         0x0EC6         32         CBo 12 PMON Filter1           C12_MSR_PMON_BOX_FILTER0         0x0EC5         32         CBo 12 PMON Filter0           Generic Counter Control         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL3         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0				
C12_MSR_PMON_BOX_FILTER0         0x0EC5         32         CBo 12 PMON Filter0           Generic Counter Control         C12_MSR_PMON_CTL3         0x0EC4         32         CBo 12 PMON Control for Counter 3           C12_MSR_PMON_CTL2         0x0EC3         32         CBo 12 PMON Control for Counter 2           C12_MSR_PMON_CTL1         0x0EC2         32         CBo 12 PMON Control for Counter 1           C12_MSR_PMON_CTL0         0x0EC1         32         CBo 12 PMON Control for Counter 0		0x0EC6	32	CBo 12 PMON Filter1
Generic Counter Control  C12_MSR_PMON_CTL3  0x0EC4  32 CBo 12 PMON Control for Counter 3  C12_MSR_PMON_CTL2  0x0EC3  32 CBo 12 PMON Control for Counter 2  C12_MSR_PMON_CTL1  0x0EC2  32 CBo 12 PMON Control for Counter 1  C12_MSR_PMON_CTL0  0x0EC1  32 CBo 12 PMON Control for Counter 0			32	
C12_MSR_PMON_CTL3  0x0EC4  32 CBo 12 PMON Control for Counter 3  C12_MSR_PMON_CTL2  0x0EC3  32 CBo 12 PMON Control for Counter 2  C12_MSR_PMON_CTL1  0x0EC2  32 CBo 12 PMON Control for Counter 1  C12_MSR_PMON_CTL0  0x0EC1  32 CBo 12 PMON Control for Counter 0				
C12_MSR_PMON_CTL2	C12_MSR_PMON_CTL3	0x0EC4	32	CBo 12 PMON Control for Counter 3
C12_MSR_PMON_CTL1			32	CBo 12 PMON Control for Counter 2
C12_MSR_PMON_CTL0			32	
Box-Level Control/Status	C12_MSR_PMON_CTL0	0x0EC1	32	CBo 12 PMON Control for Counter 0
	Box-Level Control/Status			



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 7 of 9)

MSR Name	MSR Address	Size (bits)	Description
C12_MSR_PMON_BOX_STATUS	0x0EC7	32	CBo 12 PMON Box-Wide Status
C12_MSR_PMON_BOX_CTL	0x0EC0	32	CBo 12 PMON Box-Wide Control
CBo 13 PMON Registers			
Generic Counters			
C13_MSR_PMON_CTR3	0x0EDB	64	CBo 13 PMON Counter 3
C13_MSR_PMON_CTR2	0x0EDA	64	CBo 13 PMON Counter 2
C13_MSR_PMON_CTR1	0x0ED9	64	CBo 13 PMON Counter 1
C13_MSR_PMON_CTR0	0x0ED8	64	CBo 13 PMON Counter 0
Box-Level Filter			
C13_MSR_PMON_BOX_FILTER1	0x0ED6	32	CBo 13 PMON Filter1
C13_MSR_PMON_BOX_FILTER0	0x0ED5	32	CBo 13 PMON Filter0
Generic Counter Control			
C13_MSR_PMON_CTL3	0x0ED4	32	CBo 13 PMON Control for Counter 3
C13_MSR_PMON_CTL2	0x0ED3	32	CBo 13 PMON Control for Counter 2
C13_MSR_PMON_CTL1	0x0ED2	32	CBo 13 PMON Control for Counter 1
C13_MSR_PMON_CTL0	0x0ED1	32	CBo 13 PMON Control for Counter 0
Box-Level Control/Status			
C13_MSR_PMON_BOX_STATUS	0x0ED7	32	CBo 13 PMON Box-Wide Status
C13_MSR_PMON_BOX_CTL	0x0ED0	32	CBo 13 PMON Box-Wide Control
CBo 14 PMON Registers			
Generic Counters			
C14_MSR_PMON_CTR3	0x0EEB	64	CBo 14 PMON Counter 3
C14_MSR_PMON_CTR2	0x0EEA	64	CBo 14 PMON Counter 2
C14_MSR_PMON_CTR1	0x0EE9	64	CBo 14 PMON Counter 1
C14_MSR_PMON_CTR0	0x0EE8	64	CBo 14 PMON Counter 0
Box-Level Filter			
C14_MSR_PMON_BOX_FILTER1	0x0EE6	32	CBo 14 PMON Filter1
C14_MSR_PMON_BOX_FILTER0	0x0EE5	32	CBo 14 PMON Filter0
Generic Counter Control			
C14_MSR_PMON_CTL3	0x0EE4	32	CBo 14 PMON Control for Counter 3
C14_MSR_PMON_CTL2	0x0EE3	32	CBo 14 PMON Control for Counter 2
C14_MSR_PMON_CTL1	0x0EE2	32	CBo 14 PMON Control for Counter 1
C14_MSR_PMON_CTL0	0x0EE1	32	CBo 14 PMON Control for Counter 0
Box-Level Control/Status			
C14_MSR_PMON_BOX_STATUS	0x0EE7	32	CBo 14 PMON Box-Wide Status
C14_MSR_PMON_BOX_CTL	0x0EE0	32	CBo 14 PMON Box-Wide Control
CBo 15 PMON Registers			
Generic Counters			



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 8 of 9)

MSR Name	MSR Address	Size (bits)	Description
C15_MSR_PMON_CTR3	0x0EFB	64	CBo 15 PMON Counter 3
C15_MSR_PMON_CTR2	0x0EFA	64	CBo 15 PMON Counter 2
C15_MSR_PMON_CTR1	0x0EF9	64	CBo 15 PMON Counter 1
C15_MSR_PMON_CTR0	0x0EF8	64	CBo 15 PMON Counter 0
Box-Level Filter			
C15_MSR_PMON_BOX_FILTER1	0x0EF6	32	CBo 15 PMON Filter1
C15_MSR_PMON_BOX_FILTER0	0x0EF5	32	CBo 15 PMON Filter0
Generic Counter Control			
C15_MSR_PMON_CTL3	0x0EF4	32	CBo 15 PMON Control for Counter 3
C15_MSR_PMON_CTL2	0x0EF3	32	CBo 15 PMON Control for Counter 2
C15_MSR_PMON_CTL1	0x0EF2	32	CBo 15 PMON Control for Counter 1
C15_MSR_PMON_CTL0	0x0EF1	32	CBo 15 PMON Control for Counter 0
Box-Level Control/Status			
C15_MSR_PMON_BOX_STATUS	0x0EF7	32	CBo 15 PMON Box-Wide Status
C15_MSR_PMON_BOX_CTL	0x0EF0	32	CBo 15 PMON Box-Wide Control
CBo 16 PMON Registers			
Generic Counters			
C16_MSR_PMON_CTR3	0x0F0B	64	CBo 16 PMON Counter 3
C16_MSR_PMON_CTR2	0x0F0A	64	CBo 16 PMON Counter 2
C16_MSR_PMON_CTR1	0x0F09	64	CBo 16 PMON Counter 1
C16_MSR_PMON_CTR0	0x0F08	64	CBo 16 PMON Counter 0
Box-Level Filter			
C16_MSR_PMON_BOX_FILTER1	0x0F06	32	CBo 16 PMON Filter1
C16_MSR_PMON_BOX_FILTER0	0x0F05	32	CBo 16 PMON Filter0
Generic Counter Control			
C16_MSR_PMON_CTL3	0x0F04	32	CBo 16 PMON Control for Counter 3
C16_MSR_PMON_CTL2	0x0F03	32	CBo 16 PMON Control for Counter 2
C16_MSR_PMON_CTL1	0x0F02	32	CBo 16 PMON Control for Counter 1
C16_MSR_PMON_CTL0	0x0F01	32	CBo 16 PMON Control for Counter 0
Box-Level Control/Status			
C16_MSR_PMON_BOX_STATUS	0x0F07	32	CBo 16 PMON Box-Wide Status
C16_MSR_PMON_BOX_CTL	0x0F00	32	CBo 16 PMON Box-Wide Control
CBo 17 PMON Registers			
Generic Counters			
C17_MSR_PMON_CTR3	0x0F1B	64	CBo 17 PMON Counter 3
C17_MSR_PMON_CTR2	0x0F1A	64	CBo 17 PMON Counter 2
C17_MSR_PMON_CTR1	0x0F19	64	CBo 17 PMON Counter 1
C17_MSR_PMON_CTR0	0x0F18	64	CBo 17 PMON Counter 0
Box-Level Filter			



Table 2-13. CBo Performance Monitoring Registers (MSR) (Sheet 9 of 9)

MSR Name	MSR Address	Size (bits)	Description
C17_MSR_PMON_BOX_FILTER1	0x0F16	32	CBo 17 PMON Filter1
C17_MSR_PMON_BOX_FILTER0	0x0F15	32	CBo 17 PMON Filter0
Generic Counter Control			
C17_MSR_PMON_CTL3	0x0F14	32	CBo 17 PMON Control for Counter 3
C17_MSR_PMON_CTL2	0x0F13	32	CBo 17 PMON Control for Counter 2
C17_MSR_PMON_CTL1	0x0F12	32	CBo 17 PMON Control for Counter 1
C17_MSR_PMON_CTL0	0x0F11	32	CBo 17 PMON Control for Counter 0
Box-Level Control/Status			
C17_MSR_PMON_BOX_STATUS	0x0F17	32	CBo 17 PMON Box-Wide Status
C17_MSR_PMON_BOX_CTL	0x0F10	32	CBo 17 PMON Box-Wide Control

#### 2.3.2.1 CBo Box Level PMON State

The following registers represent the state governing all box-level PMUs in the CBo.

In the case of the CBo, the Cn\_MSR\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the CBo PMON registers, the corresponding bit in the Cn\_MSR\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).

Table 2-14. Cn\_MSR\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:18	RV	0	Reserved
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.
rsv	15:9	RV	0	Reserved
frz	8	WO	0	Freeze. If set to 1 the counters in this box will be frozen.
rsv	7:2	RV	0	Reserved
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control. When set to 1, the Counter Control Registers will be reset to 0.



Table 2-15. Cn\_MSR\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:4	RV	0	Reserved
ov	3:0	RW1C	0	If an overflow is detected from the corresponding Cn_MSR_PMON_CTR register, it's overflow bit will be set. NOTE: Write of `1' will clear the bit.

## 2.3.2.2 CBo PMON state - Counter/Control Pairs

The following table defines the layout of the CBo performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst).

Table 2-16. Cn\_MSR\_PMON\_CTL{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.  0 - comparison will be 'is event increment >= threshold?'.  1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.
rsv	21:20	RV	0	Reserved; SW must write to 0 else behavior is undefined.
tid_en	19	RW-V	0	TID Filter Enable
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

The CBo performance monitor data registers are 48b wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of  $2^{48}$  - N and setting



the control register to send an overflow message to the UBox (refer to Section 2.1.1, "Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

Table 2-17. Cn\_MSR\_PMON\_CTR{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	63:48	RV	0	Reserved
event_count	47:0	RW-V	0	48-bit performance event counter

#### 2.3.2.3 CBo Filter Registers (Cn\_MSR\_PMON\_BOX\_FILTER{0,1})

In addition to generic event counting, each CBo provides a pair of FILTER registers that allow a user to filter various traffic as it applies to specific events (see Event Section for more information). LLC\_LOOKUP may be filtered by the cacheline state, while TOR\_INSERTS and TOR\_OCCUPANCY may be filtered by the opcode of the queued request as well as the corresponding NodeID.

Any of the CBo events may be filtered by Thread/Core-ID. To do so, the control register's .tid\_en bit must be set to 1 and the tid field in the FILTER register filled out.

**Note:** Only one of these filtering criteria may be applied at a time.

Table 2-18. Cn\_MSR\_PMON\_BOX\_FILTER0 Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:24	RV	0	Reserved; SW must set to 0 else behavior is undefined
state	23:17	RW	0	Select state to monitor for LLC_LOOKUP event. Setting multiple bits in this field will allow a user to track multiple states.  b1xxxxx - 'M' state. bx1xxxx - 'F' state. bxx1xxx - 'M' state bxxx1xx - 'E' state. bxxx1xx - 'S' state. bxxxxx1 - 'S' state.
rsv	16:6	RV	0	Reserved; SW must set to 0 else behavior is undefined
tid	5:0	0	0	[5] Non-thread related data [4:1] Core-ID [0] Thread 1/0  When .tid_en is 0; the specified counter will count ALL events. On Intel <sup>®</sup> Xeon <sup>®</sup> Processor E5 and E7 v3 family, 'ALL events' includes traffic from the CPU (e.g. Data Requests) and IIO.  Thread-ID 0x3F is reserved for non-associated requests such as: - LLC victims - PMSeq - External Snoops



Table 2-19. Cn\_MSR\_PMON\_BOX\_FILTER1 Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
isoc	31	RW	0	Match on ISOC Requests
nc	30	RW	0	Match on Non-Coherent Requests
rsv	29	RV	0	Reserved; SW must write else behavior is undefined
opc (7b IDI Opcode w/top 2b 0x3)	28:20	RW	0	Match on Opcode (see Table 2-14, "Cn_MSR_PMON_BOX_CTL Register – Field Definitions")  NOTE: Only tracks opcodes that come from the IRQ. It is not possible to track snoops (from IPQ) or other transactions from the ISMQ.
rsv	19:15	RV	0	Reserved
nid	15:0	RW	0	Target NodeID Filter. Each bit corresponds to a NodeID in the system and the filter acts as a mask for all NodeID bits set in the filter.

Refer to Table 2-265, "Opcodes (Alphabetical Listing)" for definitions of the opcodes found in the following table.

Table 2-20. Opcode Match by IDI Packet Type for Cn\_MSR\_PMON\_BOX\_FILTER.opc (Sheet 1 of 2)

opc Value	Opcode	Defn
0x180	RFO	Demand Data RFO - Read for Ownership requests from core for lines to be cached in E
0x181	CRd	Demand Code Read - Full cache-line read requests from core for lines to be cached in S, typically for code
0x182	DRd	Demand Data Read - Full cache-line read requests from core for lines to be cached in S or E, typically for data
0x187	PRd	Partial Reads (UC) - Partial read requests of 0-32B (IIO can be up to 64B). Uncacheable.
0x18C	WCiLF	Streaming Store - Full - Write invalidate for full cache line of write combining stores
0x18D	WCiL	Streaming Store - Partial - Write invalidate for partial cache line of write combining stores
0x18F	WiL	Write Invalidate Line - Partial
0x190	PrefRFO	Prefetch RFO into LLC but don't pass to L2. Includes Hints
0x191	PrefCode	Prefetch Code into LLC but don't pass to L2. Includes Hints
0x192	PrefData	Prefetch Data into LLC but don't pass to L2. Includes Hints
0x193	PCIWiL	PCIe Write (full - non-allocating) - Partial line MMIO write transactions from IIO (P2P). Not used for coherent transactions. Uncacheable.
0x194	PCIWiLF	PCIe Write (partial - non-allocating) - Full line MMIO write transactions from IIO (P2P). Not used for coherent transactions. Uncacheable.



# Table 2-20. Opcode Match by IDI Packet Type for Cn\_MSR\_PMON\_BOX\_FILTER.opc (Sheet 2 of 2)

opc Value	Opcode	Defn
0x19C	PCIItoM	PCIe Write (allocating) - Similar to ItoM - requests exclusive ownership but does not require data read and IIO does not guarantee it will modify line
0x19E	PCIRdCur	PCIe read current - Read Current requests from IIO. Used to read data without changing state.
0x1C4	WbMtoI	Request writeback Modified invalidate line - Evict full M-state cache line from core. Guarantees core has no cached copies.
0x1C5	WbMtoE	Request writeback Modified set to Exclusive - Evict full M-state cache line from core.
0x1C8	ItoM	Request Invalidate Line - Request Exclusive Ownership of cache line
0x1E4	PCINSRd	PCIe Non-Snoop Read - Non-snoop read requests of full cache lines from IIO. (SW must guarantee coherency)
0x1E5	PCINSWr	PCIe Non-Snoop Write (partial) - Non-snoop write requests of partial cache lines from IIO. Always uncacheable.
0x1E6	PCINSWrF	PCIe Non-Snoop Write (full) - Non-snoop write requests of full cache lines from IIO. Always uncacheable.

## **2.3.3 CBo Performance Monitoring Events**

The performance monitoring events within the CBo include all events internal to the LLC as well as events which track ring related activity at the CBo/Core ring stops.

CBo performance monitoring events can be used to track LLC access rates, LLC hit/miss rates, LLC eviction and fill rates, and to detect evidence of back pressure on the LLC pipelines. In addition, the CBo has performance monitoring events for tracking MESI state transitions that occur as a result of data sharing across sockets in a multi-socket system. And finally, there are events in the CBo for tracking ring traffic at the CBo/Core sink inject points.

Every event in the CBo is from the point of view of the LLC and is not associated with any specific core since all cores in the socket send their LLC transactions to all CBos in the socket. However, the Intel Xeon Processor E5 and E7 v3 family CBo provides a thread-id field in the Cn\_MSR\_PMON\_BOX\_FILTER register which can be applied to the CBo events to obtain the interactions between specific cores and threads.

There are separate sets of counters for each CBo instance. For any event, to get an aggregate count of that event for the entire LLC, the counts across the CBo instances must be added together. The counts can be averaged across the CBo instances to get a view of the typical count of an event from the perspective of the individual CBos. Individual per-CBo deviations from the average can be used to identify hot-spotting across the CBos or other evidences of non-uniformity in LLC behavior across the CBos. Such hot-spotting should be rare, though a repetitive polling on a fixed physical address is one obvious example of a case where an analysis of the deviations across the CBos would indicate hot-spotting.



#### 2.3.3.1 Acronyms frequently used in CBo Events

The Rings:

**AD** (Address) Ring - Core Read/Write Requests and Intel QPI Snoops. Carries Intel QPI requests and snoop responses from C to Intel QPI.

**BL** (Block or Data) Ring - Data == 2 transfers for 1 cache line

**AK** (Acknowledge) Ring - Acknowledges Intel QPI to CBo and CBo to Core. Carries snoop responses from Core to CBo.

IV (Invalidate) Ring - CBo Snoop requests of core caches

Internal CBo Queues:

IRQ - Ingress Request Queue on AD Ring. Associated with requests from core.

IPQ - Ingress Probe Queue on AD Ring. Associated with snoops from Intel QPI LL.

**ISMQ** - Ingress Subsequent Messages (response queue). Associated with messages responses to ingress requests (e.g. data responses, Intel QPI complete messages, core snoop response messages and GO reset queue).

**TOR** - Table Of Requests. Tracks pending CBo transactions.

**QPI\_IGR** - Intel QPI credits for AD or BL ring. Credits to access the Intel QPI are necessary to broadcast snoops.

**RxR (aka IGR) /TxR (aka EGR)** - Ingress (requests from the Cores) and Egress (requests headed for the Ring) queues

#### **2.3.3.2** The Queues

There are several internal occupancy queue counters, each of which is 5bits wide and dedicated to its queue: IRQ, IPQ, ISMQ, QPI\_IGR, IGR, EGR and the TOR.

## 2.3.4 CBO Box Events Ordered By Code

The following table summarizes the directly measured CBO Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
CLOCKTICKS	0x00	0-3	1	Uncore Clocks
TxR_INSERTS	0x02	0-3	1	Egress Allocations
TxR_ADS_USED	0x04	0-3	1	
RING_BOUNCES	0x05	0-3	1	Number of LLC responses that bounced on the Ring.
RING_SRC_THRTL	0x07	0-3	1	Number of cycles the Cbo is actively throttling traffic onto the Ring in order to limit bounce traffic.
FAST_ASSERTED	0x09	0-1	1	FaST wire asserted
BOUNCE_CONTROL	0x0a	0-3	1	Bounce Control
RxR_OCCUPANCY	0x11	0	20	Ingress Occupancy



#### Intel® Xeon® Processor E5 and E7 v3 Family Uncore Performance Monitoring

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
RxR_EXT_STARVED	0x12	0-3	1	Ingress Arbiter Blocking Cycles
RxR_INSERTS	0x13	0-3	1	Ingress Allocations
RING_AD_USED	0x1b	0-3	2	AD Ring In Use
RING_AK_USED	0x1c	0-3	2	AK Ring In Use
RING_BL_USED	0x1d	0-3	2	BL Ring in Use
RING_IV_USED	0x1e	0-3	1	BL Ring in Use
COUNTERO_OCCUPANCY	0x1f	0-3	20	Counter 0 Occupancy
RxR_IPQ_RETRY2	0x28	0-3	1	Probe Queue Retries
RxR_IRQ_RETRY2	0x29	0-3	1	Ingress Request Queue Rejects
RxR_ISMQ_RETRY2	0x2a	0-3	1	ISMQ Request Queue Rejects
RxR_IPQ_RETRY	0x31	0-3	1	Probe Queue Retries
RxR_IRQ_RETRY	0x32	0-3	1	Ingress Request Queue Rejects
RxR_ISMQ_RETRY	0x33	0-3	1	ISMQ Retries
LLC_LOOKUP	0x34	0-3	1	Cache Lookups
TOR_INSERTS	0x35	0-3	1	TOR Inserts
TOR_OCCUPANCY	0x36	0	20	TOR Occupancy
LLC_VICTIMS	0x37	0-3	1	Lines Victimized
MISC	0x39	0-3	1	Cbo Misc
SBO_CREDITS_ACQUIRED	0x3d	0-3	1	SBo Credits Acquired
SBO_CREDIT_OCCUPANCY	0x3e	0	7	SBo Credits Occupancy



## 2.3.5 CBO Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from CBO Box events.

Symbol Name: Definition	Equation
AVG_INGRESS_DEPTH: Average Depth of the Ingress Queue through the sample interval	RxR_OCCUPANCY.IRQ / SAMPLE_INTERVAL
AVG_INGRESS_LATENCY: Average Latency of Requests through the Ingress Queue in Uncore Clocks	RxR_OCCUPANCY.IRQ / RxR_INSERTS.IRQ
AVG_INGRESS_LATENCY_WHEN_NE: Average Latency of Requests through the Ingress Queue in Uncore Clocks when Ingress Queue has at least one entry	RxR_OCCUPANCY.IRQ / COUNTER0_OCCUPANCY{edge_det,thresh=0x1}
AVG_TOR_DRDS_MISS_WHEN_NE: Average Number of Data Read Entries that Miss the LLC when the TOR is not empty.	(TOR_OCCUPANCY.MISS_OPCODE / COUNTERO_OCCUPANCY{edge_det,thresh=0x1})) with:Cn_MSR_PMON_BOX_FILTER1.opc=0x182
AVG_TOR_DRDS_WHEN_NE: Average Number of Data Read Entries when the TOR is not empty.	(TOR_OCCUPANCY.OPCODE / COUNTERO_OCCUPANCY{edge_det,thresh=0x1}) with:Cn_MSR_PMON_BOX_FILTER1.opc=0x182
AVG_TOR_DRD_HIT_LATENCY: Average Latency of Data Reads through the TOR that hit the LLC	((TOR_OCCUPANCY.OPCODE - TOR_OCCUPANCY.MISS_OPCODE) / (TOR_INSERTS.OPCODE - TOR_INSERTS.MISS_OPCODE)) with:Cn_MSR_PMON_BOX_FILTER.opc=0x182
AVG_TOR_DRD_LATENCY: Average Latency of Data Read Entries making their way through the TOR	(TOR_OCCUPANCY.OPCODE / TOR_INSERTS.OPCODE) with:Cn_MSR_PMON_BOX_FILTER1.opc=0x182
AVG_TOR_DRD_LOC_MISS_LATENCY: Average Latency of Data Reads through the TOR that miss the LLC and were satisfied by Local Memory	(TOR_OCCUPANCY.MISS_OPCODE / TOR_INSERTS.MISS_OPCODE) with:Cn_MSR_PMON_BOX_FILTER1.{opc,nid}={0x182,my_n ode}
AVG_TOR_DRD_MISS_LATENCY: Average Latency of Data Reads through the TOR that miss the LLC	(TOR_OCCUPANCY.MISS_OPCODE / TOR_INSERTS.MISS_OPCODE) with:Cn_MSR_PMON_BOX_FILTER1.opc=0x182
AVG_TOR_DRD_REM_MISS_LATENCY: Average Latency of Data Reads through the TOR that miss the LLC and were satisfied by a Remote cache or Remote Memory	(TOR_OCCUPANCY.MISS_OPCODE / TOR_INSERTS.MISS_OPCODE) with:Cn_MSR_PMON_BOX_FILTER.{opc,nid}={0x182,other_ nodes}
CYC_INGRESS_BLOCKED: Cycles the Ingress Request Queue arbiter was Blocked	RxR_EXT_STARVED.IRQ / SAMPLE_INTERVAL
CYC_USED_DN:     Cycles Used in the Down direction, Even polarity	RING_BL_USED.CCW / SAMPLE_INTERVAL
CYC_USED_UP:     Cycles Used in the Up direction, Even polarity	RING_BL_USED.CW / SAMPLE_INTERVAL
FAST_STR_LLC_MISS: Number of ItoM (fast string) operations that miss the LLC	TOR_INSERTS.MISS_OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x1C8
FAST_STR_LLC_REQ: Number of ItoM (fast string) operations that reference the LLC	TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x1C8
INGRESS_REJ_V_INS: Ratio of Ingress Request Entries that were rejected vs. inserted	RxR_INSERTS.IRQ_REJ / RxR_INSERTS.IRQ



## Intel® Xeon® Processor E5 and E7 v3 Family Uncore Performance Monitoring

Symbol Name: Definition	Equation
IO_READ_BW:    IO Read Bandwidth in MB - Disk or Network Reads	(TOR_INSERTS.OPCODE with:{Cn_MSR_PMON_BOX_FILTER0.tid=0x3E, Cn_MSR_PMON_BOX_FILTER1.opc=0x1C8} + TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER.opc=0x1E6) * 64 / 1000000
IO_WRITE_BW:     IO Write Bandwidth in MB - Disk or Network Writes	(TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x19E + TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER.opc=0x1E4) * 64 / 1000000
LLC_DRD_MISS_PCT: LLC Data Read miss ratio	LLC_LOOKUP.DATA_READ with:Cn_MSR_PMON_BOX_FILTER0.state=0x1 / LLC_LOOKUP.DATA_READ with:Cn_MSR_PMON_BOX_FILTER.state=0x3F
LLC_MPI: LLC Misses Per Instruction (code, read, RFO and prefetches)	LLC_LOOKUP.ANY (Cn_MSR_PMON_BOX_FILTER0.state=0x1) / INST_RETIRED.ALL (on Core)
LLC_RFO_MISS_PCT: LLC RFO Miss Ratio	(TOR_INSERTS.MISS_OPCODE / TOR_INSERTS.OPCODE) with:Cn_MSR_PMON_BOX_FILTER1.opc=0x180 - (TOR_INSERTS.MISS_OPCODE / TOR_INSERTS.OPCODE) with:{Cn_MSR_PMON_BOX_FILTER0.tid=0x3E,Cn_MSR_PMO N_BOX_FILTER1.opc=0x180}
MEM_WB_BYTES: Data written back to memory in Number of Bytes	LLC_VICTIMS.M_STATE * 64
MMIO_PARTIAL_READS_CPU: Number of Partial MMIO Reads initiated by a Core	TOR_INSERTS.OPCODE with:{Cn_MSR_PMON_BOX_FILTER0.nc=1, Cn_MSR_PMON_BOX_FILTER1.opc=0x187}
MMIO_WRITES_CPU: Number of MMIO Writes initiated by a Core	TOR_INSERTS.OPCODE with:{Cn_MSR_PMON_BOX_FILTER0.nc=1, Cn_MSR_PMON_BOX_FILTER1.opc=0x18F}
PARTIAL_PCI_WRITES: Number of partial PCI writes	TOR_INSERTS.OPCODE with:{Cn_MSR_PMON_BOX_FILTER0.tid=0x3E,Cn_MSR_PMO N_BOX_FILTER1.opc=0x180}
PCI_READS: Number of PCI reads (full and partial)	TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x19E
PCI_WRITES: Number of PCI writes	TOR_INSERTS.OPCODE with:{Cn_MSR_PMON_BOX_FILTER0.tid=0x3E,Cn_MSR_PMO N_BOX_FILTER1.opc=0x1C8}
RING_THRU_DN_BYTES: Ring throughput in the Down direction, Even polarity in Bytes	RING_BL_USED.CCW* 32
RING_THRU_UP_BYTES: Ring throughput in the Up direction, Even polarity in Bytes	RING_BL_USED.CW * 32
STREAMED_FULL_STORES: Number of Streamed Store (of Full Cache Line) Transactions	TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x18C
STREAMED_PART_STORES: Number of Streamed Store (of Partial Cache Line) Transactions	TOR_INSERTS.OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x18D
UC_READS: Uncacheable Read Transactions	TOR_INSERTS.MISS_OPCODE with:Cn_MSR_PMON_BOX_FILTER1.opc=0x187



#### 2.3.6 CBO Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the CBO Box.

#### **BOUNCE\_CONTROL**

Title: Bounce Control
Category: RING Events
Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### **CLOCKTICKS**

Title: Uncore Clocks
Category: UCLK Events
Event Code: 0x00

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

## COUNTERO\_OCCUPANCY

Title: Counter 0 OccupancyCategory: OCCUPANCY Events

• Event Code: 0x1f

• Max. Inc/Cyc: 20, Register Restrictions: 0-3

• **Definition:** Since occupancy counts can only be captured in the Cbo's 0 counter, this event allows a user to capture occupancy related information by filtering the Cb0 occupancy count captured in Counter 0. The filtering available is found in the control register - threshold, invert and edge detect. E.g. setting threshold to 1 can effectively monitor how many cycles the monitored queue has an entry.

#### FAST\_ASSERTED

Title: FaST wire assertedCategory: EGRESS Events

• Event Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of cycles either the local distress or incoming distress signals are asserted. Incoming distress includes both up and down.

#### LLC LOOKUP

Title: Cache LookupsCategory: CACHE EventsEvent Code: 0x34

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

- Definition: Counts the number of times the LLC was accessed this includes code, data, prefetches and hints coming from L2. This has numerous filters available. Note the non-standard filtering equation. This event will count requests that lookup the cache multiple times with multiple increments. One must ALWAYS set umask bit 0 and select a state or states to match. Otherwise, the event will count nothing. CBo-GlCtrl[22:18] bits correspond to [FMESI] state.
- **NOTE:** Bit 0 of the umask must always be set for this event. This allows us to match a given state (or states). The state is programmed in Cn\_MSR\_PMON\_BOX\_FILTER.state. The state field is a bit mask, so you can select (and monitor) multiple states at a time. 0 = I (miss), 1 = S, 2 = E, 3 = M, 4 = F. For



example, if you wanted to monitor F and S hits, you could set 10010b in the 5-bit state field. To monitor any lookup, set the field to 0x1F.

#### Table 2-21. Unit Masks for LLC\_LOOKUP

Extension	umask [15:8]	Filter Dep	Description
DATA_READ	b00000011	CBoFilter0[ 23:17]	Data Read Request Read transactions
WRITE	b00000101	CBoFilter0[ 23:17]	Write Requests Writeback transactions from L2 to the LLC. This includes all write transactions both Cacheable and UC.
REMOTE_SNOOP	b00001001	CBoFilter0[ 23:17]	External Snoop Request Filters for only snoop requests coming from the remote socket(s) through the IPQ.
ANY	b00010001	CBoFilter0[ 23:17]	Any Request Filters for any transaction originating from the IPQ or IRQ. This does not include lookups originating from the ISMQ.
READ	b00100001	CBoFilter0[ 22:18]	Any Read Request Read transactions
NID	b01000001	CBoFilter0[ 23:17]	Lookups that Match NID Qualify one of the other subevents by the Target NID. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid. In conjunction with STATE = I, it is possible to monitor misses to specific NIDs in the system.

## LLC\_VICTIMS

Title: Lines VictimizedCategory: CACHE Events

• Event Code: 0x37

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of lines that were victimized on a fill. This can be filtered by the state that the line was in.

Table 2-22. Unit Masks for LLC\_VICTIMS

Extension	umask [15:8]	Filter Dep	Description
M_STATE	bxxxxxxx1		Lines in M state
E_STATE	bxxxxxx1x		Lines in E state
I_STATE	bxxxxx1xx		Lines in S State
F_STATE	bxxxx1xxx		
MISS	bxxx1xxxx		
NID	bx1xxxxxx	CBoFilter1[ 17:10]	Victimized Lines that Match NID Qualify one of the other subevents by the Target NID. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid. In conjunction with STATE = I, it is possible to monitor misses to specific NIDs in the system.



#### **MISC**

• Title: Cbo Misc

Category: MISC EventsEvent Code: 0x39

Max. Inc/Cyc: 1, Register Restrictions: 0-3
 Definition: Miscellaneous events in the Cbo.

#### Table 2-23. Unit Masks for MISC

Extension	umask [15:8]	Description
RSPI_WAS_FSE	bxxxxxx1	Silent Snoop Eviction Counts the number of times when a Snoop hit in FSE states and triggered a silent eviction. This is useful because this information is lost in the PRE encodings.
WC_ALIASING	bxxxxxx1x	Write Combining Aliasing Counts the number of times that a USWC write (WCIL(F)) transaction hit in the LLC in M state, triggering a WBMtoI followed by the USWC write. This occurs when there is WC aliasing.
STARTED	bxxxxx1xx	
RFO_HIT_S	bxxxx1xxx	RFO HitS  Number of times that an RFO hit in S state. This is useful for determining if it might be good for a workload to use RspIWB instead of RspSWB.
CVZERO_PREFETCH_VICT	bxxx1xxxx	Clean Victim with raw CV=0
CVZERO_PREFETCH_MISS	bxx1xxxxx	DRd hitting non-M with raw CV=0

#### RING\_AD\_USED

Title: AD Ring In Use
Category: RING Events
Event Code: 0x1b

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

- **Definition:** Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in Intel Xeon Processor E5 and E7 v3 family -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the "UP" direction is on the clockwise ring and "DN" is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.
- **NOTE:** In any cycle, a ring stop can see up to one packet moving in the UP direction and one packet moving in the DN direction.

#### Table 2-24. Unit Masks for RING\_AD\_USED

Extension	umask [15:8]	Description
UP_EVEN	bxxxxxxx1	Up and Even Filters for the Up and Even ring polarity.
UP_ODD	bxxxxxx1x	Up and Odd Filters for the Up and Odd ring polarity.
UP	b00000011	Up
DOWN_EVEN	bxxxxx1xx	Down and Even Filters for the Down and Even ring polarity.



#### Table 2-24. Unit Masks for RING\_AD\_USED

Extension	umask [15:8]	Description	
DOWN_ODD	bxxxx1xxx	Down and Odd Filters for the Down and Odd ring polarity.	
DOWN	b00001100	Down	
ALL	b00001111	All	

#### RING\_AK\_USED

Title: AK Ring In Use
Category: RING Events
Event Code: 0x1c

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in Intel Xeon Processor E5 and E7 v3 family -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the "UP" direction is on the clockwise ring and "DN" is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the UP direction and one packet moving in the DN direction.

Table 2-25. Unit Masks for RING\_AK\_USED

Extension	umask [15:8]	Description	
UP_EVEN	bxxxxxxx1	Up and Even Filters for the Up and Even ring polarity.	
UP_ODD	bxxxxxx1x	Up and Odd Filters for the Up and Odd ring polarity.	
UP	b00000011	Up	
DOWN_EVEN	bxxxxx1xx	Down and Even Filters for the Down and Even ring polarity.	
DOWN_ODD	bxxxx1xxx	Down and Odd Filters for the Down and Odd ring polarity.	
DOWN	b00001100	Down	
ALL	b00001111	All	

#### RING\_BL\_USED

Title: BL Ring in Use
Category: RING Events
Event Code: 0x1d

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. We really have two rings in Intel Xeon Processor E5 and E7 v3 family -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the "UP" direction is on the clockwise ring and "DN" is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP



 ${\sf AD}$  is NOT the same ring as CBo 2 UP  ${\sf AD}$  because they are on opposite sides of the ring.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the UP direction and one packet moving in the DN direction.

#### Table 2-26. Unit Masks for RING\_BL\_USED

Extension	umask [15:8]	Description	
UP_EVEN	bxxxxxxx1	Up and Even Filters for the Up and Even ring polarity.	
UP_ODD	bxxxxxx1x	Up and Odd Filters for the Up and Odd ring polarity.	
UP	b00000011	Up	
DOWN_EVEN	bxxxxx1xx	Down and Even Filters for the Down and Even ring polarity.	
DOWN_ODD	bxxxx1xxx	Down and Odd Filters for the Down and Odd ring polarity.	
DOWN	b00001100	Down	
ALL	b00001111	Down	

## RING\_BOUNCES

• Title: Number of LLC responses that bounced on the Ring.

Category: RING EventsEvent Code: 0x05

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### Table 2-27. Unit Masks for RING\_BOUNCES

Extension	umask [15:8]	Description
AD	bxxxxxxx1	AD
AK	bxxxxxx1x	AK
BL	bxxxxx1xx	BL
IV	bxxx1xxxx	Snoops of processor's cache.

#### RING\_IV\_USED

Title: BL Ring in Use
Category: RING Events
Event Code: 0x1e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

- **Definition:** Counts the number of cycles that the IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop. There is only 1 IV ring in the Intel Xeon Processor E5 and E7 v3 family. Therefore, if one wants to monitor the "Even" ring, they should select both UP\_EVEN and DN\_EVEN. To monitor the "Odd" ring, they should select both UP\_ODD and DN\_ODD.
- NOTE: IV messages are split into two parts. In any cycle, a ring stop can see up to one (half-)packet moving in the UP direction and one (half-)packet moving in the DN direction.



#### Table 2-28. Unit Masks for RING\_IV\_USED

Extension	umask [15:8]	Description	
UP	b00000011	Any Filters any polarity	
DN	b00001100	Any Filters any polarity	
ANY	b00001111	Any Filters any polarity	
DOWN	b11001100	Down Filters for Down polarity	

#### RING\_SRC\_THRTL

• **Title:** Number of cycles the Cbo is actively throttling traffic onto the Ring in order to limit bounce traffic.

Category: RING EventsEvent Code: 0x07

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### RxR\_EXT\_STARVED

• Title: Ingress Arbiter Blocking Cycles

• Category: INGRESS Events

• Event Code: 0x12

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts cycles in external starvation. This occurs when one of the ingress queues is being starved by the other queues.

#### Table 2-29. Unit Masks for RxR\_EXT\_STARVED

Extension	umask [15:8]	Description	
IRQ	bxxxxxxx1	IPQ IRQ is externally starved and therefore we are blocking the IPQ.	
IPQ	bxxxxxx1x	IRQ IPQ is externally starved and therefore we are blocking the IRQ.	
PRQ	bxxxxx1xx	PRQ	
ISMQ_BIDS	bxxxx1xxx	ISMQ_BID Number of times that the ISMQ Bid.	

#### RxR\_INSERTS

Title: Ingress AllocationsCategory: INGRESS Events

• Event Code: 0x13

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts number of allocations per cycle into the specified Ingress queue.

• NOTE: IRQ\_REJECTED should not be Ored with the other umasks.



Table 2-30. Unit Masks for RxR\_INSERTS

Extension	umask [15:8]	Description
IRQ	bxxxxxxx1	IRQ
IRQ_REJ	bxxxxxx1x	IRQ Rejected
IPQ	bxxxxx1xx	IPQ
PRQ	bxxx1xxxx	PRQ
PRQ_REJ	bxx1xxxxx	PRQ

## RxR\_IPQ\_RETRY

• Title: Probe Queue Retries

• Category: INGRESS\_RETRY Events

• Event Code: 0x31

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of times a snoop (probe) request had to retry. Filters exist to cover some of the common cases retries.

Table 2-31. Unit Masks for RxR\_IPQ\_RETRY

Extension	umask [15:8]	Description
ANY	bxxxxxx1	Any Reject Counts the number of times that a request form the IPQ was retried because of a TOR reject. TOR rejects from the IPQ can be caused by the Egress being full or Address Conflicts.
FULL	bxxxxx1x	No Egress Credits Counts the number of times that a request form the IPQ was retried because of a TOR reject from the Egress being full. IPQ requests make use of the AD Egress for regular responses, the BL egress to forward data, and the AK egress to return credits.
ADDR_CONFLICT	bxxxx1xx	Address Conflict Counts the number of times that a request form the IPQ was retried because of a TOR reject from an address conflicts. Address conflicts out of the IPQ should be rare. They will generally only occur if two different sockets are sending requests to the same address at the same time. This is a true "conflict" case, unlike the IPQ Address Conflict which is commonly caused by prefetching characteristics.
QPI_CREDITS	bxxx1xxxx	No Intel <sup>®</sup> QPI Credits

#### RxR\_IPQ\_RETRY2

• Title: Probe Queue Retries

• Category: INGRESS\_RETRY Events

• Event Code: 0x28

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of times a snoop (probe) request had to retry. Filters exist to cover some of the common cases retries.



## Table 2-32. Unit Masks for RxR\_IPQ\_RETRY2

Extension	umask [15:8]	Filter Dep	Description
AD_SBO	bxxxxxx1		No AD Sbo Credits Counts the number of times that a request from the IPQ was retried because of it lacked credits to send an AD packet to the Sbo.
TARGET	bx1xxxxxx	CBoFilter1[ 15:0]	Target Node Filter Counts the number of times that a request from the IPQ was retried filtered by the Target NodeID as specified in the Cbox's Filter register.

## RxR\_IRQ\_RETRY

Title: Ingress Request Queue RejectsCategory: INGRESS\_RETRY Events

• Event Code: 0x32

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### Table 2-33. Unit Masks for RxR\_IRQ\_RETRY

Extension	umask [15:8]	Filter Dep	Description
ANY	bxxxxxx1		Any Reject Counts the number of IRQ retries that occur. Requests from the IRQ are retried if they are rejected from the TOR pipeline for a variety of reasons. Some of the most common reasons include if the Egress is full, there are no RTIDs, or there is a Physical Address match to another outstanding request.
FULL	bxxxxx1x		No Egress Credits Counts the number of times that a request from the IRQ was retried because it failed to acquire an entry in the Egress. The egress is the buffer that queues up for allocating onto the ring. IRQ requests can make use of all four rings and all four Egresses. If any of the queues that a given request needs to make use of are full, the request will be retried.
ADDR_CONFLICT	bxxxxx1xx		Address Conflict Counts the number of times that a request from the IRQ was retried because of an address match in the TOR. In order to maintain coherency, requests to the same address are not allowed to pass each other up in the Cbo. Therefore, if there is an outstanding request to a given address, one cannot issue another request to that address until it is complete. This comes up most commonly with prefetches. Outstanding prefetches occasionally will not complete their memory fetch and a demand request to the same address will then sit in the IRQ and get retried until the prefetch fills the data into the LLC. Therefore, it will not be uncommon to see this case in high bandwidth streaming workloads when the LLC Prefetcher in the core is enabled.



Table 2-33. Unit Masks for RxR\_IRQ\_RETRY

Extension	umask [15:8]	Filter Dep	Description
RTID	bxxxx1xxx		No RTIDs Counts the number of times that requests from the IRQ were retried because there were no RTIDs available. RTIDs are required after a request misses the LLC and needs to send snoops and/or requests to memory. If there are no RTIDs available, requests will queue up in the IRQ and retry until one becomes available. Note that there are multiple RTID pools for the different sockets. There may be cases where the local RTIDs are all used, but requests destined for remote memory can still acquire an RTID because there are remote RTIDs available. This event does not provide any filtering for this case.
QPI_CREDITS	bxxx1xxxx		No Intel <sup>®</sup> QPI Credits Number of requests rejects because of lack of Intel QPI Ingress credits. These credits are required in order to send transactions to the Intel QPI agent. Please see the QPI_IGR_CREDITS events for more information.
IIO_CREDITS	bxx1xxxxx		No IIO Credits Number of times a request attempted to acquire the NCS/NCB credit for sending messages on BL to the IIO. There is a single credit in each CBo that is shared between the NCS and NCB message classes for sending transactions on the BL ring (such as read data) to the IIO.
NID	bx1xxxxxx	CBoFilter1[ 15:0]	Qualify one of the other subevents by a given RTID destination NID. The NID is programmed in Cn_MSR_PMON_BOX_FILTER1.nid.

## RxR\_IRQ\_RETRY2

Title: Ingress Request Queue RejectsCategory: INGRESS\_RETRY Events

• Event Code: 0x29

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-34. Unit Masks for RxR\_IRQ\_RETRY2

Extension	umask [15:8]	Filter Dep	Description
AD_SBO	bxxxxxx1		No AD Sbo Credits Counts the number of times that a request from the IPQ was retried because of it lacked credits to send an AD packet to the Sbo.
BL_SBO	bxxxxxx1x		No BL Sbo Credits Counts the number of times that a request from the IPQ was retried because of it lacked credits to send an BL packet to the Sbo.
TARGET	bx1xxxxx	CBoFilter1[ 15:0]	Target Node Filter Counts the number of times that a request from the IPQ was retried filtered by the Target NodeID as specified in the Cbox's Filter register.



## RxR\_ISMQ\_RETRY

• Title: ISMQ Retries

• Category: INGRESS\_RETRY Events

• Event Code: 0x33

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of times a transaction flowing through the ISMQ had to retry. Transaction pass through the ISMQ as responses for requests that already exist in the Cbo. Some examples include: when data is returned or when snoop responses come back from the cores.

Table 2-35. Unit Masks for RxR\_ISMQ\_RETRY

Extension	umask [15:8]	Filter Dep	Description
ANY	bxxxxxx1		Any Reject Counts the total number of times that a request from the ISMQ retried because of a TOR reject. ISMQ requests generally will not need to retry (or at least ISMQ retries are less common than IRQ retries). ISMQ requests will retry if they are not able to acquire a needed Egress credit to get onto the ring, or for cache evictions that need to acquire an RTID. Most ISMQ requests already have an RTID, so eviction retries will be less common here.
FULL	bxxxxx1x		No Egress Credits Counts the number of times that a request from the ISMQ retried because of a TOR reject caused by a lack of Egress credits. The egress is the buffer that queues up for allocating onto the ring. If any of the Egress queues that a given request needs to make use of are full, the request will be retried.
RTID	bxxxx1xxx		No RTIDs Counts the number of times that a request from the ISMQ retried because of a TOR reject caused by no RTIDs. M-state cache evictions are serviced through the ISMQ, and must acquire an RTID in order to write back to memory. If no RTIDs are available, they will be retried.
QPI_CREDITS	bxxx1xxxx		No Intel <sup>®</sup> QPI Credits
IIO_CREDITS	bxx1xxxxx		No IIO Credits Number of times a request attempted to acquire the NCS/NCB credit for sending messages on BL to the IIO. There is a single credit in each CBo that is shared between the NCS and NCB message classes for sending transactions on the BL ring (such as read data) to the IIO.
NID	bx1xxxxxx	CBoFilter1[ 15:0]	Qualify one of the other subevents by a given RTID destination NID. The NID is programmed in Cn_MSR_PMON_BOX_FILTER1.nid.
WB_CREDITS	b1xxxxxxx	CBoFilter1[ 15:0]	Qualify one of the other subevents by a given RTID destination NID. The NID is programmed in Cn_MSR_PMON_BOX_FILTER1.nid.

#### RxR\_ISMQ\_RETRY2

Title: ISMQ Request Queue RejectsCategory: INGRESS\_RETRY Events

• Event Code: 0x2a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:



Table 2-36. Unit Masks for RxR\_ISMQ\_RETRY2

Extension	umask [15:8]	Filter Dep	Description
AD_SBO	bxxxxxxx1		No AD Sbo Credits Counts the number of times that a request from the ISMQ was retried because of it lacked credits to send an AD packet to the Sbo.
BL_SBO	bxxxxxx1x		No BL Sbo Credits Counts the number of times that a request from the ISMQ was retried because of it lacked credits to send an BL packet to the Sbo.
TARGET	bx1xxxxx	CBoFilter1[ 15:0]	Target Node Filter Counts the number of times that a request from the ISMQ was retried filtered by the Target NodeID as specified in the Cbox's Filter register.

#### **RxR\_OCCUPANCY**

Title: Ingress OccupancyCategory: INGRESS Events

• Event Code: 0x11

• Max. Inc/Cyc: 20, Register Restrictions: 0

• **Definition:** Counts number of entries in the specified Ingress queue in each cycle.

• **NOTE:** IRQ\_REJECTED should not be Ored with the other umasks.

Table 2-37. Unit Masks for RxR\_OCCUPANCY

Extension	umask [15:8]	Description
IRQ	b00000001	IRQ
IRQ_REJ	b00000010	IRQ Rejected
IPQ	b00000100	IPQ
PRQ_REJ	b00100000	PRQ Rejects

#### SBO\_CREDITS\_ACQUIRED

Title: SBo Credits AcquiredCategory: SBO Credit Events

• Event Code: 0x3d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Sbo credits acquired in a given cycle, per ring. Each Cbo is assigned an Sbo it can communicate with.

Table 2-38. Unit Masks for SBO\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description
AD	bxxxxxxx1	For AD Ring
BL	bxxxxxx1x	For BL Ring



#### SBO\_CREDIT\_OCCUPANCY

• Title: SBo Credits Occupancy • Category: SBO Credit Events

• Event Code: 0x3e

• Max. Inc/Cyc: 7, Register Restrictions: 0

• **Definition:** Number of Sbo credits in use in a given cycle, per ring. Each Cbo is

assigned an Sbo it can communicate with.

• NOTE: Each Cbo has 3 AD and 2 BL credits into its assigned Sbo.

#### Table 2-39. Unit Masks for SBO\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
AD	bxxxxxxx1	For AD Ring
BL	bxxxxxx1x	For BL Ring

#### TOR\_INSERTS

• Title: TOR Inserts • Category: TOR Events • Event Code: 0x35

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of entries successful inserted into the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn\_MSR\_PMON\_BOX\_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select "MISS\_OPC\_MATCH" and set Cn\_MSR\_PMON\_BOX\_FILTER.opc to DRD (0x182).

#### Table 2-40. Unit Masks for TOR\_INSERTS

Extension	umask [15:8]	Filter Dep	Description
OPCODE	b00000001	CBoFilter1[ 28:20]	Opcode Match Transactions inserted into the TOR that match an opcode (matched by Cn_MSR_PMON_BOX_FILTER.opc)
MISS_OPCODE	b00000011	CBoFilter1[ 28:20]	Miss Opcode Match Miss transactions inserted into the TOR that match an opcode.
EVICTION	b00000100		Evictions Eviction transactions inserted into the TOR. Evictions can be quick, such as when the line is in the F, S, or E states and no core valid bits are set. They can also be longer if either CV bits are set (so the cores need to be snooped) and/or if there is a HitM (in which case it is necessary to write the request out to memory).



Table 2-40. Unit Masks for TOR\_INSERTS

Extension	umask [15:8]	Filter Dep	Description
ALL	b00001000		All All transactions inserted into the TOR. This includes requests that reside in the TOR for a short time, such as LLC Hits that do not need to snoop cores or requests that get rejected and have to be retried through one of the ingress queues. The TOR is more commonly a bottleneck in skews with smaller core counts, where the ratio of RTIDs to TOR entries is larger. Note that there are reserved TOR entries for various request types, so it is possible that a given request type be blocked with an occupancy that is less than 20. Also note that generally requests will not be able to arbitrate into the TOR pipeline if there are no available TOR slots.
WB	b00010000		Writebacks Write transactions inserted into the TOR. This does not include "RFO", but actual operations that contain data being sent from the core.
LOCAL_OPCODE	b00100001	CBoFilter1[ 28:20]	Local Memory - Opcode Matched All transactions, satisfied by an opcode, inserted into the TOR that are satisfied by locally HOMed memory.
MISS_LOCAL_OPCODE	b00100011	CBoFilter1[ 28:20]	Misses to Local Memory - Opcode Matched Miss transactions, satisfied by an opcode, inserted into the TOR that are satisfied by locally HOMed memory.
LOCAL	b00101000		Local Memory All transactions inserted into the TOR that are satisfied by locally HOMed memory.
MISS_LOCAL	b00101010		Misses to Local Memory Miss transactions inserted into the TOR that are satisfied by locally HOMed memory.
NID_OPCODE	b01000001	CBoFilter1[ 28:20], CBoFilter1[ 15:0]	NID and Opcode Matched Transactions inserted into the TOR that match a NID and an opcode.
NID_MISS_OPCODE	b01000011	CBoFilter1[ 28:20], CBoFilter1[ 15:0]	NID and Opcode Matched Miss Miss transactions inserted into the TOR that match a NID and an opcode.
NID_EVICTION	b01000100	CBoFilter1[ 15:0]	NID Matched Evictions NID matched eviction transactions inserted into the TOR.
NID_ALL	b01001000	CBoFilter1[ 15:0]	NID Matched All NID matched (matches an RTID destination) transactions inserted into the TOR. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid. In conjunction with STATE = I, it is possible to monitor misses to specific NIDs in the system.
NID_MISS_ALL	b01001010	CBoFilter1[ 15:0]	NID Matched Miss All All NID matched miss requests that were inserted into the TOR.
NID_WB	b01010000	CBoFilter1[ 15:0]	NID Matched Writebacks NID matched write transactions inserted into the TOR.
REMOTE_OPCODE	b10000001	CBoFilter1[ 28:20]	Remote Memory - Opcode Matched All transactions, satisfied by an opcode, inserted into the TOR that are satisfied by remote caches or remote memory.
MISS_REMOTE_OPCODE	b10000011	CBoFilter1[ 28:20]	Misses to Remote Memory - Opcode Matched Miss transactions, satisfied by an opcode, inserted into the TOR that are satisfied by remote caches or remote memory.



#### Table 2-40. Unit Masks for TOR INSERTS

Extension	umask [15:8]	Filter Dep	Description
REMOTE	b10001000		Remote Memory All transactions inserted into the TOR that are satisfied by remote caches or remote memory.
MISS_REMOTE	b10001010		Misses to Remote Memory Miss transactions inserted into the TOR that are satisfied by remote caches or remote memory.

#### TOR\_OCCUPANCY

Title: TOR OccupancyCategory: TOR EventsEvent Code: 0x36

• Max. Inc/Cyc: 20, Register Restrictions: 0

• **Definition:** For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent. There are a number of subevent 'filters' but only a subset of the subevent combinations are valid. Subevents that require an opcode or NID match require the Cn\_MSR\_PMON\_BOX\_FILTER.{opc, nid} field to be set. If, for example, one wanted to count DRD Local Misses, one should select "MISS\_OPC\_MATCH" and set Cn\_MSR\_PMON\_BOX\_FILTER.opc to DRD (0x182)

Table 2-41. Unit Masks for TOR\_OCCUPANCY

Extension	umask [15:8]	Filter Dep	Description
OPCODE	b00000001	CBoFilter1[ 28:20]	Opcode Match TOR entries that match an opcode (matched by Cn_MSR_PMON_BOX_FILTER.opc).
MISS_OPCODE	b00000011	CBoFilter1[ 28:20]	Miss Opcode Match TOR entries for miss transactions that match an opcode. This generally means that the request was sent to memory or MMIO.
EVICTION	b00000100		Evictions Number of outstanding eviction transactions in the TOR. Evictions can be quick, such as when the line is in the F, S, or E states and no core valid bits are set. They can also be longer if either CV bits are set (so the cores need to be snooped) and/or if there is a HitM (in which case it is necessary to write the request out to memory).
ALL	ь00001000		Any All valid TOR entries. This includes requests that reside in the TOR for a short time, such as LLC Hits that do not need to snoop cores or requests that get rejected and have to be retried through one of the ingress queues. The TOR is more commonly a bottleneck in skews with smaller core counts, where the ratio of RTIDs to TOR entries is larger. Note that there are reserved TOR entries for various request types, so it is possible that a given request type be blocked with an occupancy that is less than 20. Also note that generally requests will not be able to arbitrate into the TOR pipeline if there are no available TOR slots.
MISS_ALL	b00001010		Miss All Number of outstanding miss requests in the TOR. 'Miss' means the allocation requires an RTID. This generally means that the request was sent to memory or MMIO.



Table 2-41. Unit Masks for TOR\_OCCUPANCY

LOCAL_OPCODE  b00100001  CBoFilter1[ 28:20]  MISS_LOCAL_OPCODE  b00100011  CBoFilter1[ 28:20]  MISS_LOCAL_OPCODE  b00100011  CBoFilter1[ 28:20]  MISS_LOCAL  b00101000  MISS_LOCAL  b00101000  MISS_LOCAL  b00101010  MISS_LOCAL  b00101010  MID_OPCODE  b01000011  CBoFilter1[ 28:20], CBoFil	Extension	umask [15:8]	Filter Dep	Description
28:20]   Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by an opcode, in the TOR that are satisfied by locally HOMed memory.    MISS_LOCAL_OPCODE   b0010001   C86Filter1[ 28:20]   Misses to Local Memory - Opcode Matched Number of outstanding Miss transactions, satisfied by an opcode, in the TOR that are satisfied by locally HOMed memory.    MISS_LOCAL   b00101010   C86Filter1[ 28:20], C86Filter1[ 15:0]   MID and Opcode Matched TOR entries that match a NID and an opcode.    NID_MISS_OPCODE   b01000011   C86Filter1[ 28:20], C86Filter1[ 15:0]   MID and Opcode Matched Miss Number of outstanding Miss requests in the TOR that match a NID and an opcode.    NID_EVICTION   b0100100   C86Filter1[ 15:0]   MID Matched Evictions Number of outstanding NID matched eviction transactions in the TOR.    NID_ALL   b01001000   C86Filter1[ 15:0]   NID Matched Interpretation of the Tork of NID matched outstanding requests in the TOR. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid.In conjunction with STATE = 1, it is possible to monitor misses to specific NIDs in the system.    NID_WB   b01010000   C86Filter1[ 15:0]   MID Matched Writebacks NID matched write transactions in the TOR.    REMOTE_OPCODE   b10000011   C86Filter1[ 28:20]   NID Matched Writebacks NID matched write transactions, satisfied by remote caches or remote memory.    MISS_REMOTE_OPCODE   b10000011   C86Filter1[ 28:20]   Nimber of outstanding Miss reason satisfied by remote caches or remote memory.	WB	b00010000		Write transactions in the TOR. This does not include "RFO", but actual operations that contain data being
Number of outstanding Miss transactions, satisfied by locally HOMed memory.	LOCAL_OPCODE	b00100001		Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by locally
MISS_LOCAL  NID_OPCODE  b01000001   CBoFilter1[ 28:20], CBoFilter1[ 28:20], CBoFilter1[ 15:0]   NID and Opcode Matched Miss Number of outstanding Miss requests in the TOR that match a NID and an opcode.  NID_MISS_OPCODE  b01000101   CBoFilter1[ 28:20], CBoFilter1[ 28:20], MID and Opcode Matched Miss Number of outstanding Miss requests in the TOR that match a NID and an opcode.  NID_EVICTION   b01000100   CBoFilter1[ 15:0]   NID Matched Evictions Number of outstanding NID matched eviction transactions in the TOR.  NID_ALL   b01001000   CBoFilter1[ 15:0]   NID Matched Number of NID matched outstanding requests in the TOR. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid.In conjunction with STATE = I, it is possible to monitor misses to specific NIDs in the system.  NID_WB   b01010000   CBoFilter1[ 15:0]   NID Matched Number of outstanding Miss requests in the TOR that match a NID.  REMOTE_OPCODE   b10000001   CBoFilter1[ 28:20]   Remote Memory - Opcode Matched Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.  REMOTE   b10001000   CBoFilter1[ 28:20]   Misses to Remote Memory - Opcode Matched Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.	MISS_LOCAL_OPCODE	b00100011		Number of outstanding Miss transactions, satisfied by an opcode, in the TOR that are satisfied by locally
NID_OPCODE    D01000001   CBoFilter1[ 28:20],	LOCAL	b00101000		
Description of the total parameter of the t	MISS_LOCAL	b00101010		
28:20], CBoFilter1[ 15:0]   Number of outstanding Miss requests in the TOR that match a NID and an opcode.   NID_EVICTION   b01001000   CBoFilter1[ 15:0]   NID Matched Evictions Number of outstanding NID matched eviction transactions in the TOR.   NID_ALL   b01001000   CBoFilter1[ 15:0]   NID Matched Number of NID matched outstanding requests in the TOR. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid.In conjunction with STATE = I, it is possible to monitor misses to specific NIDs in the system.   NID_MISS_ALL   b01001010   CBoFilter1[ 15:0]   NID Matched Number of outstanding Miss requests in the TOR that match a NID.   NID_WB   b01010000   CBoFilter1[ 15:0]   NID Matched Writebacks NID matched write transactions int the TOR.   REMOTE_OPCODE   b10000001   CBoFilter1[ 28:20]   Remote Memory - Opcode Matched Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.   MISS_REMOTE_OPCODE   b10000011   CBoFilter1[ 28:20]   Misses to Remote Memory - Opcode Matched Number of outstanding Miss transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.   REMOTE   b10001000   CBOFILTER.	NID_OPCODE	b01000001	28:20], CBoFilter1[	
Number of outstanding NID matched eviction transactions in the TOR.    NID_ALL	NID_MISS_OPCODE	b01000011	28:20], CBoFilter1[	Number of outstanding Miss requests in the TOR that
15:0]   Number of NID matched outstanding requests in the TOR. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid.In conjunction with STATE = I, it is possible to monitor misses to specific NIDs in the system.    NID_MISS_ALL	NID_EVICTION	b01000100		Number of outstanding NID matched eviction
15:0]   Number of outstanding Miss requests in the TOR that match a NID.    NID_WB	NID_ALL	b01001000		Number of NID matched outstanding requests in the TOR. The NID is programmed in Cn_MSR_PMON_BOX_FILTER.nid.In conjunction with STATE = I, it is possible to monitor misses to specific
Total	NID_MISS_ALL	b01001010		Number of outstanding Miss requests in the TOR that
28:20] Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.  MISS_REMOTE_OPCODE b10000011 CBoFilter1[ 28:20] Misses to Remote Memory - Opcode Matched Number of outstanding Miss transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.  REMOTE b10001000	NID_WB	b01010000		
28:20] Number of outstanding Miss transactions, satisfied by an opcode, in the TOR that are satisfied by remote caches or remote memory.  REMOTE b10001000 Use To a satisfied by remote caches or remote memory.	REMOTE_OPCODE	b10000001		Number of outstanding transactions, satisfied by an opcode, in the TOR that are satisfied by remote
	MISS_REMOTE_OPCODE	b10000011		Number of outstanding Miss transactions, satisfied by an opcode, in the TOR that are satisfied by
MISS_REMOTE b10001010	REMOTE	b10001000		
	MISS_REMOTE	b10001010		

## TxR\_ADS\_USED

• Title:

• Category: EGRESS Events

• Event Code: 0x04

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:



#### Table 2-42. Unit Masks for TxR\_ADS\_USED

Extension	umask [15:8]	Description
AD	bxxxxxxx1	Onto AD Ring
AK	bxxxxxx1x	Onto AK Ring
BL	bxxxxx1xx	Onto BL Ring

#### TxR\_INSERTS

Title: Egress AllocationsCategory: EGRESS Events

• Event Code: 0x02

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Cbo Egress. The Egress is used to queue up requests destined for the ring.

#### Table 2-43. Unit Masks for TxR\_INSERTS

Extension	umask [15:8]	Description
AD_CACHE	bxxxxxx1	AD - Cachebo Ring transactions from the Cachebo destined for the AD ring. Some example include outbound requests, snoop requests, and snoop responses.
AK_CACHE	bxxxxxx1x	AK - Cachebo Ring transactions from the Cachebo destined for the AK ring. This is commonly used for credit returns and GO responses.
BL_CACHE	bxxxxx1xx	BL - Cacheno Ring transactions from the Cachebo destined for the BL ring. This is commonly used to send data from the cache to various destinations.
IV_CACHE	bxxxx1xxx	IV - Cachebo Ring transactions from the Cachebo destined for the IV ring. This is commonly used for snoops to the cores.
AD_CORE	bxxx1xxxx	AD - Corebo Ring transactions from the Corebo destined for the AD ring. This is commonly used for outbound requests.
AK_CORE	bxx1xxxxx	AK - Corebo Ring transactions from the Corebo destined for the AK ring. This is commonly used for snoop responses coming from the core and destined for a Cachebo.
BL_CORE	bx1xxxxxx	BL - Corebo Ring transactions from the Corebo destined for the BL ring. This is commonly used for transferring writeback data to the cache.

## 2.4 Ring Transfer (SBo) Performance Monitoring

The SBox manages the interface between the two Rings.

The processor is composed of two independent rings connected via two sets of bidirectional buffered switches. Each set of bi-directional buffered switches is partitioned into two ingress/egress pairs. Further, each ingress/egress pair is associated with a ring stop on adjacent rings. This ring stop is termed an Sbo. The processor has up to 4 SBos



depending on SKU. The Sbo can be simply thought of as a conduit for the ring, but must also help maintain ordering of traffic to ensure functional correctness in certain cases.

Messages to the SBo can be credited (guaranteed to sink at the SBo) or not – and this determination is based on factors outside the scope of this document. All other ring stops (Cbo, HA, R2PCIe, R3QPI) are allocated a fixed number of credited buffers within the SBo egress. This has the potential to be a bottleneck if a given ring stop needs to utilize more than what is allocated. A variant of this problem is traffic imbalance across the SBos. If one of the sets of buffered switches is being stressed more than another, there is the potential for hot spots within the interconnect and the available buffers will not be efficiently used. The occupancy counters within the SBo can hint at these problems.

## 2.4.1 SBo Performance Monitoring Overview

Each of the SBos in the Intel Xeon Processor E5 and E7 v3 family uncore supports event monitoring through four 48-bit wide counters (Sn\_MSR\_PMON\_CTR{3:0}). With but a small number of exceptions, each of these counters can be programmed (Sn\_MSR\_PMON\_CTL{3:0}) to capture any available event.

SBo counter 0 can increment by a maximum of 12 per cycle.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

Note:

It is necessary to write the SBo PMON control registers twice with the same value to ensure that the value is recorded in the register.

# 2.4.1.1 SBo PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from an SBo performance counter, the overflow bit is set at the box level (Sn\_MSR\_PMON\_BOX\_STATUS.ov).

#### 2.4.2 SBo Performance Monitors

Table 2-44. SBo Performance Monitoring Registers (MSR) (Sheet 1 of 3)

MSR Name	MSR Address	Size (bits)	Description
SBo 0 PMON Registers			
Generic Counters			
S0_MSR_PMON_CTR3	0x0729	64	SBo 0 PMON Counter 3
S0_MSR_PMON_CTR2	0x0728	64	SBo 0 PMON Counter 2
S0_MSR_PMON_CTR1	0x0727	64	SBo 0 PMON Counter 1
S0_MSR_PMON_CTR0	0x0726	64	SBo 0 PMON Counter 0
Generic Counter Control			
S0_MSR_PMON_CTL3	0x0724	32	SBo 0 PMON Control for Counter 3
S0_MSR_PMON_CTL2	0x0723	32	SBo 0 PMON Control for Counter 2



Table 2-44. SBo Performance Monitoring Registers (MSR) (Sheet 2 of 3)

MSR Name	MSR Address	Size (bits)	Description
S0_MSR_PMON_CTL1	0x0722	32	SBo 0 PMON Control for Counter 1
S0_MSR_PMON_CTL0	0x0721	32	SBo 0 PMON Control for Counter 0
Box-Level Control/Status			
S0_MSR_PMON_BOX_STATUS	0x0725	32	SBo 0 PMON Box-Wide Status
S0_MSR_PMON_BOX_CTL	0x0720	32	SBo 0 PMON Box-Wide Control
SBo 1 PMON Registers			
Generic Counters			
S1_MSR_PMON_CTR3	0x0733	64	SBo 1 PMON Counter 3
S1_MSR_PMON_CTR2	0x0732	64	SBo 1 PMON Counter 2
S1_MSR_PMON_CTR1	0x0731	64	SBo 1 PMON Counter 1
S1_MSR_PMON_CTR1	0x0730	64	SBo 1 PMON Counter 0
Generic Counter Control			
S1_MSR_PMON_CTL3	0x072E	32	SBo 1 PMON Control for Counter 3
S1_MSR_PMON_CTL2	0x072D	32	SBo 1 PMON Control for Counter 2
S1_MSR_PMON_CTL1	0x072C	32	SBo 1 PMON Control for Counter 1
S1_MSR_PMON_CTL1	0x072B	32	SBo 1 PMON Control for Counter 0
Box-Level Control/Status			
S1_MSR_PMON_BOX_STATUS	0x072F	32	SBo 1 PMON Box-Wide Status
S1_MSR_PMON_BOX_CTL	0x072A	32	SBo 1 PMON Box-Wide Control
SBo 2 PMON Registers			
Generic Counters			
S2_MSR_PMON_CTR3	0x073D	64	SBo 2 PMON Counter 3
S2_MSR_PMON_CTR2	0x073C	64	SBo 2 PMON Counter 2
S2_MSR_PMON_CTR1	0x073B	64	SBo 2 PMON Counter 1
S2_MSR_PMON_CTR2	0x073A	64	SBo 2 PMON Counter 0
Generic Counter Control			
S2_MSR_PMON_CTL3	0x0738	32	SBo 2 PMON Control for Counter 3
S2_MSR_PMON_CTL2	0x0737	32	SBo 2 PMON Control for Counter 2
S2_MSR_PMON_CTL1	0x0736	32	SBo 2 PMON Control for Counter 1
S2_MSR_PMON_CTL2	0x0735	32	SBo 2 PMON Control for Counter 0
Box-Level Control/Status			
S2_MSR_PMON_BOX_STATUS	0x0739	32	SBo 2 PMON Box-Wide Status
S2_MSR_PMON_BOX_CTL	0x0734	32	SBo 2 PMON Box-Wide Control
SBo 3 PMON Registers			
Generic Counters			
S3_MSR_PMON_CTR3	0x0747	64	SBo 3 PMON Counter 3
S3_MSR_PMON_CTR2	0x0746	64	SBo 3 PMON Counter 2
S3_MSR_PMON_CTR1	0x0745	64	SBo 3 PMON Counter 1



Table 2-44. SBo Performance Monitoring Registers (MSR) (Sheet 3 of 3)

MSR Name	MSR Address	Size (bits)	Description
S3_MSR_PMON_CTR3	0x0744	64	SBo 3 PMON Counter 0
Generic Counter Control			
S3_MSR_PMON_CTL3	0x0742	32	SBo 3 PMON Control for Counter 3
S3_MSR_PMON_CTL2	0x0741	32	SBo 3 PMON Control for Counter 2
S3_MSR_PMON_CTL1	0x0740	32	SBo 3 PMON Control for Counter 1
S3_MSR_PMON_CTL3	0x073F	32	SBo 3 PMON Control for Counter 0
Box-Level Control/Status			
S3_MSR_PMON_BOX_STATUS	0x0743	32	SBo 3 PMON Box-Wide Status
S3_MSR_PMON_BOX_CTL	0x073E	32	SBo 3 PMON Box-Wide Control

#### 2.4.2.1 SBo Box Level PMON State

The following registers represent the state governing all box-level PMUs in the SBo.

In the case of the SBo, the Sn\_MSR\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the SBo PMON registers, the corresponding bit in the Sn\_MSR\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).

Table 2-45. Sn\_MSR\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:18	RV	0	Reserved
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.
rsv	15:9	RV	0	Reserved
frz	8	WO	0	Freeze.  If set to 1 the counters in this box will be frozen.
rsv	7:2	RV	0	Reserved
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control. When set to 1, the Counter Control Registers will be reset to 0.



Table 2-46. Sn\_MSR\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:4	RV	0	Reserved
ov	3:0	RW1C	0	If an overflow is detected from the corresponding Sn_MSR_PMON_CTR register, it's overflow bit will be set. NOTE: Write of '1' will clear the bit.

#### 2.4.2.2 SBo PMON state - Counter/Control Pairs

The following table defines the layout of the SBo performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst).

Table 2-47. Sn\_MSR\_PMON\_CTL{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.  0 - comparison will be 'is event increment >= threshold?'.  1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.
rsv	21:20	RV	0	Reserved; SW must write to 0 else behavior is undefined.
tid_en	19	RW-V	0	TID Filter Enable
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.



The SBo performance monitor data registers are 48b wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (refer to Section 2.1.1, "Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

#### Note:

It is necessary to write each control register twice in a row in order for the Event Select field to take hold. It is recommended that SW perform the first write with the enable bit set to 0 followed by a write of the same control register value but with the enable bit set to 1.

Table 2-48. Sn\_MSR\_PMON\_CTR{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	63:48	RV	0	Reserved
event_count	47:0	RW-V	0	48-bit performance event counter

## 2.4.3 SBo Performance Monitoring Events

The performance monitoring events within the SBo include all events to track ring transfer activity.

## 2.4.4 SBO Box Events Ordered By Code

The following table summarizes the directly measured SBO Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
CLOCKTICKS	0x00	0-3	1	Uncore Clocks
TxR_OCCUPANCY	0x01	0-3	12	Egress Occupancy
TxR_INSERTS	0x02	0-3	1	Egress Allocations
TxR_ADS_USED	0x04	0-3	1	
RING_BOUNCES	0x05	0-3	2	Number of LLC responses that bounced on the Ring.
FAST_ASSERTED	0x09	0-3	1	FaST wire asserted
BOUNCE_CONTROL	0x0a	0-3	1	Bounce Control
RxR_OCCUPANCY	0x11	0-3	12	Ingress Occupancy
RxR_BYPASS	0x12	0-3	12	Bypass
RxR_INSERTS	0x13	0-3	1	Ingress Allocations
RING_AD_USED	0x1b	0-3	2	AD Ring In Use
RING_AK_USED	0x1c	0-3	2	AK Ring In Use
RING_BL_USED	0x1d	0-3	2	BL Ring in Use
RING_IV_USED	0x1e	0-3	1	BL Ring in Use



## 2.4.5 SBO Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from SBO Box events.

Symbol Name: Definition	Equation
CYC_USED_DNEVEN: Cycles Used in the Down direction, Even polarity	RING_BL_USED.DN_EVEN / TOTAL_CORE_CYCLES
CYC_USED_DNODD: Cycles Used in the Down direction, Odd polarity	RING_BL_USED.DN_ODD / TOTAL_CORE_CYCLES
CYC_USED_UPEVEN: Cycles Used in the Up direction, Even polarity	RING_BL_USED.UP_EVEN / TOTAL_CORE_CYCLES
CYC_USED_UPODD: Cycles Used in the Up direction, Odd polarity	RING_BL_USED.UP_ODD / TOTAL_CORE_CYCLES
RING_THRU_DNEVEN_BYTES: Ring throughput in the Down direction, Even polarity in Bytes	RING_BL_USED.DN_EVEN * 32
RING_THRU_DNODD_BYTES: Ring throughput in the Down direction, Odd polarity in Bytes	RING_BL_USED.DN_ODD * 32
RING_THRU_UPEVEN_BYTES: Ring throughput in the Up direction, Even polarity in Bytes	RING_BL_USED.UP_EVEN * 32
RING_THRU_UPODD_BYTES: Ring throughput in the Up direction, Odd polarity in Bytes	RING_BL_USED.UP_ODD * 32

## 2.4.6 SBO Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the SBO Box.

#### **BOUNCE\_CONTROL**

Title: Bounce Control
Category: RING Events
Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### **CLOCKTICKS**

Title: Uncore ClocksCategory: UCLK EventsEvent Code: 0x00

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:



#### FAST\_ASSERTED

Title: FaST wire asserted
Category: RING Events
Event Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles either the local or incoming distress signals are asserted. Incoming distress includes up, down and across.

#### RING\_AD\_USED

Title: AD Ring In Use
Category: RING Events
Event Code: 0x1b

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

- **Definition:** Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop. We really have two rings in Intel Xeon Processor E5 and E7 v3 family -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the "UP" direction is on the clockwise ring and "DN" is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.
- **NOTE:** In any cycle, a ring stop can see up to one packet moving in the UP direction and one packet moving in the DN direction.

Table 2-49. Unit Masks for RING\_AD\_USED

Extension	umask [15:8]	Description
UP_EVEN	bxxxxxxx1	Up and Even Filters for the Up and Even ring polarity.
UP_ODD	bxxxxxx1x	Up and Odd Filters for the Up and Odd ring polarity.
UP	b00000011	Up
DOWN_EVEN	bxxxxx1xx	Down and Event Filters for the Down and Event ring polarity.
DOWN_ODD	bxxxx1xxx	Down and Odd Filters for the Down and Odd ring polarity.
DOWN	b00001100	Down

### RING\_AK\_USED

Title: AK Ring In Use
Category: RING Events
Event Code: 0x1c

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop. We really have two rings in Intel Xeon Processor E5 and E7 v3 family -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the "UP" direction is on the clockwise ring and "DN" is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP



 $\ensuremath{\mathsf{AD}}$  is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the UP direction and one packet moving in the DN direction.

#### Table 2-50. Unit Masks for RING\_AK\_USED

Extension	umask [15:8]	Description
UP_EVEN	bxxxxxxx1	Up and Even Filters for the Up and Even ring polarity.
UP_ODD	bxxxxxx1x	Up and Odd Filters for the Up and Odd ring polarity.
UP	b00000011	Up
DOWN_EVEN	bxxxxx1xx	Down and Event Filters for the Down and Event ring polarity.
DOWN_ODD	bxxxx1xxx	Down and Odd Filters for the Down and Odd ring polarity.
DOWN	b00001100	Down

#### RING\_BL\_USED

Title: BL Ring in Use
Category: RING Events
Event Code: 0x1d

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

- **Definition:** Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop. We really have two rings in Intel Xeon Processor E5 and E7 v3 family -- a clockwise ring and a counter-clockwise ring. On the left side of the ring, the "UP" direction is on the clockwise ring and "DN" is on the counter-clockwise ring. On the right side of the ring, this is reversed. The first half of the CBos are on the left side of the ring, and the 2nd half are on the right side of the ring. In other words (for example), in a 4c part, Cbo 0 UP AD is NOT the same ring as CBo 2 UP AD because they are on opposite sides of the ring.
- NOTE: In any cycle, a ring stop can see up to one packet moving in the UP direction and one packet moving in the DN direction.

Table 2-51. Unit Masks for RING\_BL\_USED

Extension	umask [15:8]	Description
UP_EVEN	bxxxxxxx1	Up and Even Filters for the Up and Even ring polarity.
UP_ODD	bxxxxxx1x	Up and Odd Filters for the Up and Odd ring polarity.
UP	b00000011	Up
DOWN_EVEN	bxxxxx1xx	Down and Event Filters for the Down and Event ring polarity.
DOWN_ODD	bxxxx1xxx	Down and Odd Filters for the Down and Odd ring polarity.
DOWN	b00001100	Down



## **RING\_BOUNCES**

• Title: Number of LLC responses that bounced on the Ring.

Category: RING EventsEvent Code: 0x05

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• Definition:

#### Table 2-52. Unit Masks for RING\_BOUNCES

Extension	umask [15:8]	Description
AD_CACHE	bxxxxxxx1	
AK_CORE	bxxxxxx1x	Acknowledgements to core
BL_CORE	bxxxxx1xx	Data Responses to core
IV_CORE	bxxxx1xxx	Snoops of processor's cache.

#### RING\_IV\_USED

Title: BL Ring in Use
Category: RING Events
Event Code: 0x1e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop. There is only 1 IV ring in Intel Xeon Processor E5 and E7 v3 family. Therefore, if one wants to monitor the "Even" ring, they should select both UP\_EVEN and DN\_EVEN. To monitor the "Odd" ring, they should select both UP\_ODD and DN\_ODD.

• NOTE: IV messages are split into two parts. In any cycle, a ring stop can see up to one (half-)packet moving in the UP direction and one (half-)packet moving in the DN direction.

## Table 2-53. Unit Masks for RING\_IV\_USED

Extension	umask [15:8]	Description
UP	b00000011	Any Filters any polarity
DN	b00001100	Any Filters any polarity

#### **RxR\_BYPASS**

• Title: Bypass

• Category: INGRESS Events

• Event Code: 0x12

• Max. Inc/Cyc: 12, Register Restrictions: 0-3

• **Definition:** Bypass the Sbo Ingress.



#### Table 2-54. Unit Masks for RxR\_BYPASS

Extension	umask [15:8]	Description
AD_CRD	b00000001	AD - Credits
AD_BNC	b00000010	AD - Bounces
BL_CRD	b00000100	BL - Credits
BL_BNC	b00001000	BL - Bounces
AK	b00010000	AK
IV	b00100000	IV

## **RxR\_INSERTS**

Title: Ingress AllocationsCategory: INGRESS Events

• Event Code: 0x13

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Sbo Ingress The Ingress is used to queue up requests received from the ring.

#### Table 2-55. Unit Masks for RxR\_INSERTS

Extension	umask [15:8]	Description
AD_CRD	bxxxxxxx1	AD - Credits
AD_BNC	bxxxxxx1x	AD - Bounces
BL_CRD	bxxxxx1xx	BL - Credits
BL_BNC	bxxxx1xxx	BL - Bounces
AK	bxxx1xxxx	AK
IV	bxx1xxxxx	IV

### **RxR\_OCCUPANCY**

Title: Ingress OccupancyCategory: INGRESS Events

• Event Code: 0x11

• Max. Inc/Cyc: 12, Register Restrictions: 0-3

• **Definition:** Occupancy event for the Ingress buffers in the Sbo. The Ingress is used to queue up requests received from the ring.

## Table 2-56. Unit Masks for RxR\_OCCUPANCY

Extension	umask [15:8]	Description
AD_CRD	b00000001	AD - Credits
AD_BNC	b00000010	AD - Bounces
BL_CRD	b00000100	BL - Credits
BL_BNC	b00001000	BL - Bounces
AK	b00010000	AK
IV	b00100000	IV



## TxR\_ADS\_USED

• Title:

• Category: EGRESS Events

• Event Code: 0x04

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### Table 2-57. Unit Masks for TxR\_ADS\_USED

Extension	umask [15:8]	Description
AD	bxxxxxxx1	
AK	bxxxxxx1x	
BL	bxxxxx1xx	

#### TxR\_INSERTS

Title: Egress AllocationsCategory: EGRESS Events

• Event Code: 0x02

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Sbo Egress. The Egress is used to queue up requests destined for the ring.

#### Table 2-58. Unit Masks for TxR\_INSERTS

Extension	umask [15:8]	Description
AD_CRD	bxxxxxxx1	AD - Credits
AD_BNC	bxxxxxx1x	AD - Bounces
BL_CRD	bxxxxx1xx	BL - Credits
BL_BNC	bxxxx1xxx	BL - Bounces
AK	bxxx1xxxx	AK
IV	bxx1xxxxx	IV

#### TxR\_OCCUPANCY

Title: Egress OccupancyCategory: EGRESS Events

• Event Code: 0x01

• Max. Inc/Cyc: 12, Register Restrictions: 0-3

• **Definition:** Occupancy event for the Egress buffers in the Sbo. The egress is used to queue up requests destined for the ring.

## Table 2-59. Unit Masks for TxR\_OCCUPANCY

Extension	umask [15:8]	Description
AD_CRD	b00000001	AD - Credits
AD_BNC	b00000010	AD - Bounces
BL_CRD	b00000100	BL - Credits
BL_BNC	b00001000	BL - Bounces



#### Table 2-59. Unit Masks for TxR\_OCCUPANCY

Extension	umask [15:8]	Description
AK	b00010000	AK
IV	b00100000	IV

## 2.5 Home Agent (HA) Performance Monitoring

Each HA is responsible for the protocol side of memory interactions, including coherent and non-coherent home agent protocols (as defined in the *Intel*<sup>®</sup> *QuickPath Interconnect Specification*). Additionally, the HA is responsible for ordering memory reads/writes, coming in from the modular Ring, to a given address such that the IMC (memory controller).

In other words, it is the coherency agent responsible for guarding the memory controller. All requests for memory attached to the coupled IMC must first be ordered through the HA. As such, it provides several functions:

- Interface between Ring and IMC:
  - Regardless of the memory technology, the Home Agent receives memory read and write requests from the modular ring. It checks the memory transaction type, detects and resolves the coherent conflict, and finally schedules a corresponding transaction to the memory controller. It is also responsible for returning the response and completion to the requester.
- Conflict Manager:
  - All requests must go through conflict management logic in order to ensure coherent consistency. In other words, the view of data must be the same across all coherency agents regardless of who is reading or modifying the data. On Intel QPI, the home agent is responsible for tracking all requests to a given address and ensuring that the results are consistent.
- Memory Access Ordering Control:
   The Home Agent guarantees the ordering of RAW, WAW and WAR.
- Home Snoop Protocol Support (for parts with Directory Support):
   The Home Agent supports the Intel QPI home snoop protocol by initiating snoops on behalf of requests. Closely tied to the directory feature, the home agent has the ability to issue snoops to the peer caching agents for requests based on the directory information.
- Directory Support:

In order to satisfy performance requirements for the 4 socket and scalable DP segments, the Intel Xeon Processor E5 and E7 v3 family Home Agent implements a snoop directory which tracks all cachelines residing behind this Home Agent. This directory is used to reduce the snoop traffic when Intel QPI bandwidth would otherwise be strained. The directory is not intended for typical 2S topologies.

## 2.5.1 HA Performance Monitoring Overview

Each HA Box supports event monitoring through four 48-bit wide counters (HAn\_PCI\_PMON\_CTR{3:0}). Each of these counters can be programmed (HAn\_PCI\_PMON\_CTL{3:0}) to capture any HA event. The HA counters will increment by a maximum of 128b per cycle.



For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

# 2.5.1.1 HA PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from an HA performance counter, the overflow bit is set at the box level (HAn\_PCI\_PMON\_BOX\_STATUS.ov). If the counter is enabled to communicate the overflow (HAn\_PCI\_PMON\_CTL.ov\_en is set to 1), an overflow message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_h bit corresponding to the HA generating the overflow is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register - Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in HAn\_PCI\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_hn to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been cleared, the HA is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.

Table 2-60. HA Performance Monitoring Registers (PCICFG) (Sheet 1 of 2)

Register Name	PCICFG Address	Size (bits)	Description
PCICFG Base Address	Dev:Func DeviceID		
HA0 PMON Registers	D18:F1 0x2F30		
HA1 PMON Registers	D18:F5 0x2F38		
Box-Level Control/Status			
HAn_PCI_PMON_BOX_STATUS	F8	32	HA n PMON Box-Wide Status
HAn_PCI_PMON_BOX_CTL	F4	32	HA n PMON Box-Wide Control
Generic Counter Control			
HAn_PCI_PMON_CTL3	E4	32	HA n PMON Control for Counter 3
HAn_PCI_PMON_CTL2	E0	32	HA n PMON Control for Counter 2
HAn_PCI_PMON_CTL1	DC	32	HA n PMON Control for Counter 1
HAn_PCI_PMON_CTL0	D8	32	HA n PMON Control for Counter 0
Generic Counters			
HAn_PCI_PMON_CTR3	BC+B8	32x2	HA n PMON Counter 3
HAn_PCI_PMON_CTR2	B4+B0	32x2	HA n PMON Counter 2
HAn_PCI_PMON_CTR1	AC+A8	32x2	HA n PMON Counter 1
HAn_PCI_PMON_CTR0	A4+A0	32x2	HA n PMON Counter 0
Box-Level Filter			



## Table 2-60. HA Performance Monitoring Registers (PCICFG) (Sheet 2 of 2)

Register Name	PCICFG Address	Size (bits)	Description
HAn_PCI_PMON_BOX_OPCODEMATCH	48	32	HA n PMON Opcode Match
HAn_PCI_PMON_BOX_ADDRMATCH1	44	32	HA n PMON Address Match 1
HAn_PCI_PMON_BOX_ADDRMATCH0	40	32	HA n PMON Address Match 0

#### 2.5.1.2 HA Box Level PMON State

The following registers represent the state governing all box-level PMUs in the HA Box.

In the case of the HA, the HAn\_PCI\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the HA PMON registers, the corresponding bit in the HAn\_PCI\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).

Table 2-61. HAn\_PCI\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:18	RV	0	Ignored
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.
ig	15:9	RV	0	Ignored
frz	8	WO	0	Freeze.  If set to 1 the counters in this box will be frozen.
ig	7:2	RV	0	Ignored
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control. When set to 1, the Counter Control Registers will be reset to 0.

Table 2-62. HAn\_PCI\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:5	RV	0	Ignored
rsv	4	RV	0	Reserved; SW must write to 0 else behavior is undefined.
ov	3:0	RW1C	0	If an overflow is detected from the corresponding HAn_PCI_PMON_CTR register, it's overflow bit will be set. NOTE: Write of `1' will clear the bit.



#### 2.5.1.3 HA PMON state - Counter/Control Pairs

The following table defines the layout of the HA performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).

Table 2-63. HAn\_PCI\_PMON\_CTL{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.
				<ul><li>0 - comparison will be 'is event increment &gt;= threshold?'.</li><li>1 - comparison is inverted - 'is event increment &lt; threshold?'</li></ul>
				NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1. Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.
rsv	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (HA_PCI_PMON_BOX_STATUS.ov) and an overflow is sent on the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this HA will be set in U_MSR_PMON_GLOBAL_STATUS.ov_h{1,0}.
ig	19	RV	0	Ignored
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

The HA performance monitor data registers are 48-bit wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (refer to Section 2.1.1, "Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.



If accessible, software can continuously read the data registers without disabling event collection.

Table 2-64. HA\_PCI\_PMON\_CTR{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	63:48	RV	0	Ignored
event_count	47:0	RW-V	0	48-bit performance event counter

In addition to generic event counting, each HA provides a pair of Address Match registers and an Opcode Match register that allow a user to filter incoming packet traffic according to the packet Opcode, Message Class and Physical Address. The ADDR\_OPC\_MATCH.FILT event is provided to capture the filter match as an event. The fields are laid out as follows:

Note:

Refer to Table 2-263, "Intel® QuickPath Interconnect Packet Message Classes" and Table 2-264, "Opcode Match by Message Class" to determine the encodings of the B-Box Match Register fields.

Table 2-65. HA\_PCI\_PMON\_BOX\_OPCODEMATCH Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:6	RV	0	Ignored
орс	5:0	RWS	0	Match to this incoming (? which polarity?) opcode [5:4] Message Class - Encoded version 00 - HOM0 01 - HOM1 10 - NDR 11 - SNP [3:0] QPI Opcode

Table 2-66. HA\_PCI\_PMON\_BOX\_ADDRMATCH1 Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:14	RV	0	Ignored
hi_addr	13:0	RWS	0	Match to this System Address - Most Significant 14b of cache aligned address [45:32]



Table 2-67. HA\_PCI\_PMON\_BOX\_ADDRMATCH0 Register - Field Definitions

Field	Bits	HW Reset Val	HW Reset Val	Description
lo_addr	31:6	RWS	0	Match to this System Address - Least Significant 26b of cache aligned address [31:6]
ig	5:0	RV	0	Ignored

## 2.5.2 HA Performance Monitoring Events

The performance monitoring events within the HA include all events internal to the HA as well as events which track ring related activity at the HA ring stops. Internal events include the ability to track Directory Activity, Direct2Core Activity, IMC Read/Write Traffic, time spent dealing with Conflicts, etc.

- IMC RPO/WPO Events
- Determine cycles the HA is stuck without credits in to the iMCs read/write queues.Intel Xeon Processor E5 and E7 v3 family

## 2.5.2.1 On the Major HA Structures:

The 128-entry **TF** (Tracker File) holds all transactions that arrive in the HA from the time they arrive until they are completed and leave the HA. Transactions could stay in this structure much longer than they are needed. TF is the critical resource each transaction needs before being sent to the IMC (memory controller)

TF average occupancy == (valid cnt \* 128 / cycles)

TF average latency == (valid cnt \* 128 / inserts)

Other Internal HA Queues of Interest:

**TxR (aka EGR)** - The HA has Egress (responses) queues for each ring (AD, AK, BL) as well as queues to track credits the HA has to push traffic onto those rings.

## 2.5.3 HA Box Events Ordered By Code

The following table summarizes the directly measured HA Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
CLOCKTICKS	0x00	0-3	1	uclks
REQUESTS	0x01	0-3	1	Read and Write Requests
TRACKER_CYCLES_FULL	0x02	0-3	1	Tracker Cycles Full
TRACKER_CYCLES_NE	0x03	0-3	1	Tracker Cycles Not Empty
TRACKER_OCCUPANCY	0x04	0-3	128	Tracker Occupancy Accumulator
TRACKER_PENDING_OCCUPANCY	0x05	0-3	127	Data Pending Occupancy Accumulator





Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
SNOOP_CYCLES_NE	0x08	0-3	1	Cycles with Snoops Outstanding
SNOOP_OCCUPANCY	0x09	0-3	127	Tracker Snoops Outstanding Accumulator
SNOOPS_RSP_AFTER_DATA	0x0a	0-3	127	Data beat the Snoop Responses
CONFLICT_CYCLES	0x0b	1	0	Conflict Checks
DIRECTORY_LOOKUP	0x0c	0-3	1	Directory Lookups
DIRECTORY_UPDATE	0x0d	0-3	1	Directory Updates
TxR_AK	0x0e	0-3	1	Outbound Ring Transactions on AK
TxR_BL	0x10	0-3	1	Outbound DRS Ring Transactions to Cache
DIRECT2CORE_COUNT	0x11	0-3	1	Direct2Core Messages Sent
DIRECT2CORE_CYCLES_DISABLED	0x12	0-3	1	Cycles when Direct2Core was Disabled
DIRECT2CORE_TXN_OVERRIDE	0x13	0-3	1	Number of Reads that had Direct2Core Overridden
BYPASS_IMC	0x14	0-3	1	HA to iMC Bypass
RPQ_CYCLES_NO_REG_CREDITS	0x15	0-3	4	iMC RPQ Credits Empty - Regular
IMC_READS	0x17	0-3	4	HA to iMC Normal Priority Reads Issued
WPQ_CYCLES_NO_REG_CREDITS	0x18	0-3	4	HA iMC CHN0 WPQ Credits Empty - Regular
IMC_WRITES	0x1a	0-3	1	HA to iMC Full Line Writes Issued
TAD_REQUESTS_G0	0x1b	0-3	2	HA Requests to a TAD Region - Group 0
TAD_REQUESTS_G1	0x1c	0-3	2	HA Requests to a TAD Region - Group 1
IMC_RETRY	0x1e	0-3	1	Retry Events
ADDR_OPC_MATCH	0x20	0-3	1	QPI Address/Opcode Match
SNOOP_RESP	0x21	0-3	1	Snoop Responses Received
IGR_NO_CREDIT_CYCLES	0x22	0-3	1	Cycles without QPI Ingress Credits
TxR_AD_CYCLES_FULL	0x2a	0-3	1	AD Egress Full
TxR_AK_CYCLES_FULL	0x32	0-3	1	AK Egress Full
TxR_BL_OCCUPANCY	0x34	0-3	20	BL Egress Occupancy
TxR_BL_CYCLES_FULL	0x36	0-3	1	BL Egress Full
RING_AD_USED	0x3e	0-3	1	HA AD Ring in Use
RING_AK_USED	0x3f	0-3	1	HA AK Ring in Use
RING_BL_USED	0x40	0-3	1	HA BL Ring in Use
DIRECTORY_LAT_OPT	0x41	0-3	1	Directory Lat Opt Return
BT_CYCLES_NE	0x42	0-3	1	BT Cycles Not Empty
BT_OCCUPANCY	0x43	0-3	512	BT Occupancy
OSB	0x53	0-3	1	OSB Snoop Broadcast
OSB_EDR	0x54	0-3	1	OSB Early Data Return
SNP_RESP_RECV_LOCAL	0x60	0-3	1	Snoop Responses Received Local
SBO0_CREDITS_ACQUIRED	0x68	0-3	1	SBo0 Credits Acquired
SBO1_CREDITS_ACQUIRED	0x69	0-3	1	SBo1 Credits Acquired
SBO0_CREDIT_OCCUPANCY	0x6a	0-3	1	SBo0 Credits Occupancy
SBO1_CREDIT_OCCUPANCY	0x6b	0-3	1	SBo1 Credits Occupancy
STALL_NO_SBO_CREDIT	0x6c	0-3	1	Stall on No Sbo Credits
TxR_STARVED	0x6d	0-3	1	Injection Starvation



Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
HITME_LOOKUP	0x70	0-3	1	Counts Number of times HitMe Cache is accessed
HITME_HIT	0x71	0-3	1	Counts Number of Hits in HitMe Cache
HITME_HIT_PV_BITS_SET	0x72	0-3	1	Accumulates Number of PV bits set on HitMe Cache Hits

## 2.5.4 HA Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from HA Box events.

Symbol Name: Definition	Equation
HITME_INSERTS:	HITME_LOOKUP.ALLOCS - HITME_HITS.ALLOCS
HITME_INVAL:	HITME_HIT.INVALS
PCT_CYCLES_BL_FULL:     Percentage of time the BL Egress Queue is full	TxR_BL_CYCLES_FULL.ALL / SAMPLE_INTERVAL
PCT_CYCLES_D2C_DISABLED:     Percentage of time that Direct2Core was disabled.	DIRECT2CORE_CYCLES_DISABLED / SAMPLE_INTERVAL
PCT_RD_REQUESTS: Percentage of HA traffic that is from Read Requests	REQUESTS.READS / (REQUESTS.READS + REQUESTS.WRITES)
PCT_WR_REQUESTS:    Percentage of HA traffic that is from Write Requests	REQUESTS.WRITES / (REQUESTS.READS + REQUESTS.WRITES)

## 2.5.5 HA Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the HA Box.

#### ADDR\_OPC\_MATCH

• Title: QPI Address/Opcode Match

• Category: ADDR\_OPCODE\_MATCH Events

• Event Code: 0x20

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

## Table 2-68. Unit Masks for ADDR\_OPC\_MATCH

Extension	umask [15:8]	Filter Dep	Description
ADDR	bxxxxxx1	HA_AddrMa tch0[31:6], HA_AddrMa tch1[13:0]	Address
OPC	bxxxxxx1x	HA_Opcode Match[5:0]	Opcode



#### Table 2-68. Unit Masks for ADDR\_OPC\_MATCH

Extension	umask [15:8]	Filter Dep	Description
FILT	b00000011	HA_AddrMa tch0[31:6], HA_AddrMa tch1[13:0], HA_Opcode Match[5:0]	Address & Opcode Match
AD	bxxxxx1xx	HA_Opcode Match[5:0]	AD Opcodes
BL	bxxxx1xxx	HA_Opcode Match[5:0]	BL Opcodes
AK	bxxx1xxxx	HA_Opcode Match[5:0]	AK Opcodes

#### BT\_CYCLES\_NE

• Title: BT Cycles Not Empty

• Category: BT (Backup Tracker) Events

• Event Code: 0x42

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition: Cycles the Backup Tracker (BT) is not empty. The BT is the actual HOM

tracker in IVT.

• NOTE: Will not count case HT is empty and a Bypass happens.

#### **BT\_OCCUPANCY**

• Title: BT Occupancy

• Category: BT (Backup Tracker) Events

• Event Code: 0x43

• Max. Inc/Cyc: 512, Register Restrictions: 0-3

• **Definition:** Accumulates the occupancy of the HA BT pool in every cycle. This can be used with the "not empty" stat to calculate average queue occupancy or the "allocations" stat in order to calculate average queue latency. HA BTs are allocated as soon as a request enters the HA and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.

#### BYPASS\_IMC

Title: HA to iMC BypassCategory: BYPASS Events

• Event Code: 0x14

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when the HA was able to bypass was attempted. This is a latency optimization for situations when there is light loadings on the memory subsystem. This can be filtered by when the bypass was taken and when it was not.

• **NOTE:** Only read transactions use iMC bypass



## Table 2-70. Unit Masks for BYPASS\_IMC

Extension	umask [15:8]	Description
TAKEN	bxxxxxxx1	Taken Filter for transactions that succeeded in taking the bypass.
NOT_TAKEN	bxxxxxx1x	Not Taken Filter for transactions that could not take the bypass.

#### **CLOCKTICKS**

• Title: uclks

Category: UCLK EventsEvent Code: 0x00

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of uclks in the HA. This will be slightly different than the count in the Ubox because of enable/freeze delays. The HA is on the other side of the die from the fixed Ubox uclk counter, so the drift could be somewhat larger than in units that are closer like the Intel QPI Agent.

### CONFLICT\_CYCLES

• Title: Conflict Checks

• Category: CONFLICTS Events

• Event Code: 0x0b

• Max. Inc/Cyc: 0, Register Restrictions: 1

• Filter Dependency: N

• **Definition:** Counters the number of cycles there was a conflict in the HA because threads in two different sockets were requesting the same address at the same time.

## **DIRECT2CORE\_COUNT**

Title: Direct2Core Messages SentCategory: DIRECT2CORE Events

• Event Code: 0x11

Max. Inc/Cyc: 1, Register Restrictions: 0-3
 Definition: Number of Direct2Core messages sent

• **NOTE:** Will not be implemented since OUTBOUND\_TX\_BL:0x1 will count DRS to CORE which is effectively the same thing as D2C count.

#### **DIRECT2CORE CYCLES DISABLED**

• Title: Cycles when Direct2Core was Disabled

Category: DIRECT2CORE Events

• Event Code: 0x12

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition: Number of cycles in which Direct2Core was disabled.

#### **DIRECT2CORE\_TXN\_OVERRIDE**

• Title: Number of Reads that had Direct2Core Overridden

• Category: DIRECT2CORE Events

• Event Code: 0x13

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Reads where Direct2Core overridden.



#### **DIRECTORY\_LAT\_OPT**

Title: Directory Lat Opt ReturnCategory: DIRECTORY Events

• Event Code: 0x41

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Directory Latency Optimization Data Return Path Taken. When directory mode is enabled and the directory retuned for a read is Dir=I, then data can be returned using a faster path if certain conditions are met (credits, free pipeline, etc).

## **DIRECTORY\_LOOKUP**

• Title: Directory Lookups

• Category: DIRECTORY Events

• Event Code: 0x0c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of transactions that looked up the directory. Can be filtered by requests that had to snoop and those that did not have to.

• NOTE: Only valid for parts that implement the Directory

#### Table 2-72. Unit Masks for DIRECTORY\_LOOKUP

Extension	umask [15:8]	Description
SNP	bxxxxxx1	Snoop Needed Filters for transactions that had to send one or more snoops because the directory bit was set.
NO_SNP	bxxxxxx1x	Snoop Not Needed Filters for transactions that did not have to send any snoops because the directory bit was clear.

#### **DIRECTORY\_UPDATE**

• Title: Directory Updates

• Category: DIRECTORY Events

• Event Code: 0x0d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

 Definition: Counts the number of directory updates that were required. These result in writes to the memory controller. This can be filtered by directory sets and directory clears.

• NOTE: Only valid for parts that implement the Directory

#### Table 2-73. Unit Masks for DIRECTORY\_UPDATE

Extension	umask [15:8]	Description
SET	bxxxxxx1	Directory Set Filter for directory sets. This occurs when a remote read transaction requests memory, bringing it to a remote cache.
CLEAR	bxxxxxx1x	Directory Clear Filter for directory clears. This occurs when snoops were sent and all returned with RspI.
ANY	bxxxxxx11	Any Directory Update



## HITME\_HIT

• Title: Counts Number of Hits in HitMe Cache

Category: HitME EventsEvent Code: 0x71

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

## Table 2-74. Unit Masks for HITME\_HIT

Extension	umask [15:8]	Description
READ_OR_INVITOE	bxxxxxxx1	op is RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvItoE
WBMTOI	bxxxxxx1x	op is WbMtoI
ACKCNFLTWBI	bxxxxx1xx	op is AckCnfltWbI
WBMTOE_OR_S	bxxxx1xxx	op is WbMtoE or WbMtoS
НОМ	b00001111	HOM Requests
RSPFWDI_REMOTE	bxxx1xxxx	op is RspIFwd or RspIFwdWb for a remote request
RSPFWDI_LOCAL	bxx1xxxxx	op is RspIFwd or RspIFwdWb for a local request
INVALS	b00100110	Invalidations
RSPFWDS	bx1xxxxxx	op is RsSFwd or RspSFwdWb
EVICTS	b01000010	Allocations
ALLOCS	b01110000	Allocations
RSP	b1xxxxxxx	op is RspI, RspIWb, RspS, RspSWb, RspCnflt or RspCnfltWbI
ALL	b11111111	All Requests

## HITME\_HIT\_PV\_BITS\_SET

• Title: Accumulates Number of PV bits set on HitMe Cache Hits

Category: HitME EventsEvent Code: 0x72

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-75. Unit Masks for HITME\_HIT\_PV\_BITS\_SET

Extension	umask [15:8]	Description
READ_OR_INVITOE	bxxxxxxx1	op is RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvItoE
WBMTOI	bxxxxxx1x	op is WbMtoI
ACKCNFLTWBI	bxxxxx1xx	op is AckCnfltWbI
WBMTOE_OR_S	bxxxx1xxx	op is WbMtoE or WbMtoS
НОМ	b00001111	HOM Requests
RSPFWDI_REMOTE	bxxx1xxxx	op is RspIFwd or RspIFwdWb for a remote request
RSPFWDI_LOCAL	bxx1xxxxx	op is RspIFwd or RspIFwdWb for a local request
RSPFWDS	bx1xxxxxx	op is RsSFwd or RspSFwdWb
RSP	b1xxxxxxx	op is RspI, RspIWb, RspS, RspSWb, RspCnflt or RspCnfltWbI
ALL	b11111111	All Requests



## HITME\_LOOKUP

• Title: Counts Number of times HitMe Cache is accessed

• Category: HitME Events • Event Code: 0x70

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

#### Table 2-76. Unit Masks for HITME\_LOOKUP

Extension	umask [15:8]	Description
READ_OR_INVITOE	bxxxxxxx1	op is RdCode, RdData, RdDataMigratory, RdInvOwn, RdCur or InvItoE
WBMTOI	bxxxxxx1x	op is WbMtoI
ACKCNFLTWBI	bxxxxx1xx	op is AckCnfltWbI
WBMTOE_OR_S	bxxxx1xxx	op is WbMtoE or WbMtoS
НОМ	b00001111	HOM Requests
RSPFWDI_REMOTE	bxxx1xxxx	op is RspIFwd or RspIFwdWb for a remote request
RSPFWDI_LOCAL	bxx1xxxxx	op is RspIFwd or RspIFwdWb for a local request
INVALS	b00100110	Invalidations
RSPFWDS	bx1xxxxxx	op is RsSFwd or RspSFwdWb
ALLOCS	b01110000	Allocations
RSP	b1xxxxxxx	op is RspI, RspIWb, RspS, RspSWb, RspCnflt or RspCnfltWbI
ALL	b11111111	All Requests

## IGR\_NO\_CREDIT\_CYCLES

• Title: Cycles without QPI Ingress Credits • Category: QPI\_IGR\_CREDITS Events

• Event Code: 0x22

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the HA does not have credits to send messages to the Intel QPI Agent. This can be filtered by the different credit pools and the different links.

## Table 2-77. Unit Masks for IGR\_NO\_CREDIT\_CYCLES

Extension	umask [15:8]	Description
AD_QPI0	bxxxxxxx1	AD to Intel <sup>®</sup> QPI Link 0
AD_QPI1	bxxxxxx1x	AD to Intel QPI Link 1
BL_QPI0	bxxxxx1xx	BL to Intel QPI Link 0
BL_QPI1	bxxxx1xxx	BL to Intel QPI Link 1
AD_QPI2	bxxx1xxxx	BL to Intel QPI Link 0
BL_QPI2	bxx1xxxxx	BL to Intel QPI Link 1



## **IMC\_READS**

• Title: HA to iMC Normal Priority Reads Issued

• Category: IMC\_READS Events

• Event Code: 0x17

• Max. Inc/Cyc: 4, Register Restrictions: 0-3

• **Definition:** Count of the number of reads issued to any of the memory controller channels. This can be filtered by the priority of the reads.

• **NOTE:** Does not count reads using the bypass path. That is counted separately in HA\_IMC.BYPASS.

#### Table 2-78. Unit Masks for IMC\_READS

Extension	umask [15:8]	Description
NORMAL	b00000001	Normal Priority

#### **IMC RETRY**

• Title: Retry Events

• Category: IMC\_MISC Events

• Event Code: 0x1e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

## **IMC\_WRITES**

• Title: HA to iMC Full Line Writes Issued

• Category: IMC WRITES Events

• Event Code: 0x1a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the total number of full line writes issued from the HA into the memory controller. This counts for all four channels. It can be filtered by full/partial and ISOCH/non-ISOCH.

#### Table 2-79. Unit Masks for IMC\_WRITES

Extension	umask [15:8]	Description
FULL	bxxxxxxx1	Full Line Non-ISOCH
PARTIAL	bxxxxxx1x	Partial Non-ISOCH
FULL_ISOCH	bxxxxx1xx	ISOCH Full Line
PARTIAL_ISOCH	bxxxx1xxx	ISOCH Partial
ALL	b00001111	All Writes

### **OSB**

• Title: OSB Snoop Broadcast

• Category: OSB (Opportunistic Snoop Broadcast) Events

• Event Code: 0x53

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.



#### Table 2-80. Unit Masks for OSB

Extension	umask [15:8]	Description
READS_LOCAL	bxxxxxx1x	Local Reads
INVITOE_LOCAL	bxxxxx1xx	Local InvItoE
REMOTE	bxxxx1xxx	Remote
CANCELLED	bxxx1xxxx	Cancelled OSB Snoop broadcast cancelled due to D2C or Other. OSB cancel is counted when OSB local read is not allowed even when the transaction in local InItoE. It also counts D2C OSB cancel, but also includes the cases were D2C was not set in the first place for the transaction coming from the ring.
READS_LOCAL_USEFUL	bxx1xxxxx	Reads Local - Useful
REMOTE_USEFUL	bx1xxxxxx	Remote - Useful

## OSB\_EDR

• Title: OSB Early Data Return

• Category: OSB (Opportunistic Snoop Broadcast) Events

• Event Code: 0x54

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of transactions that broadcast snoop due to OSB, but found clean data in memory and was able to do early data return.

Table 2-81. Unit Masks for OSB\_EDR

Extension	umask [15:8]	Description
ALL	bxxxxxxx1	All
READS_LOCAL_I	bxxxxxx1x	Reads to Local I
READS_REMOTE_I	bxxxxx1xx	Reads to Remote I
READS_LOCAL_S	bxxxx1xxx	Reads to Local S
READS_REMOTE_S	bxxx1xxxx	Reads to Remote S

## **REQUESTS**

Title: Read and Write RequestsCategory: TRACKER Events

• Event Code: 0x01

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO). Writes include all writes (streaming, evictions, HitM, etc).



Table 2-82. Unit Masks for REQUESTS

Extension	umask [15:8]	Description
READS_LOCAL	bxxxxxx1	Local Reads This filter includes only read requests coming from the local socket. This is a good proxy for LLC Read Misses (including RFOs) from the local socket.
READS_REMOTE	bxxxxx1x	Remote Reads This filter includes only read requests coming from the remote socket. This is a good proxy for LLC Read Misses (including RFOs) from the remote socket.
READS	b00000011	Reads Incoming read requests. This is a good proxy for LLC Read Misses (including RFOs).
WRITES_LOCAL	bxxxxx1xx	Local Writes This filter includes only writes coming from the local socket.
WRITES_REMOTE	bxxxx1xxx	Remote Writes This filter includes only writes coming from remote sockets.
WRITES	b00001100	Writes Incoming write requests.
INVITOE_LOCAL	bxxx1xxxx	Local InvItoEs This filter includes only InvItoEs coming from the local socket.
INVITOE_REMOTE	bxx1xxxxx	Remote InvItoEs This filter includes only InvItoEs coming from remote sockets.

## RING\_AD\_USED

Title: HA AD Ring in Use
Category: RING Events
Event Code: 0x3e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

Table 2-83. Unit Masks for RING\_AD\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise



## RING\_AK\_USED

Title: HA AK Ring in Use
Category: RING Events
Event Code: 0x3f

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

## Table 2-84. Unit Masks for RING\_AK\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

## RING\_BL\_USED

Title: HA BL Ring in Use
Category: RING Events
Event Code: 0x40

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

#### Table 2-85. Unit Masks for RING\_BL\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise



## RPQ\_CYCLES\_NO\_REG\_CREDITS

Title: iMC RPQ Credits Empty - RegularCategory: RPQ\_CREDITS Events

• Event Code: 0x15

• Max. Inc/Cyc: 4, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when there are no "regular" credits available for posting reads from the HA into the iMC. In order to send reads into the memory controller, the HA must first acquire a credit for the iMC's RPQ (read pending queue). This queue is broken into regular credits/buffers that are used by general reads, and "special" requests such as ISOCH reads. This count only tracks the regular credits Common high bandwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.

## Table 2-86. Unit Masks for RPQ\_CYCLES\_NO\_REG\_CREDITS

Extension	umask [15:8]	Description
CHN0	ь00000001	Channel 0 Filter for memory controller channel 0 only.
CHN1	ь00000010	Channel 1 Filter for memory controller channel 1 only.
CHN2	b00000100	Channel 2 Filter for memory controller channel 2 only.
CHN3	b00001000	Channel 3 Filter for memory controller channel 3 only.

#### SBOO\_CREDITS\_ACQUIRED

Title: SBo0 Credits AcquiredCategory: SBO Credit Events

• Event Code: 0x68

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Sbo 0 credits acquired in a given cycle, per ring.

#### Table 2-87. Unit Masks for SBOO\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description
AD	bxxxxxxx1	For AD Ring
BL	bxxxxxx1x	For BL Ring

## SBOO\_CREDIT\_OCCUPANCY

Title: SBo0 Credits OccupancyCategory: SBO Credit Events

• Event Code: 0x6a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Sbo 0 credits in use in a given cycle, per ring.



#### Table 2-88. Unit Masks for SBOO\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
AD	bxxxxxxx1	For AD Ring
BL	bxxxxxx1x	For BL Ring

## SBO1\_CREDITS\_ACQUIRED

Title: SBo1 Credits AcquiredCategory: SBO Credit Events

• Event Code: 0x69

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Sbo 1 credits acquired in a given cycle, per ring.

## Table 2-89. Unit Masks for SBO1\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description
AD	bxxxxxxx1	For AD Ring
BL	bxxxxxx1x	For BL Ring

## SBO1\_CREDIT\_OCCUPANCY

Title: SBo1 Credits OccupancyCategory: SBO Credit Events

• Event Code: 0x6b

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Sbo 1 credits in use in a given cycle, per ring.

#### Table 2-90. Unit Masks for SBO1\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
AD	bxxxxxxx1	For AD Ring
BL	bxxxxxx1x	For BL Ring

## SNOOPS\_RSP\_AFTER\_DATA

• Title: Data beat the Snoop Responses

• Category: SNOOPS Events

• Event Code: 0x0a

• Max. Inc/Cyc: 127, Register Restrictions: 0-3

• **Definition:** Counts the number of reads when the snoop was on the critical path to the data return.



#### Table 2-91. Unit Masks for SNOOPS\_RSP\_AFTER\_DATA

Extension	umask [15:8]	Description
LOCAL	b00000001	Local Requests This filter includes only requests coming from the local socket.
REMOTE	b00000010	Remote Requests This filter includes only requests coming from remote sockets.

#### SNOOP\_CYCLES\_NE

• Title: Cycles with Snoops Outstanding

• Category: SNOOPS Events

• Event Code: 0x08

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts cycles when one or more snoops are outstanding.

#### Table 2-92. Unit Masks for SNOOP\_CYCLES\_NE

Extension	umask [15:8]	Description
LOCAL	bxxxxxxx1	Local Requests This filter includes only requests coming from the local socket.
REMOTE	bxxxxxx1x	Remote Requests This filter includes only requests coming from remote sockets.
ALL	b00000011	All Requests Tracked for snoops from both local and remote sockets.

#### SNOOP\_OCCUPANCY

• Title: Tracker Snoops Outstanding Accumulator

• Category: SNOOPS Events

• Event Code: 0x09

• Max. Inc/Cyc: 127, Register Restrictions: 0-3

• **Definition:** Accumulates the occupancy of either the local HA tracker pool that have snoops pending in every cycle. This can be used in connection with the "not empty" stat to calculate average queue occupancy or the "allocations" stat in order to calculate average queue latency. HA trackers are allocated as soon as a request enters the HA if an HT (HomeTracker) entry is available and this occupancy is decremented when all the snoop responses have returned.

#### Table 2-93. Unit Masks for SNOOP\_OCCUPANCY

Extension	umask [15:8]	Description
LOCAL	ь00000001	Local Requests This filter includes only requests coming from the local socket.
REMOTE	ь00000010	Remote Requests This filter includes only requests coming from remote sockets.



## SNOOP\_RESP

Title: Snoop Responses ReceivedCategory: SNP\_RESP Events

• Event Code: 0x21

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the total number of RspI snoop responses received. Whenever a snoops are issued, one or more snoop responses will be returned depending on the topology of the system. In systems larger than 2s, when multiple snoops are returned this will count all the snoops that are received. For example, if 3 snoops were issued and returned RspI, RspS, and RspSFwd; then each of these sub-events would increment by 1.

## Table 2-94. Unit Masks for SNOOP\_RESP

Extension	umask [15:8]	Description
RSPI	bxxxxxx1	RspI Filters for snoops responses of RspI. RspI is returned when the remote cache does not have the data, or when the remote cache silently evicts data (such as when an RFO hits non-modified data).
RSPS	bxxxxx1x	RspS Filters for snoop responses of RspS. RspS is returned when a remote cache has data but is not forwarding it. It is a way to let the requesting socket know that it cannot allocate the data in E state. No data is sent with S RspS.
RSPIFWD	bxxxxx1xx	RspIFwd Filters for snoop responses of RspIFwd. This is returned when a remote caching agent forwards data and the requesting agent is able to acquire the data in E or M states. This is commonly returned with RFO transactions. It can be either a HitM or a HitFE.
RSPSFWD	bxxxx1xxx	RspSFwd Filters for a snoop response of RspSFwd. This is returned when a remote caching agent forwards data but holds on to its current copy. This is common for data and code reads that hit in a remote socket in E or F state.
RSP_WB	bxxx1xxxx	Rsp*WB Filters for a snoop response of RspIWB or RspSWB. This is returned when a non-RFO request hits in M state. Data and Code Reads can return either RspIWB or RspSWB depending on how the system has been configured. InvItoE transactions will also return RspIWB because they must acquire ownership.
RSP_FWD_WB	bxx1xxxxx	Rsp*Fwd*WB Filters for a snoop response of Rsp*Fwd*WB. This snoop response is only used in 4s systems. It is used when a snoop HITM's in a remote caching agent and it directly forwards data to a requestor, and simultaneously returns data to the home to be written back to memory.
RSPCNFLCT	bx1xxxxxx	RSPCNFLCT* Filters for snoops responses of RspConflict. This is returned when a snoop finds an existing outstanding transaction in a remote caching agent when it CAMs that caching agent. This triggers conflict resolution hardware. This covers both RspCnflct and RspCnflctWbI.

## SNP\_RESP\_RECV\_LOCAL

• Title: Snoop Responses Received Local

• Category: SNP\_RESP Events

• Event Code: 0x60

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition: Number of snoop responses received for a Local request



Table 2-95. Unit Masks for SNP\_RESP\_RECV\_LOCAL

Extension	umask [15:8]	Description
RSPI	bxxxxxx1	RspI Filters for snoops responses of RspI. RspI is returned when the remote cache does not have the data, or when the remote cache silently evicts data (such as when an RFO hits non-modified data).
RSPS	bxxxxx1x	RspS Filters for snoop responses of RspS. RspS is returned when a remote cache has data but is not forwarding it. It is a way to let the requesting socket know that it cannot allocate the data in E state. No data is sent with S RspS.
RSPIFWD	bxxxxx1xx	RspIFwd Filters for snoop responses of RspIFwd. This is returned when a remote caching agent forwards data and the requesting agent is able to acquire the data in E or M states. This is commonly returned with RFO transactions. It can be either a HitM or a HitFE.
RSPSFWD	bxxxx1xxx	RspSFwd Filters for a snoop response of RspSFwd. This is returned when a remote caching agent forwards data but holds on to its current copy. This is common for data and code reads that hit in a remote socket in E or F state.
RSPxWB	bxxx1xxxx	Rsp*WB Filters for a snoop response of RspIWB or RspSWB. This is returned when a non-RFO request hits in M state. Data and Code Reads can return either RspIWB or RspSWB depending on how the system has been configured. InvItoE transactions will also return RspIWB because they must acquire ownership.
RSPxFWDxWB	bxx1xxxxx	Rsp*FWD*WB Filters for a snoop response of Rsp*Fwd*WB. This snoop response is only used in 4s systems. It is used when a snoop HITM's in a remote caching agent and it directly forwards data to a requestor, and simultaneously returns data to the home to be written back to memory.
RSPCNFLCT	bx1xxxxx	RspCnflct Filters for snoops responses of RspConflict. This is returned when a snoop finds an existing outstanding transaction in a remote caching agent when it CAMs that caching agent. This triggers conflict resolution hardware. This covers both RspCnflct and RspCnflctWbI.
OTHER	b1xxxxxxx	Other Filters for all other snoop responses.

## STALL\_NO\_SBO\_CREDIT

• Title: Stall on No Sbo Credits • Category: SBO Credit Events

• Event Code: 0x6c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles Egress is stalled waiting for an Sbo credit to become available. Per Sbo, per Ring.

Table 2-96. Unit Masks for STALL\_NO\_SBO\_CREDIT

Extension	umask [15:8]	Description
SBO0_AD	bxxxxxxx1	For SBo0, AD Ring
SBO1_AD	bxxxxxx1x	For SBo1, AD Ring
SBO0_BL	bxxxxx1xx	For SBo0, BL Ring
SBO1_BL	bxxxx1xxx	For SBo1, BL Ring



## TAD\_REQUESTS\_G0

• Title: HA Requests to a TAD Region - Group 0

Category: TAD EventsEvent Code: 0x1b

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 0 to 7. This event is useful for understanding how applications are using the memory that is spread across the different memory regions.

#### Table 2-97. Unit Masks for TAD\_REQUESTS\_G0

Extension	umask [15:8]	Description
REGION0	b00000001	TAD Region 0 Filters request made to TAD Region 0
REGION1	b00000010	TAD Region 1 Filters request made to TAD Region 1
REGION2	b00000100	TAD Region 2 Filters request made to TAD Region 2
REGION3	b00001000	TAD Region 3 Filters request made to TAD Region 3
REGION4	b00010000	TAD Region 4 Filters request made to TAD Region 4
REGION5	b00100000	TAD Region 5 Filters request made to TAD Region 5
REGION6	b01000000	TAD Region 6 Filters request made to TAD Region 6
REGION7	b10000000	TAD Region 7 Filters request made to TAD Region 7

#### TAD\_REQUESTS\_G1

• Title: HA Requests to a TAD Region - Group 1

Category: TAD EventsEvent Code: 0x1c

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of HA requests to a given TAD region. There are up to 11 TAD (target address decode) regions in each home agent. All requests destined for the memory controller must first be decoded to determine which TAD region they are in. This event is filtered based on the TAD region ID, and covers regions 8 to 10. This event is useful for understanding how applications are using the memory that is spread across the different memory regions.

#### Table 2-98. Unit Masks for TAD\_REQUESTS\_G1

Extension	umask [15:8]	Description
REGION8	b00000001	TAD Region 8 Filters request made to TAD Region 8
REGION9	b0000010	TAD Region 9 Filters request made to TAD Region 9



#### Table 2-98. Unit Masks for TAD\_REQUESTS\_G1

Extension	umask [15:8]	Description
REGION10	b00000100	TAD Region 10 Filters request made to TAD Region 10
REGION11	b00001000	TAD Region 11 Filters request made to TAD Region 11

## TRACKER\_CYCLES\_FULL

Title: Tracker Cycles FullCategory: TRACKER Events

• Event Code: 0x02

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the local HA tracker pool is completely used. This can be used with edge detect to identify the number of situations when the pool became fully utilized. This should not be confused with RTID credit usage -- which must be tracked inside each cbo individually -- but represents the actual tracker buffer structure. In other words, the system could be starved for RTIDs but not fill up the HA trackers. HA trackers are allocated as soon as a request enters the HA and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.

## Table 2-99. Unit Masks for TRACKER\_CYCLES\_FULL

Extension	umask [15:8]	Description
GP	bxxxxxx1	Cycles GP Completely Used Counts the number of cycles when the general purpose (GP) HA tracker pool (HT) is completely used. It will not return valid count when BT is disabled.
ALL	bxxxxx1x	Cycles Completely Used Counts the number of cycles when the HA tracker pool (HT) is completely used including reserved HT entries. It will not return valid count when BT is disabled.

#### TRACKER\_CYCLES\_NE

Title: Tracker Cycles Not EmptyCategory: TRACKER Events

• Event Code: 0x03

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the local HA tracker pool is not empty. This can be used with edge detect to identify the number of situations when the pool became empty. This should not be confused with RTID credit usage -- which must be tracked inside each cbo individually -- but represents the actual tracker buffer structure. In other words, this buffer could be completely empty, but there may still be credits in use by the CBos. This stat can be used in conjunction with the occupancy accumulation stat in order to calculate average queue occupancy. HA trackers are allocated as soon as a request enters the HA if an HT (Home Tracker) entry is available and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.



#### Table 2-100. Unit Masks for TRACKER\_CYCLES\_NE

Extension	umask [15:8]	Description
LOCAL	bxxxxxxx1	Local Requests This filter includes only requests coming from the local socket.
REMOTE	bxxxxxx1x	Remote Requests This filter includes only requests coming from remote sockets.
ALL	b00000011	All Requests Requests coming from both local and remote sockets.

#### TRACKER\_OCCUPANCY

• Title: Tracker Occupancy Accumulator

• Category: TRACKER Events

• Event Code: 0x04

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the occupancy of the local HA tracker pool in every cycle. This can be used in conjunction with the "not empty" stat to calculate average queue occupancy or the "allocations" stat in order to calculate average queue latency. HA trackers are allocated as soon as a request enters the HA if a HT (Home Tracker) entry is available and is released after the snoop response and data return (or post in the case of a write) and the response is returned on the ring.

#### Table 2-101. Unit Masks for TRACKER\_OCCUPANCY

Extension	umask [15:8]	Description
READS_LOCAL	bxxxxx1xx	Local Read Requests
READS_REMOTE	bxxxx1xxx	Remote Read Requests
WRITES_LOCAL	bxxx1xxxx	Local Write Requests
WRITES_REMOTE	bxx1xxxxx	Remote Write Requests
INVITOE_LOCAL	bx1xxxxxx	Local InvItoE Requests
INVITOE_REMOTE	b1xxxxxxx	Remote InvItoE Requests

## TRACKER\_PENDING\_OCCUPANCY

• Title: Data Pending Occupancy Accumulator

• Category: TRACKER Events

• Event Code: 0x05

• Max. Inc/Cyc: 127, Register Restrictions: 0-3

• **Definition:** Accumulates the number of transactions that have data from the memory controller until they get scheduled to the Egress. This can be used to calculate the queuing latency for two things. (1) If the system is waiting for snoops, this will increase. (2) If the system can't schedule to the Egress because of either (a) Egress Credits or (b) QPI BL IGR credits for remote requests.

#### Table 2-102. Unit Masks for TRACKER\_PENDING\_OCCUPANCY

Extension	umask [15:8]	Description
LOCAL	b00000001	Local Requests This filter includes only requests coming from the local socket.
REMOTE	b00000010	Remote Requests This filter includes only requests coming from remote sockets.



## TxR\_AD\_CYCLES\_FULL

Title: AD Egress FullCategory: EGRESS Events

• Event Code: 0x2a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition: AD Egress Full

#### Table 2-103. Unit Masks for TxR\_AD\_CYCLES\_FULL

Extension	umask [15:8]	Description
SCHED0	bxxxxxxx1	Scheduler 0 Filter for cycles full from scheduler bank 0
SCHED1	bxxxxxx1x	Scheduler 1 Filter for cycles full from scheduler bank 1
ALL	bxxxxxx11	All Cycles full from both schedulers

#### TxR\_AK

• Title: Outbound Ring Transactions on AK

• Category: OUTBOUND\_TX Events

• Event Code: 0x0e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

## TxR\_AK\_CYCLES\_FULL

Title: AK Egress FullCategory: EGRESS Events

• Event Code: 0x32

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** AK Egress Full

#### Table 2-105. Unit Masks for TxR\_AK\_CYCLES\_FULL

Extension	umask [15:8]	Description
SCHED0	bxxxxxxx1	Scheduler 0 Filter for cycles full from scheduler bank 0
SCHED1	bxxxxxx1x	Scheduler 1 Filter for cycles full from scheduler bank 1
ALL	bxxxxxx11	All Cycles full from both schedulers

#### TxR\_BL

• Title: Outbound DRS Ring Transactions to Cache

• Category: OUTBOUND TX Events

• Event Code: 0x10

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of DRS messages sent out on the BL ring. This can be filtered by the destination.



#### Table 2-106. Unit Masks for TxR\_BL

Extension	umask [15:8]	Description
DRS_CACHE	bxxxxxxx1	Data to Cache Filter for data being sent to the cache.
DRS_CORE	bxxxxxx1x	Data to Core Filter for data being sent directly to the requesting core.
DRS_QPI	bxxxxx1xx	Data to Intel <sup>®</sup> QPI Filter for data being sent to a remote socket over Intel QPI.

#### TxR\_BL\_CYCLES\_FULL

• Title: BL Egress Full

• Category: EGRESS Events

• Event Code: 0x36

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** BL Egress Full

#### Table 2-107. Unit Masks for TxR\_BL\_CYCLES\_FULL

Extension	umask [15:8]	Description
SCHED0	bxxxxxxx1	Scheduler 0 Filter for cycles full from scheduler bank 0
SCHED1	bxxxxxx1x	Scheduler 1 Filter for cycles full from scheduler bank 1
ALL	bxxxxxx11	All Cycles full from both schedulers

#### TxR\_BL\_OCCUPANCY

Title: BL Egress OccupancyCategory: BL\_EGRESS Events

• Event Code: 0x34

• Max. Inc/Cyc: 20, Register Restrictions: 0-3

• **Definition:** BL Egress Occupancy

#### TxR\_STARVED

Title: Injection StarvationCategory: EGRESS Events

• Event Code: 0x6d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts injection starvation. This starvation is triggered when the Egress cannot send a transaction onto the ring for a long period of time.

## Table 2-109. Unit Masks for TxR\_STARVED

Extension	umask [15:8]	Description
AK	bxxxxxxx1	For AK Ring
BL	bxxxxxx1x	For BL Ring



## WPQ\_CYCLES\_NO\_REG\_CREDITS

• Title: HA iMC CHN0 WPQ Credits Empty - Regular

• Category: WPQ\_CREDITS Events

• Event Code: 0x18

• Max. Inc/Cyc: 4, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when there are no "regular" credits available for posting writes from the HA into the iMC. In order to send writes into the memory controller, the HA must first acquire a credit for the iMC's WPQ (write pending queue). This queue is broken into regular credits/buffers that are used by general writes, and "special" requests such as ISOCH writes. This count only tracks the regular credits. Common high bandwidth workloads should be able to make use of all of the regular buffers, but it will be difficult (and uncommon) to make use of both the regular and special buffers at the same time. One can filter based on the memory controller channel. One or more channels can be tracked at a given time.

Table 2-110. Unit Masks for WPQ\_CYCLES\_NO\_REG\_CREDITS

Extension	umask [15:8]	Description
CHN0	ь00000001	Channel 0 Filter for memory controller channel 0 only.
CHN1	ь00000010	Channel 1 Filter for memory controller channel 1 only.
CHN2	b00000100	Channel 2 Filter for memory controller channel 2 only.
CHN3	b00001000	Channel 3 Filter for memory controller channel 3 only.

## 2.6 Memory Controller (IMC) Performance Monitoring

The Intel Xeon Processor E5 and E7 v3 family integrated Memory Controller provides the interface to DRAM and communicates to the rest of the Uncore through the Home Agent (i.e. the IMC does not connect to the Ring).

In conjunction with the HA, the memory controller also provides a variety of RAS features, such as ECC, lockstep, memory access retry, memory scrubbing, thermal throttling, mirroring, and rank sparing.

#### 2.6.1 Functional Overview

The memory controller is the interface between the home Home Agent (HA) and DRAM, translating read and write commands into specific memory commands and schedules them with respect to memory timing. The other main function of the memory controller is advanced ECC support.

Because of the data path affinity to the HA data path, the HA is paired with the memory controller.

The Intel Xeon Processor E5 and E7 v3 family supports up to 4 or 8 channels of DDR respectively. The number of DIMMs per channel depends on the speed it is running and the processor type.

A selection of IMC functionality that performance monitoring provides some insight into:



- Supports up to 16 ranks per channel with 8 independent banks per rank.
- ECC support (correct any error within a x4 device)
- ISOCH
- Demand and Patrol Scrubbing support (Intel Xeon processor E5-2600 v3 product family only)
- Support for LR-DIMMs (load reduced) for a buffered memory solution demanding higher capacity memory subsytems.

## 2.6.2 IMC Performance Monitoring Overview

The IMC supports event monitoring through four 48-bit wide counters (MC\_CHy\_PCI\_PMON\_CTR{3:0}) and one fixed counter (MC\_CHy\_PCI\_PMON\_FIXED\_CTR) for each DRAM channel (of which there are 4 in Intel Xeon Processor E5 and E7 v3 family) the MC is attached to. Each of these counters can be programmed (MC\_CHy\_PCI\_PMON\_CTL{3:0}) to capture any MC event. The MC counters will increment by a maximum of 8b per cycle.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

# 2.6.2.1 IMC PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from an MC performance counter, the overflow bit is set at the box level (MC\_CHy\_PCI\_PMON\_BOX\_STATUS.ov). If the counter is enabled to communicate the overflow (MC\_CHy\_PCI\_PMON\_CTL.ov\_en is set to 1), an overflow message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_m bit corresponding to the MC generating the overflow is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register - Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in MC\_CHy\_PCI\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_mn to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been cleared, the MC is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.



109

## 2.6.3 IMC Performance Monitors

**Table 2-111. IMC Performance Monitoring Registers (PCICFG)** 

Register Name	PCICFG Address	Size (bits)	Description
PCICFG Base Address	Dev:Func DeviceID		
MC0 Channel 0 PMON Registers	D20:F0 0x2FB4		
MC0 Channel 1 PMON Registers	D20:F1 0x2FB5		
MC0 Channel 2 PMON Registers	D21:F0 0x2FB0		
MC0 Channel 3 PMON Registers	D21:F1 0x2FB1		
MC1 Channel 0 PMON Registers	D23:F0 0x2FD4		
MC1 Channel 1 PMON Registers	D23:F1 0x2FD5		
MC1 Channel 2 PMON Registers	D24:F0 0x2FD0		
MC1 Channel 3 PMON Registers	D24:F1 0x2FD1		
Box-Level Control/Status			
MC_CHy_PCI_PMON_BOX_STATUS	F8	32	MC Channel y PMON Box-Wide Status
MC_CHy_PCI_PMON_BOX_CTL	F4	32	MC Channel y PMON Box-Wide Control
Generic Counter Control			
MC_CHy_PCI_PMON_FIXED_CTL	F0	32	MC Channel y PMON Control for Fixed Counter
MC_CHy_PCI_PMON_CTL3	E4	32	MC Channel y PMON Control for Counter 3
MC_CHy_PCI_PMON_CTL2	E0	32	MC Channel y PMON Control for Counter 2
MC_CHy_PCI_PMON_CTL1	DC	32	MC Channel y PMON Control for Counter 1
MC_CHy_PCI_PMON_CTL0	D8	32	MC Channel y PMON Control for Counter 0
Generic Counters			
MC_CHy_PCI_PMON_FIXED_CTR	D4+D0	32x2	MC Channel y PMON Fixed Counter
MC_CHy_PCI_PMON_CTR3	BC+B8	32x2	MC Channel y PMON Counter 3
MC_CHy_PCI_PMON_CTR2	B4+B0	32x2	MC Channel y PMON Counter 2
MC_CHy_PCI_PMON_CTR1	AC+A8	32x2	MC Channel y PMON Counter 1
MC_CHy_PCI_PMON_CTR0	A4+A0	32x2	MC Channel y PMON Counter 0



#### 2.6.3.1 MC Box Level PMON State

The following registers represent the state governing all box-level PMUs in the MC Boxes.

In the case of the MC, the MC\_CHy\_PCI\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the MC Box PMON registers, the corresponding bit in the MC\_CHy\_PCI\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of '1' to them (which will clear the bits).

#### Table 2-112. MC\_CHy\_PCI\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:18	RV	0	Ignored
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.
ig	15:9	RV	0	Ignored
frz	8	WO	0	Freeze.  If set to 1 the counters in this box will be frozen.
ig	7:2	RV	0	Ignored
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control. When set to 1, the Counter Control Registers will be reset to 0.

### Table 2-113. MC\_CHy\_PCI\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:6	RV	0	Ignored
rsv	5	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov	4:0	RW1C	0	If an overflow is detected from the corresponding MC_CHy_PCI_PMON_CTR register, it's overflow bit will be set. NOTE: Write of '1' will clear the bit.  Bit 4 -overflow for *_PMON_CTR4 Bit 1 -overflow for *_PMON_CTR1 Bit 0 -overflow for the fixed counter

### 2.6.3.2 MC PMON state - Counter/Control Pairs

The following table defines the layout of the MC performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).



Table 2-114. MC\_CHy\_PCI\_PMON\_CTL{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.
				<ul><li>0 - comparison will be 'is event increment &gt;= threshold?'.</li><li>1 - comparison is inverted - 'is event increment &lt; threshold?'</li></ul>
				NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.
rsv	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (MC_CHy_PCI_PMON_BOX_STATUS.ov) and an overflow is sent on the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this MC will be set in U_MSR_PMON_GLOBAL_STATUS.ov_m{1,0}.
ig	19	RV	0	Ignored
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

All MC performance monitor data registers are 48-bit wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (refer to Section 2.1.1, "Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

This is a counter that always tracks the number of DRAM clocks (dclks - half of DDR speed) in the IMC. The dclk never changes frequency (on a given system), and therefore is a good measure of wall clock (unlike the Uncore clock which can change frequency based on system load). This clock is generally a bit slower than the uclk ( $\sim$ 800MHz to  $\sim$ 1.066GHz) and therefore has less fidelity.



### Table 2-115. MC\_CHy\_PCI\_PMON\_FIXED\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:24	RV	0	Ignored
invert	23	RW-V	0	Invert comparison against Threshold.  0 - comparison will be 'is event increment >= threshold?'.  1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.
rsv	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, a PMI exception is sent to the UBox.
rst	19	WO	0	When set to 1, the corresponding counter will be cleared to 0.
ig	18:0	RV	0	Ignored

### Table 2-116. MC\_CHy\_PCI\_PMON\_CTR{FIXED,3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	63:48	RV	0	Ignored
event_count	47:0	RW-V	0	48-bit performance event counter

### 2.6.4 IMC Performance Monitoring Events

A sampling of events available for monitoring in the IMC:

- Translated commands: Various Read and Write CAS commands
- Memory commands: CAS, Precharge, Refresh, Preemptions, etc,
- Page hits and page misses.
- Page Closing Events
- **Control of power consumption**: Thermal Throttling by Rank, Time spent in CKE ON mode, etc.

#### Internal IMC Queues:

 $\mbox{\bf RPQ}$  - Read Pending Queue. NOTE: HA also tracks some information related to the IMC's RPQ.

**WPQ** - Write Pending Queue. NOTE: HA also tracks some information related to the IMC's WPQ.



# 2.6.5 iMC Box Events Ordered By Code

The following table summarizes the directly measured iMC Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
DCLOCKTICKS	0x00	0-3	1	DRAM Clockticks
ACT_COUNT	0x01	0-3	1	DRAM Activate Count
PRE_COUNT	0x02	0-3	1	DRAM Precharge commands.
CAS_COUNT	0x04	0-3	1	DRAM RD_CAS and WR_CAS Commands.
DRAM_REFRESH	0x05	0-3	1	Number of DRAM Refreshes Issued
DRAM_PRE_ALL	0x06	0-3	1	DRAM Precharge All Commands
MAJOR_MODES	0x07	0-3	1	Cycles in a Major Mode
PREEMPTION	0x08	0-3	1	Read Preemption Count
ECC_CORRECTABLE_ERRORS	0x09	0-3	1	ECC Correctable Errors
RPQ_INSERTS	0x10	0-3	1	Read Pending Queue Allocations
RPQ_CYCLES_NE	0x11	0-3	1	Read Pending Queue Not Empty
WPQ_CYCLES_NE	0x21	0-3	1	Write Pending Queue Not Empty
WPQ_CYCLES_FULL	0x22	0-3	1	Write Pending Queue Full Cycles
WPQ_READ_HIT	0x23	0-3	1	Write Pending Queue CAM Match
WPQ_WRITE_HIT	0x24	0-3	1	Write Pending Queue CAM Match
POWER_THROTTLE_CYCLES	0x41	0-3	1	Throttle Cycles for Rank 0
POWER_PCU_THROTTLING	0x42	0-3	1	
POWER_SELF_REFRESH	0x43	0-3	0	Clock-Enabled Self-Refresh
POWER_CKE_CYCLES	0x83	0-3	16	CKE_ON_CYCLES by Rank
POWER_CHANNEL_DLLOFF	0x84	0-3	1	Channel DLLOFF Cycles
POWER_CHANNEL_PPD	0x85	0-3	4	Channel PPD Cycles
POWER_CRITICAL_THROTTLE_CYCL ES	0x86	0-3	1	Critical Throttle Cycles
VMSE_WR_PUSH	0x90	0-3	1	VMSE WR PUSH issued
VMSE_MXB_WR_OCCUPANCY	0x91	0-3	32	VMSE MXB write buffer occupancy
RD_CAS_PRIO	0xa0	0-3	1	
BYP_CMDS	0xa1	0-3	1	
RD_CAS_RANK0	0xb0	0-3	1	RD_CAS Access to Rank 0
RD_CAS_RANK1	0xb1	0-3	1	RD_CAS Access to Rank 1
RD_CAS_RANK2	0xb2	0-3	1	RD_CAS Access to Rank 2
RD_CAS_RANK4	0xb4	0-3	1	RD_CAS Access to Rank 4
RD_CAS_RANK5	0xb5	0-3	1	RD_CAS Access to Rank 5
RD_CAS_RANK6	0xb6	0-3	1	RD_CAS Access to Rank 6
RD_CAS_RANK7	0xb7	0-3	1	RD_CAS Access to Rank 7
WR_CAS_RANK0	0xb8	0-3	1	WR_CAS Access to Rank 0
WR_CAS_RANK1	0xb9	0-3	1	WR_CAS Access to Rank 1
WR_CAS_RANK2	0xba	0-3	1	WR_CAS Access to Rank 2
WR_CAS_RANK3	0xbb	0-3	1	WR_CAS Access to Rank 3
WR_CAS_RANK4	0xbc	0-3	1	WR_CAS Access to Rank 4



Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
WR_CAS_RANK5	0xbd	0-3	1	WR_CAS Access to Rank 5
WR_CAS_RANK6	0xbe	0-3	1	WR_CAS Access to Rank 6
WR_CAS_RANK7	0xbf	0-3	1	WR_CAS Access to Rank 7
WMM_TO_RMM	0xc0	0-3	1	Transition from WMM to RMM because of low threshold
WRONG_MM	0xc1	0-3	1	Not getting the requested Major Mode

# 2.6.6 iMC Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from iMC Box events.

	T
Symbol Name: Definition	Equation
MEM_BW_READS: Memory bandwidth consumed by reads. Expressed in bytes.	(CAS_COUNT.RD * 64)
MEM_BW_TOTAL: Total memory bandwidth. Expressed in bytes.	MEM_BW_READS + MEM_BW_WRITES
MEM_BW_WRITES:    Memory bandwidth consumed by writes    Expressed in bytes.	(CAS_COUNT.WR * 64)
PCT_CYCLES_CRITICAL_THROTTLE: The percentage of cycles all DRAM ranks in critical thermal throttling	POWER_CRITICAL_THROTTLE_CYCLES / MC_Chy_PCI_PMON_CTR_FIXED
PCT_CYCLES_DLLOFF: The percentage of cycles all DRAM ranks in CKE slow (DLOFF) mode	POWER_CHANNEL_DLLOFF / MC_Chy_PCI_PMON_CTR_FIXED
PCT_CYCLES_DRAM_RANKx_IN_CKE: The percentage of cycles DRAM rank (x) spent in CKE ON mode.	POWER_CKE_CYCLES.RANKx / MC_Chy_PCI_PMON_CTR_FIXED
PCT_CYCLES_DRAM_RANKx_IN_THR: The percentage of cycles DRAM rank (x) spent in thermal throttling.	POWER_THROTTLE_CYCLES.RANKx / MC_Chy_PCI_PMON_CTR_FIXED
PCT_CYCLES_PPD: The percentage of cycles all DRAM ranks in PPD mode	POWER_CHANNEL_PPD / MC_Chy_PCI_PMON_CTR_FIXED
PCT_CYCLES_SELF_REFRESH: The percentage of cycles Memory is in self refresh power mode	POWER_SELF_REFRESH / MC_Chy_PCI_PMON_CTR_FIXED
PCT_RD_REQUESTS: Percentage of read requests from total requests.	RPQ_INSERTS / (RPQ_INSERTS + WPQ_INSERTS)
PCT_REQUESTS_PAGE_EMPTY: Percentage of memory requests that resulted in Page Empty	(ACT_COUNT - PRE_COUNT.PAGE_MISS)/ (CAS_COUNT.RD + CAS_COUNT.WR)
PCT_REQUESTS_PAGE_HIT: Percentage of memory requests that resulted in Page Hits	1 - (PCT_REQUESTS_PAGE_EMPTY + PCT_REQUESTS_PAGE_MISS)
PCT_REQUESTS_PAGE_MISS: Percentage of memory requests that resulted in Page Misses	PRE_COUNT.PAGE_MISS / (CAS_COUNT.RD + CAS_COUNT.WR)
PCT_WR_REQUESTS: Percentage of write requests from total requests.	WPQ_INSERTS / (RPQ_INSERTS + WPQ_INSERTS)



### 2.6.7 iMC Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the iMC Box.

### ACT\_COUNT

Title: DRAM Activate Count
Category: ACT Events
Event Code: 0x01

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.

### Table 2-117. Unit Masks for ACT\_COUNT

Extension	umask [15:8]	Description
RD	bxxxxxxx1	Activate due to Read
WR	bxxxxxx1x	Activate due to Write
ВҮР	bxxxx1xxx	Activate due to Write

### **BYP\_CMDS**

• Title:

• Category: BYPASS Command Events

• Event Code: 0xa1

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-118. Unit Masks for BYP\_CMDS

Extension	umask [15:8]	Description
ACT	bxxxxxxx1	ACT command issued by 2 cycle bypass
CAS	bxxxxxx1x	CAS command issued by 2 cycle bypass
PRE	bxxxxx1xx	PRE command issued by 2 cycle bypass

### CAS\_COUNT

• Title: DRAM RD\_CAS and WR\_CAS Commands.

Category: PRE EventsEvent Code: 0x04

Max. Inc/Cyc: 1, Register Restrictions: 0-3
 Definition: DRAM RD CAS and WR CAS Commands



### Table 2-119. Unit Masks for CAS\_COUNT

Extension	umask [15:8]	Description
RD_REG	bxxxxxx1	All DRAM RD_CAS (w/ and w/out auto-pre) Counts the total number or DRAM Read CAS commands issued on this channel. This includes both regular RD CAS commands as well as those with implicit Precharge. AutoPre is only used in systems that are using closed page policy. We do not filter based on major mode, as RD_CAS is not issued during WMM (with the exception of underfills).
RD_UNDERFILL	bxxxxx1x	Underfill Read Issued Counts the number of underfill reads that are issued by the memory controller. This will generally be about the same as the number of partial writes, but may be slightly less because of partials hitting in the WPQ. While it is possible for underfills to be issued in both WMM and RMM, this event counts both.
RD	b00000011	All DRAM Reads (RD_CAS + Underfills) Counts the total number of DRAM Read CAS commands issued on this channel (including underfills).
WR_WMM	bxxxxx1xx	DRAM WR_CAS (w/ and w/out auto-pre) in Write Major Mode Counts the total number or DRAM Write CAS commands issued on this channel while in Write-Major-Mode.
WR_RMM	bxxxx1xxx	DRAM WR_CAS (w/ and w/out auto-pre) in Read Major Mode Counts the total number of Opportunistic" DRAM Write CAS commands issued on this channel while in Read-Major-Mode.
WR	b00001100	All DRAM WR_CAS (both Modes) Counts the total number of DRAM Write CAS commands issued on this channel.
ALL	b00001111	All DRAM WR_CAS (w/ and w/out auto-pre) Counts the total number of DRAM CAS commands issued on this channel.
RD_WMM	bxxx1xxxx	Read CAS issued in WMM
RD_RMM	bxx1xxxxx	Read CAS issued in RMM

### **DCLOCKTICKS**

Title: DRAM Clockticks
Category: DCLK Events
Event Code: 0x00

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### DRAM\_PRE\_ALL

Title: DRAM Precharge All CommandsCategory: DRAM\_PRE\_ALL Events

• Event Code: 0x06

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times that the precharge all command was sent.

### DRAM\_REFRESH

• **Title:** Number of DRAM Refreshes Issued • **Category:** DRAM\_REFRESH Events

• Event Code: 0x05

• Max. Inc/Cyc: 1, Register Restrictions: 0-3 • Definition: Counts the number of refreshes issued.



Table 2-120. Unit Masks for DRAM\_REFRESH

Extension	umask [15:8]	Description
PANIC	bxxxxxx1x	
HIGH	bxxxxx1xx	

### **ECC\_CORRECTABLE\_ERRORS**

Title: ECC Correctable ErrorsCategory: ECC Events

• Event Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of ECC errors detected and corrected by the iMC on this channel. This counter is only useful with ECC DRAM devices. This count will increment one time for each correction regardless of the number of bits corrected. The iMC can correct up to 4 bit errors in independent channel mode and 8 bit errors in lockstep mode.

#### MAJOR\_MODES

Title: Cycles in a Major ModeCategory: MAJOR MODES Events

• Event Code: 0x07

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the total number of cycles spent in a major mode (selected by a filter) on the given channel. Major modes are channel-wide, and not a per-rank (or DIMM or bank) mode.

Table 2-121. Unit Masks for MAJOR\_MODES

Extension	umask [15:8]	Description
READ	bxxxxxxx1	Read Major Mode Read Major Mode is the default mode for the iMC, as reads are generally more critical to forward progress than writes.
WRITE	bxxxxxx1x	Write Major Mode This mode is triggered when the WPQ hits high occupancy and causes writes to be higher priority than reads. This can cause blips in the available read bandwidth in the system and temporarily increase read latencies in order to achieve better bus utilizations and higher bandwidth.
PARTIAL	bxxxxx1xx	Partial Major Mode This major mode is used to drain starved underfill reads. Regular reads and writes are blocked and only underfill reads will be processed.
ISOCH	bxxxx1xxx	Isoch Major Mode We group these two modes together so that we can use four counters to track each of the major modes at one time. These major modes are used whenever there is an ISOCH txn in the memory controller. In these mode, only ISOCH transactions are processed.

### POWER\_CHANNEL\_DLLOFF

Title: Channel DLLOFF CyclesCategory: POWER Events

• Event Code: 0x84

• Max. Inc/Cyc: 1, Register Restrictions: 0-3



 Definition: Number of cycles when all the ranks in the channel are in CKE Slow (DLLOFF) mode.

• NOTE: IBT = Input Buffer Termination = Off

### POWER\_CHANNEL\_PPD

Title: Channel PPD CyclesCategory: POWER Events

• Event Code: 0x85

• Max. Inc/Cyc: 4, Register Restrictions: 0-3

• **Definition:** Number of cycles when all the ranks in the channel are in PPD mode. If IBT=off is enabled, then this can be used to count those cycles. If it is not enabled, then this can count the number of cycles when that could have been taken advantage of

• NOTE: IBT = Input Buffer Termination = On. ALL Ranks must be populated in order to measure

### POWER\_CKE\_CYCLES

• Title: CKE\_ON\_CYCLES by Rank

• Category: POWER Events

• Event Code: 0x83

• Max. Inc/Cyc: 16, Register Restrictions: 0-3

• **Definition:** Number of cycles spent in CKE ON mode. The filter allows you to select a rank to monitor. If multiple ranks are in CKE ON mode at one time, the counter will ONLY increment by one rather than doing accumulation. Multiple counters will need to be used to track multiple ranks simultaneously. There is no distinction between the different CKE modes (APD, PPDS, PPDF). This can be determined based on the system programming. These events should commonly be used with Invert to get the number of cycles in power saving mode. Edge Detect is also useful here. Make sure that you do NOT use Invert with Edge Detect (this just confuses the system and is not necessary).

#### Table 2-122. Unit Masks for POWER\_CKE\_CYCLES

Extension	umask [15:8]	Description
RANK0	b00000001	DIMM ID
RANK1	b00000010	DIMM ID
RANK2	b00000100	DIMM ID
RANK3	b00001000	DIMM ID
RANK4	b00010000	DIMM ID
RANK5	b00100000	DIMM ID
RANK6	b01000000	DIMM ID
RANK7	b10000000	DIMM ID

#### POWER\_CRITICAL\_THROTTLE\_CYCLES

Title: Critical Throttle CyclesCategory: POWER Events

• Event Code: 0x86

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the iMC is in critical thermal throttling. When this happens, all traffic is blocked. This should be rare unless something bad is going on in the platform. There is no filtering by rank for this event.



### POWER\_PCU\_THROTTLING

• Title:

• Category: POWER Events

• Event Code: 0x42

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

Definition:

#### POWER\_SELF\_REFRESH

• Title: Clock-Enabled Self-Refresh

• Category: POWER Events

• Event Code: 0x43

• Max. Inc/Cyc: 0, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the iMC is in self-refresh and the iMC still has a clock. This happens in some package C-states. For example, the PCU may ask the iMC to enter self-refresh even though some of the cores are still processing. Self-refresh is required during package C3 and C6, but there is no clock in the iMC at this time, so it is not possible to count these cases.

### POWER\_THROTTLE\_CYCLES

• **Title:** Throttle Cycles for Rank 0

• Category: POWER Events

• Event Code: 0x41

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles while the iMC is being throttled by either thermal constraints or by the PCU throttling. It is not possible to distinguish between the two. This can be filtered by rank. If multiple ranks are selected and are being throttled at the same time, the counter will only increment by 1.

Table 2-123. Unit Masks for POWER THROTTLE CYCLES

Extension	umask [15:8]	Description
RANKO	bxxxxxx1	DIMM ID Thermal throttling is performed per DIMM. We support 3 DIMMs per channel. This ID allows us to filter by ID.
RANK1	bxxxxxx1x	DIMM ID
RANK2	bxxxxx1xx	DIMM ID
RANK3	bxxxx1xxx	DIMM ID
RANK4	bxxx1xxxx	DIMM ID
RANK5	bxx1xxxxx	DIMM ID
RANK6	bx1xxxxxx	DIMM ID
RANK7	b1xxxxxxx	DIMM ID

### **PREEMPTION**

Title: Read Preemption CountCategory: PREEMPTION Events

• Event Code: 0x08

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times a read in the iMC preempts another read or write. Generally reads to an open page are issued ahead of requests to closed pages. This improves the page hit rate of the system. However, high priority requests can cause pages of active requests to be closed in order to get them out. This will reduce



### **Table 2-124. Unit Masks for PREEMPTION**

Extension	umask [15:8]	Description
RD_PREEMPT_RD	bxxxxxxx1	Read over Read Preemption Filter for when a read preempts another read.
RD_PREEMPT_WR	bxxxxxx1x	Read over Write Preemption Filter for when a read preempts a write.

### PRE\_COUNT

• Title: DRAM Precharge commands.

Category: PRE EventsEvent Code: 0x02

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition: Counts the number of DRAM Precharge commands sent on this channel.

### Table 2-125. Unit Masks for PRE\_COUNT

Extension	umask [15:8]	Description
PAGE_MISS	bxxxxxxx1	Precharges due to page miss Counts the number of DRAM Precharge commands sent on this channel as a result of page misses. This does not include explicit precharge commands sent with CAS commands in Auto-Precharge mode. This does not include PRE commands sent as a result of the page close counter expiration.
PAGE_CLOSE	bxxxxx1x	Precharge due to timer expiration Counts the number of DRAM Precharge commands sent on this channel as a result of the page close counter expiring. This does not include implicit precharge commands sent in auto-precharge mode.
RD	bxxxxx1xx	Precharge due to read
WR	bxxxx1xxx	Precharge due to write
ВҮР	bxxx1xxxx	Precharge due to bypass

### RD\_CAS\_PRIO

• Title:

Category: CAS EventsEvent Code: 0xa0

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-126. Unit Masks for RD\_CAS\_PRIO

Extension	umask [15:8]	Description
LOW	bxxxxxxx1	Read CAS issued with LOW priority
MED	bxxxxxx1x	Read CAS issued with MEDIUM priority
HIGH	bxxxxx1xx	Read CAS issued with HIGH priority
PANIC	bxxxx1xxx	Read CAS issued with PANIC NON ISOCH priority (starved)



121

### RD\_CAS\_RANKO

• Title: RD\_CAS Access to Rank 0

Category: CAS EventsEvent Code: 0xb0

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-127. Unit Masks for RD\_CAS\_RANKO

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### RD\_CAS\_RANK1

• Title: RD\_CAS Access to Rank 1

Category: CAS EventsEvent Code: 0xb1

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-128. Unit Masks for RD\_CAS\_RANK1

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2



### Table 2-128. Unit Masks for RD\_CAS\_RANK1

Extension	umask [15:8]	Description
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### RD\_CAS\_RANK2

• Title: RD\_CAS Access to Rank 2

Category: CAS EventsEvent Code: 0xb2

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-129. Unit Masks for RD\_CAS\_RANK2

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0

### RD\_CAS\_RANK4

• Title: RD\_CAS Access to Rank 4

Category: CAS EventsEvent Code: 0xb4

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:



123

Table 2-130. Unit Masks for RD\_CAS\_RANK4

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### RD\_CAS\_RANK5

• Title: RD\_CAS Access to Rank 5

Category: CAS EventsEvent Code: 0xb5

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-131. Unit Masks for RD\_CAS\_RANK5

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8



Table 2-131. Unit Masks for RD\_CAS\_RANK5

Extension	umask [15:8]	Description
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### RD\_CAS\_RANK6

• Title: RD\_CAS Access to Rank 6

Category: CAS EventsEvent Code: 0xb6

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-132. Unit Masks for RD\_CAS\_RANK6

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b0000001	Bank 1
BANK2	b0000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)



Table 2-132. Unit Masks for RD\_CAS\_RANK6

Extension	umask [15:8]	Description
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### RD\_CAS\_RANK7

• Title: RD\_CAS Access to Rank 7

Category: CAS EventsEvent Code: 0xb7

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-133. Unit Masks for RD\_CAS\_RANK7

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### RPQ\_CYCLES\_NE

• Title: Read Pending Queue Not Empty

Category: RPQ EventsEvent Code: 0x11

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the Read Pending Queue is not empty. This can then be used to calculate the average occupancy (in conjunction with the Read Pending Queue Occupancy count). The RPQ is used to schedule reads out to the



memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This filter is to be used in conjunction with the occupancy filter so that one can correctly track the average occupancies for schedulable entries and scheduled requests.

### **RPQ\_INSERTS**

• Title: Read Pending Queue Allocations

Category: RPQ EventsEvent Code: 0x10

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of allocations into the Read Pending Queue. This queue is used to schedule reads out to the memory controller and to track the requests. Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after the CAS command has been issued to memory. This includes both ISOCH and non-ISOCH requests.

#### VMSE\_MXB\_WR\_OCCUPANCY

• Title: VMSE MXB write buffer occupancy

Category: VMSE EventsEvent Code: 0x91

• Max. Inc/Cyc: 32, Register Restrictions: 0-3

• Definition:

#### VMSE\_WR\_PUSH

Title: VMSE WR PUSH issued
Category: VMSE Events
Event Code: 0x90

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-134. Unit Masks for VMSE\_WR\_PUSH

Extension	umask [15:8]	Description
WMM	bxxxxxxx1	VMSE write PUSH issued in WMM
RMM	bxxxxxx1x	VMSE write PUSH issued in RMM

#### WMM TO RMM

• Title: Transition from WMM to RMM because of low threshold

• Category: MAJOR\_MODES Events

• Event Code: 0xc0

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

Definition:



Table 2-135. Unit Masks for WMM\_TO\_RMM

Extension	umask [15:8]	Description
LOW_THRESH	bxxxxxxx1	Transition from WMM to RMM because of starve counter
STARVE	bxxxxxx1x	
VMSE_RETRY	bxxxxx1xx	

### WPQ\_CYCLES\_FULL

• Title: Write Pending Queue Full Cycles

Category: WPQ EventsEvent Code: 0x22

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the Write Pending Queue is full. When the WPQ is full, the HA will not be able to issue any additional read requests into the iMC. This count should be similar count in the HA which tracks the number of cycles that the HA has no WPQ credits, just somewhat smaller to account for the credit return overhead.

### WPQ\_CYCLES\_NE

• Title: Write Pending Queue Not Empty

Category: WPQ EventsEvent Code: 0x21

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the Write Pending Queue is not empty. This can then be used to calculate the average queue occupancy (in conjunction with the WPQ Occupancy Accumulation count). The WPQ is used to schedule write out to the memory controller and to track the writes. Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the HA to the iMC. They deallocate after being issued to DRAM. Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have "posted" to the iMC. This is not to be confused with actually performing the write to DRAM. Therefore, the average latency for this queue is actually not useful for deconstruction intermediate write latencies.

#### WPQ\_READ\_HIT

• Title: Write Pending Queue CAM Match

Category: WPQ EventsEvent Code: 0x23

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times a request hits in the WPQ (write-pending queue). The iMC allows writes and reads to pass up other writes to different addresses. Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address. When reads hit, they are able to directly pull their data from the WPQ instead of going to memory. Writes that hit will overwrite the existing data. Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.

#### WPQ\_WRITE\_HIT

• Title: Write Pending Queue CAM Match

Category: WPQ EventsEvent Code: 0x24

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times a request hits in the WPQ (write-pending queue). The iMC allows writes and reads to pass up other writes to different



addresses. Before a read or a write is issued, it will first CAM the WPQ to see if there is a write pending to that address. When reads hit, they are able to directly pull their data from the WPQ instead of going to memory. Writes that hit will overwrite the existing data. Partial writes that hit will not need to do underfill reads and will simply update their relevant sections.

### WRONG\_MM

• Title: Not getting the requested Major Mode

• Category: MAJOR\_MODES Events

• Event Code: 0xc1

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### WR\_CAS\_RANKO

• Title: WR\_CAS Access to Rank 0

Category: CAS EventsEvent Code: 0xb8

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-136. Unit Masks for WR\_CAS\_RANKO

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)



### WR\_CAS\_RANK1

• Title: WR\_CAS Access to Rank 1

Category: CAS EventsEvent Code: 0xb9

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-137. Unit Masks for WR\_CAS\_RANK1

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### WR\_CAS\_RANK2

• Title: WR\_CAS Access to Rank 2

Category: CAS EventsEvent Code: 0xba

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### WR\_CAS\_RANK3

• Title: WR\_CAS Access to Rank 3

Category: CAS EventsEvent Code: 0xbb

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:



### WR\_CAS\_RANK4

• Title: WR\_CAS Access to Rank 4

Category: CAS EventsEvent Code: 0xbc

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-140. Unit Masks for WR\_CAS\_RANK4

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### WR\_CAS\_RANK5

• Title: WR\_CAS Access to Rank 5

Category: CAS EventsEvent Code: 0xbd

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

### Table 2-141. Unit Masks for WR\_CAS\_RANK5

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2



Table 2-141. Unit Masks for WR\_CAS\_RANK5

Extension	umask [15:8]	Description
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)

### WR\_CAS\_RANK6

• Title: WR\_CAS Access to Rank 6

Category: CAS EventsEvent Code: 0xbe

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-142. Unit Masks for WR\_CAS\_RANK6

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12



### Table 2-142. Unit Masks for WR\_CAS\_RANK6

Extension	umask [15:8]	Description			
BANK13	b00001101	Bank 13			
BANK14	b00001110	Bank 14			
BANK15	b00001111	Bank 15			
ALLBANKS	b00010000	All Banks			
BANKG0	b00010001	Bank Group 0 (Banks 0-3)			
BANKG1	b00010010	Bank Group 1 (Banks 4-7)			
BANKG2	b00010011	Bank Group 2 (Banks 8-11)			
BANKG3	b00010100	Bank Group 3 (Banks 12-15)			

### WR\_CAS\_RANK7

• Title: WR\_CAS Access to Rank 7

Category: CAS EventsEvent Code: 0xbf

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Definition:

Table 2-143. Unit Masks for WR\_CAS\_RANK7

Extension	umask [15:8]	Description
BANK0	b00000000	Bank 0
BANK1	b00000001	Bank 1
BANK2	b00000010	Bank 2
BANK3	b00000011	Bank 3
BANK4	b00000100	Bank 4
BANK5	b00000101	Bank 5
BANK6	b00000110	Bank 6
BANK7	b00000111	Bank 7
BANK8	b00001000	Bank 8
BANK9	b00001001	Bank 9
BANK10	b00001010	Bank 10
BANK11	b00001011	Bank 11
BANK12	b00001100	Bank 12
BANK13	b00001101	Bank 13
BANK14	b00001110	Bank 14
BANK15	b00001111	Bank 15
ALLBANKS	b00010000	All Banks
BANKG0	b00010001	Bank Group 0 (Banks 0-3)
BANKG1	b00010010	Bank Group 1 (Banks 4-7)
BANKG2	b00010011	Bank Group 2 (Banks 8-11)
BANKG3	b00010100	Bank Group 3 (Banks 12-15)



# 2.7 IRP Performance Monitoring

IRP is responsible for maintaining coherency for IIO traffic that needs to be coherent (e.g. cross-socket P2P).

### 2.7.1 IRP Performance Monitoring Overview

The IRP Box supports event monitoring through two sets of two 48b wide counters (IRP $\{0,1\}$ \_PCI\_PMON\_CTR/CTL $\{1:0\}$ ). Each of these four counters can be programmed to count any IRP event. The IRP counters can increment by a maximum of 7b per cycle.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

# 2.7.1.1 IRP PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from an IRP performance counter, the overflow bit is set at the box level (IRP\_PCI\_PMON\_BOX\_STATUS.ov). If the counter is enabled to communicate the overflow (IRP\_PCI\_PMON\_CTL.ov\_en is set to 1), an overflow message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_i bit is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register – Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in IRP\_PCI\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_i to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been cleared, the IRP is prepared for a new sample interval. Once the global controls have been reenabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.

### 2.7.2 IRP Performance Monitors

Table 2-144. IRP Performance Monitoring Registers (PCICFG) (Sheet 1 of 2)

Register Name	PCICFG Address	Size (bits)	Description
PCICFG Base Address	Dev:Func DeviceID		
IRP PMON Registers	D5:F6 0x2F39		
Box-Level Control/Status			
IRP_PCI_PMON_BOX_STATUS	F8	32	IRP PMON Box-Wide Status
IRP_PCI_PMON_BOX_CTL	F4	32	IRP PMON Box-Wide Control
Generic Counter Control			



Table 2-144. IRP Performance Monitoring Registers (PCICFG) (Sheet 2 of 2)

Register Name	PCICFG Address	Size (bits)	Description
IRP1_PCI_PMON_CTL1	E4	32	IRP 1 PMON Control for Counter 1
IRP1_PCI_PMON_CTL0	E0	32	IRP 1 PMON Control for Counter 0
IRPO_PCI_PMON_CTL1	DC	32	IRP 0 PMON Control for Counter 1
IRPO_PCI_PMON_CTL0	D8	32	IRP 0 PMON Control for Counter 0
Generic Counters			
IRP1_PCI_PMON_CTR1	C0	64	IRP 1 PMON Counter 1
IRP1_PCI_PMON_CTR0	В8	64	IRP 1 PMON Counter 0
IRP0_PCI_PMON_CTR1	В0	64	IRP 0 PMON Counter 1
IRP0_PCI_PMON_CTR0	A0	64	IRP 0 PMON Counter 0

#### 2.7.2.1 IRP Box Level PMON State

The following registers represent the state governing all box-level PMUs in the IRP Box.

In the case of the IRP, the IRP\_PCI\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the IRP PMON registers, the corresponding bit in the IRP\_PCI\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).

Table 2-145. IRP\_PCI\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description	
rsv	31:18	RV	0	Ignored	
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.	
rsv	15:9	RV	0	Ignored	
frz	8	WO	0	Freeze. If set to 1 the counters in this box will be frozen.	
ig	7:2	RV	0	Ignored	
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.	
rst_ctrl	0	WO	0	Reset Control. When set to 1, the Counter Control Registers will be reset to 0.	



Table 2-146. IRP\_PCI\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:4	RV	0	Ignored
ov	3:0	RW1C	0	If an overflow is detected from the corresponding IRP_PCI_PMON_CTR register, it's overflow bit will be set. NOTE: Write of `1' will clear the bit.

### 2.7.2.2 IRP PMON state - Counter/Control Pairs

The following table defines the layout of the IRP performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).

Table 2-147. IRP\_PCI\_PMON\_CTL{3-0} Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description	
thresh	31:24	RW-V	0	Threshold used in counter comparison.	
invert	23	RW-V	0	Invert comparison against Threshold.	
				0 - comparison will be 'is event increment >= threshold?'. 1 - comparison is inverted - 'is event increment < threshold?'	
				NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge det is set to 1, the counter will increment when	
				a 1 to 0 transition (i.e. falling edge) is detected.	
en	22	RW-V	0	Local Counter Enable.	
rsv	21:20	RV	0	Reserved. SW must write to 0 else behavior is undefined.	
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (IRP_PCI_PMON_BOX_STATUS.ov) and an overflow is sent of the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this IRP will be set in U_MSR_PMON_GLOBAL_STATUS.ov_i	
ig	19	RV	0	Ignored	
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.	
				NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.	
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0. $ \\$	



### Table 2-147.IRP\_PCI\_PMON\_CTL{3-0} Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

The IRP performance monitor data registers are 48-bit wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (Section 2.1.1.1, "Freezing on Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

#### Table 2-148. IRP{0,1}\_PCI\_PMON\_CTR{1-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description		
ig	63:48	RV	0	Ignored		
event_count	47:0	RW-V	0	44-bit performance event counter		

### 2.7.3 IRP Performance Monitoring Events

IRP provides events to track information related to all the traffic passing through it's boundaries.

- Write Cache Occupancy
- Ingress/Egress Traffic by Ring Type
- Stalls awaiting Credits

### 2.7.4 IRP Box Events Ordered By Code

The following table summarizes the directly measured IRP Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
CLOCKTICKS	0x00	0-1	1	Clocks in the IRP
RxR_BL_DRS_INSERTS	0x01	0-1	1	BL Ingress Occupancy - DRS
RxR_BL_NCB_INSERTS	0x02	0-1	1	BL Ingress Occupancy - NCB
RxR_BL_NCS_INSERTS	0x03	0-1	1	BL Ingress Occupancy - NCS
RxR_BL_DRS_CYCLES_FULL	0x04	0-1	1	
RxR_BL_NCB_CYCLES_FULL	0x05	0-1	1	



Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
RxR_BL_NCS_CYCLES_FULL	0x06	0-1	1	
RxR_BL_DRS_OCCUPANCY	0x07	0-1	24	
RxR_BL_NCB_OCCUPANCY	0x08	0-1	24	
RxR_BL_NCS_OCCUPANCY	0x09	0-1	24	
RxR_AK_INSERTS	0x0a	0-1	1	AK Ingress Occupancy
TxR_REQUEST_OCCUPANCY	0x0d	0-1	1	Outbound Request Queue Occupancy
TxR_DATA_INSERTS_NCB	0x0e	0-1	1	Outbound Read Requests
TxR_DATA_INSERTS_NCS	0x0f	0-1	1	Outbound Read Requests
CACHE_TOTAL_OCCUPANCY	0x12	0-1	128	Total Write Cache Occupancy
COHERENT_OPS	0x13	0-1	1	Coherent Ops
MISC0	0x14	0-1	1	Misc Events - Set 0
MISC1	0x15	0-1	1	Misc Events - Set 1
TRANSACTIONS	0x16	0-1	1	Inbound Transaction Count
SNOOP_RESP	0x17	0-1	1	Snoop Responses
TxR_AD_STALL_CREDIT_CYCLES	0x18	0-1	1	No AD Egress Credit Stalls
TxR_BL_STALL_CREDIT_CYCLES	0x19	0-1	1	No BL Egress Credit Stalls

### 2.7.5 IRP Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the IRP Box.

### CACHE\_TOTAL\_OCCUPANCY

Title: Total Write Cache OccupancyCategory: WRITE CACHE Events

• Event Code: 0x12

• Max. Inc/Cyc: 128, Register Restrictions: 0-1

• **Definition:** Accumulates the number of reads and writes that are outstanding in the uncore in each cycle. This is effectively the sum of the READ\_OCCUPANCY and WRITE\_OCCUPANCY events.

Table 2-149. Unit Masks for CACHE\_TOTAL\_OCCUPANCY

Extension	umask [15:8]	Description	
ANY	b00000001	Any Source Tracks all requests from any source port.	
SOURCE	b00000010	Select Source Tracks only those requests that come from the port specified in the IRP_PmonFilter.OrderingQ register. This register allows one to select one specific queue. It is not possible to monitor multiple queues at a time.	



#### **CLOCKTICKS**

• **Title:** Clocks in the IRP • **Category:** IO\_CLKS Events

• Event Code: 0x00

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Number of clocks in the IRP.

### **COHERENT\_OPS**

• Title: Coherent Ops

• Category: Coherency Events

• Event Code: 0x13

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition: Counts the number of coherency related operations served by the IRP

### Table 2-150. Unit Masks for COHERENT\_OPS

Extension	umask [15:8]	Description
PCIRDCUR	bxxxxxxx1	PCIRdCur
CRD	bxxxxxx1x	CRd
DRD	bxxxxx1xx	DRd
RFO	bxxxx1xxx	RFO
PCITOM	bxxx1xxxx	PCIItoM
PCIDCAHINT	bxx1xxxxx	PCIDCAHin5t
WBMTOI	bx1xxxxxx	WbMtoI
CLFLUSH	b1xxxxxxx	CLFlush

#### MISC0

Title: Misc Events - Set 0
Category: MISC Events
Event Code: 0x14

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition:

### Table 2-151. Unit Masks for MISCO

Extension	umask [15:8]	Description	
FAST_REQ	b000000x1	Fastpath Requests	
FAST_REJ	b0000001x	Fastpath Rejects	
2ND_RD_INSERT	bx00xx100	Cache Inserts of Read Transactions as Secondary	
2ND_WR_INSERT	bx00x1x00	Cache Inserts of Write Transactions as Secondary	
2ND_ATOMIC_INSERT	bx001xx00	Cache Inserts of Atomic Transactions as Secondary	
FAST_XFER	bxx100000	Fastpath Transfers From Primary to Secondary	
PF_ACK_HINT	bx1x00000	Prefetch Ack Hints From Primary to Secondary	
PF_TIMEOUT	b1xx00000	Prefetch TimeOut Indicates the fetch for a previous prefetch wasn't accepted by the prefetch. This happens in the case of a prefetch TimeOut	



#### MISC1

Title: Misc Events - Set 1
Category: MISC Events
Event Code: 0x15

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition:

#### Table 2-152. Unit Masks for MISC1

Extension	umask [15:8]	Description	
SLOW_I	b000xxxx1	Slow Transfer of I Line Snoop took cacheline ownership before write from data was committed.	
SLOW_S	b000xxx1x	Slow Transfer of S Line Secondary received a transfer that did not have sufficient MESI state	
SLOW_E	b000xx1xx	Slow Transfer of E Line Secondary received a transfer that did have sufficient MESI state	
SLOW_M	b000x1xxx	Slow Transfer of M Line Snoop took cacheline ownership before write from data was committed.	
LOST_FWD	b0001xxxx		
SEC_RCVD_INVLD	bxx1x0000	Received Invalid Secondary received a transfer that did not have sufficient MESI state	
SEC_RCVD_VLD	bx1xx0000	Received Valid Secondary received a transfer that did have sufficient MESI state	
DATA_THROTTLE	b1xxx0000	Data Throttled IRP throttled switch data	

### **RxR\_AK\_INSERTS**

Title: AK Ingress OccupancyCategory: AK\_INGRESS Events

• Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of allocations into the AK Ingress. This queue is where the IRP receives responses from R2PCIe (the ring).

### RxR\_BL\_DRS\_CYCLES\_FULL

• Title:

• Category: BL\_INGRESS\_DRS Events

• Event Code: 0x04

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

#### RxR BL DRS INSERTS

Title: BL Ingress Occupancy - DRSCategory: BL\_INGRESS\_DRS Events

• Event Code: 0x01

• Max. Inc/Cyc: 1, Register Restrictions: 0-1



• **Definition:** Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

#### RxR\_BL\_DRS\_OCCUPANCY

- Title:
- Category: BL\_INGRESS\_DRS Events
- Event Code: 0x07
- Max. Inc/Cyc: 24, Register Restrictions: 0-1
- **Definition:** Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

#### RxR\_BL\_NCB\_CYCLES\_FULL

- Title:
- Category: BL INGRESS NCB Events
- Event Code: 0x05
- Max. Inc/Cyc: 1, Register Restrictions: 0-1
- **Definition:** Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

### RxR\_BL\_NCB\_INSERTS

- Title: BL Ingress Occupancy NCBCategory: BL INGRESS NCB Events
- Event Code: 0x02
- Max. Inc/Cyc: 1, Register Restrictions: 0-1
- **Definition:** Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

#### RxR\_BL\_NCB\_OCCUPANCY

- Title:
- Category: BL\_INGRESS\_NCB Events
- Event Code: 0x08
- Max. Inc/Cyc: 24, Register Restrictions: 0-1
- **Definition:** Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

#### RxR\_BL\_NCS\_CYCLES\_FULL

- Title:
- Category: BL\_INGRESS\_NCS Events
- Event Code: 0x06
- Max. Inc/Cyc: 1, Register Restrictions: 0-1
- **Definition:** Counts the number of cycles when the BL Ingress is full. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.



### RxR\_BL\_NCS\_INSERTS

Title: BL Ingress Occupancy - NCSCategory: BL\_INGRESS\_NCS Events

• Event Code: 0x03

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of allocations into the BL Ingress. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

#### RxR\_BL\_NCS\_OCCUPANCY

• Title:

• Category: BL\_INGRESS\_NCS Events

• Event Code: 0x09

• Max. Inc/Cyc: 24, Register Restrictions: 0-1

• **Definition:** Accumulates the occupancy of the BL Ingress in each cycles. This queue is where the IRP receives data from R2PCIe (the ring). It is used for data returns from read requests as well as outbound MMIO writes.

### SNOOP\_RESP

• Title: Snoop Responses

• Category: TRANSACTIONS Events

• Event Code: 0x17

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

Definition:

• **NOTE:** The first 4 subevent bits are the Responses to the Code/Data/Invalid Snoops represented by the last 3 subevent bits. At least 1 of the bottom 4 bits must be combined with 1 of the top 3 bits to obtain counts. Unsure which combinations are possible

#### Table 2-153. Unit Masks for SNOOP\_RESP

Extension	umask [15:8]	Description
MISS	bxxxxxxx1	Miss
HIT_I	bxxxxxx1x	Hit I
HIT_ES	bxxxxx1xx	Hit E or S
HIT_M	bxxxx1xxx	Hit M
SNPCODE	bxxx1xxxx	SnpCode
SNPDATA	bxx1xxxxx	SnpData
SNPINV	bx1xxxxxx	SnpInv

#### **TRANSACTIONS**

Title: Inbound Transaction CountCategory: TRANSACTIONS Events

• Event Code: 0x16

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

- **Definition:** Counts the number of "Inbound" transactions from the IRP to the Uncore. This can be filtered based on request type in addition to the source queue. Note the special filtering equation. We do OR-reduction on the request type. If the SOURCE bit is set, then we also do AND qualification based on the source portID.
- NOTE: Bit 7 is a filter that can be applied to the other subevents. Meaningless by itself.



#### **Table 2-154. Unit Masks for TRANSACTIONS**

Extension	umask [15:8]	Filter Dep	Description		
READS	bxxxxxxx1		Reads Tracks only read requests (not including read prefetches).		
WRITES	bxxxxxx1x		Writes Tracks only write requests. Each write request should have a prefetch, so there is no need to explicitly track these requests. For writes that are tickled and have to retry, the counter will be incremented for each retry.		
RD_PREF	bxxxxx1xx		Read Prefetches Tracks the number of read prefetches.		
WR_PREF	bxxxx1xxx		Write Prefetches Tracks the number of write prefetches.		
ATOMIC	bxxx1xxxx		Atomic Tracks the number of atomic transactions		
OTHER	bxx1xxxxx		Other Tracks the number of 'other' kinds of transactions.		
ORDERINGQ	bx1xxxxx	IRPFilter[4: 0]	Select Source Tracks only those requests that come from the port specified in the IRP_PmonFilter.OrderingQ register. This register allows one to select one specific queue. It is not possible to monitor multiple queues at a time. If this bit is not set, then requests from all sources will be counted.		

### TxR\_AD\_STALL\_CREDIT\_CYCLES

Title: No AD Egress Credit StallsCategory: STALL\_CYCLES Events

• Event Code: 0x18

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number times when it is not possible to issue a request to the R2PCIe because there are no AD Egress Credits available.

#### TxR\_BL\_STALL\_CREDIT\_CYCLES

Title: No BL Egress Credit StallsCategory: STALL\_CYCLES Events

• Event Code: 0x19

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number times when it is not possible to issue data to the R2PCIe because there are no BL Egress Credits available.

### TxR\_DATA\_INSERTS\_NCB

• Title: Outbound Read Requests

• Category: OUTBOUND\_REQUESTS Events

• Event Code: 0x0e

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of requests issued to the switch (towards the devices).



#### TxR\_DATA\_INSERTS\_NCS

• Title: Outbound Read Requests

• Category: OUTBOUND\_REQUESTS Events

• Event Code: 0x0f

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of requests issued to the switch (towards the devices).

### TxR\_REQUEST\_OCCUPANCY

Title: Outbound Request Queue OccupancyCategory: OUTBOUND\_REQUESTS Events

• Event Code: 0x0d

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Accumulates the number of outstanding outbound requests from the IRP to the switch (towards the devices). This can be used in conjunction with the allocations event in order to calculate average latency of outbound requests.

## 2.8 Power Control (PCU) Performance Monitoring

The PCU is the primary Power Controller for the Intel Xeon Processor E5 and E7 v3 family.

Intel Xeon Processor E5 and E7 v3 family uncore implements a power control unit acting as a core/uncore power and thermal manager. It runs its firmware on an internal micro-controller and coordinates the socket's power states.

The PCU algorithmically governs the P-state of the processor, C-state of the core and the package C-state of the socket. It also enables the core to go to a higher performance state ("turbo mode") when the proper set of conditions are met. Conversely, the PCU will throttle the processor to a lower performance state when a thermal violation occurs.

Through specific events, the OS and the PCU will either promote or demote the C-State of each core by altering the voltage and frequency. The system power state (S-state) of all the sockets in the system is managed by the server legacy bridge in coordination with all socket PCUs.

The PCU communicates to all the other units through multiple PMLink interfaces on-die and Message Channel to access their registers. The OS and BIOS communicates to the PCU thru standardized MSR registers and ACPI.

The PCU also acts as the interface to external management controllers via PECI and voltage regulators (NPTM). The DMI2 interface is the communication path from the southbridge for system power management.

### Note:

Many power saving features are tracked as events in their respective units. For example, Intel QPI Link Power saving states and Memory CKE statistics are captured in the Intel QPI Perfmon and IMC Perfmon respectively.



### 2.8.1 PCU Performance Monitoring Overview

The uncore PCU supports event monitoring through four 48-bit wide counters (PCU\_MSR\_PMON\_CTR{3:0}). Each of these counters can be programmed (PCU\_MSR\_PMON\_CTL{3:0}) to monitor any PCU event. The PCU counters can increment by a maximum of 5b per cycle.

Two extra 64-bit counters are also provided by the Intel Xeon Processor E5 and E7 v3 family PCU to track C-State Residence. Although documented in this manual for reference, these counters exist outside of the PMON infrastructure.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

# 2.8.1.1 PCU PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from an PCU performance counter, the overflow bit is set at the box level (PCU\_MSR\_PMON\_BOX\_STATUS.ov). If the counter is enabled to communicate the overflow (PCU\_MSR\_PMON\_CTL.ov\_en is set to 1), an overflow message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_p bit is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register – Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in PCU\_MSR\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_p to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been cleared, the PCU is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.

### 2.8.2 PCU Performance Monitors

Table 2-155. PCU Performance Monitoring Registers (MSR) (Sheet 1 of 2)

MSR Name	MSR Address	Size (bits)	Description
Generic Counters			
PCU_MSR_PMON_CTR3	0x071A	64	PCU PMON Counter 3
PCU_MSR_PMON_CTR2	0x0719	64	PCU PMON Counter 2
PCU_MSR_PMON_CTR1	0x0718	64	PCU PMON Counter 1
PCU_MSR_PMON_CTR0	0x0717	64	PCU PMON Counter 0
Box-Level Filter			
PCU_MSR_PMON_BOX_FILTER	0x0715	32	PCU PMON Filter
Generic Counter Control			
PCU_MSR_PMON_CTL3	0x0714	32	PCU PMON Control for Counter 3
PCU_MSR_PMON_CTL2	0x0713	32	PCU PMON Control for Counter 2
PCU_MSR_PMON_CTL1	0x0712	32	PCU PMON Control for Counter 1



Table 2-155. PCU Performance Monitoring Registers (MSR) (Sheet 2 of 2)

MSR Name	MSR Address	Size (bits)	Description
PCU_MSR_PMON_CTL0	0x0711	32	PCU PMON Control for Counter 0
Box-Level Control/Status			
PCU_MSR_PMON_BOX_STATUS	0x0716	32	PCU PMON Box-Wide Status
PCU_MSR_PMON_BOX_CTL	0x0710	32	PCU PMON Box-Wide Control
Free Running (Non-PMON) Counters			
PCU_MSR_CORE_CC6_CTR	0x03FD	64	Core C6 Residency Counter
PCU_MSR_CORE_CC3_CTR	0x03FC	64	Core C3 Residency Counter
PCU_MSR_CORE_PC2_CTR	0x060D	64	Package C2 Residency Counter
PCU_MSR_CORE_PC3_CTR	0x03F8	64	Package C3 Residency Counter

#### 2.8.2.1 PCU Box Level PMON State

The following registers represent the state governing all box-level PMUs in the PCU.

In the case of the PCU, the PCU\_MSR\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

The PCU provides two extra MSRs that provide additional static performance information to software but exist outside of the PMON infrastructure (e.g. they can't be frozen or reset). They are included for the convenience of software developers need to efficiently access this data.

If an overflow is detected from one of the PCU PMON registers, the corresponding bit in the PCU\_MSR\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).

Table 2-156. PCU\_MSR\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description			
rsv	31:18	RV	0	Reserved			
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.			
rsv	15:9	RV	0	Reserved			
frz	8	WO	0	Freeze. If set to 1 the counters in this box will be frozen.			
rsv	7:2	RV	0	Reserved			
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.			
rst_ctrl	0	WO	0	Reset Control.  When set to 1, the Counter Control Registers will be reset to 0.			



#### Table 2-157. PCU\_MSR\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:4	RV	0	Reserved
ov	3:0	RW1C	0	If an overflow is detected from the corresponding PCU_MSR_PMON_CTR register, it's overflow bit will be set. NOTE: Write of '1' will clear the bit.

### 2.8.2.2 PCU PMON state - Counter/Control Pairs

The following table defines the layout of the PCU performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).

Due to the fact that much of the PCU's functionality is provided by an embedded microcontroller, many of the available events are generated by the microcontroller and handed off to the hardware for capture by the PMON registers. Among the events generated by the microcontroller are occupancy events allowing a user to measure the number of cores in a given C-state per-cycle. Given this unique situation, extra control bits are provided to filter the output of the these special occupancy events.

- .occ\_invert Changes the .thresh test condition to `<` for the occupancy events (when .ev\_sel[7] is set to 1)
- .occ\_edge\_det Rather than accumulating the raw count each cycle (for events that can increment by 1 per cycle), the register can capture transitions from no event to an event incoming for the PCU's occupancy events (when .ev\_sel[7] is set to 1).



Table 2-158. PCU\_MSR\_PMON\_CTL{3-0} Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description			
occ_edge_det	31	RW-V	0	Enables edge detect for occupancy events (.ev_sel[7] is 1)			
				When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.			
				NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.			
occ_invert	30	RW-V	0	Invert comparison against Threshold for the PCU Occupancy events (.ev_sel[7] is 1)			
				0 - comparison will be 'is event increment >= threshold?'. 1 - comparison is inverted - 'is event increment < threshold?'			
				NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when			
rsv	29	RV	0	a 1 to 0 transition (i.e. falling edge) is detected.  Reserved. SW must write to 0 else behavior is undefined.			
thresh	28:24	RW-V	0	Threshold used in counter comparison.			
invert	23	RW-V	0	Invert comparison against Threshold.			
				0 - comparison will be 'is event increment >= threshold?'. 1 - comparison is inverted - 'is event increment < threshold?  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment wher a 1 to 0 transition (i.e. falling edge) is detected.			
en	22	RW-V	0	Local Counter Enable.			
ev_sel_ext	21	RW-V	0	Extension bit to the Event Select field.			
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (PCU_PMON_BOX_STATUS.ov) and an overflow is sent on the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this PCU will be set in U_MSR_PMON_GLOBAL_STATUS.ov_p.			
rsv	19	RV	0	Reserved			
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.			
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.			
rsv	16	RV	0	Reserved			



#### Table 2-158. PCU\_MSR\_PMON\_CTL{3-0} Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
occ_sel	15:14	RW-V	0	Select which of three occupancy counters to use.
				01 - Cores in C0
				10 - Cores in C3
				11 - Cores in C6
rsv	13:8	RV	0	Reserved
ev_sel	7:0	RW-V	0	Select event to be counted.
				NOTE: Bit 7 denotes whether the event requires the use of an occupancy subcounter.

The PCU performance monitor data registers are 48-bit wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (refer to Section 2.1.1, "Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

#### Table 2-159. PCU\_MSR\_PMON\_CTR{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description		
rsv	63:48	RV	0	Reserved		
event_count	47:0	RW-V	0	48-bit performance event counter		

Context sensitive filtering is provided for through the PCU\_MSR\_PMON\_BOX\_FILTER register.

- For frequency/voltage band filters, the multiplier is at 100MHz granularity. So, a value of 32 (0x20) would represent a frequency of 3.2GHz.
- Support for limited Frequency/Voltage Band histogramming. Each of the four bands provided for in the filter may be simultaneous tracked by the corresponding event

**Note:** Since use of the register as a filter is heavily overloaded, simultaneous application of this filter to additional events in the same run is severely limited



Table 2-160. PCU\_MSR\_PMON\_BOX\_FILTER Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description	
rsv	63:48	RV	0	Reserved	
filt31_24	31:24	RW-V	0	Band 3 - For Voltage/Frequency Band Event	
filt23_16	23:16	RW-V	0	Band 2 - For Voltage/Frequency Band Event	
filt15_8	15:8	RW-V	0	Band 1 - For Voltage/Frequency Band Event	
filt7_0	7:0	RW-V	0	Band 0 - For Voltage/Frequency Band Event	

The Intel Xeon Processor E5 and E7 v3 family PCU includes two MSRs that track the number of cycles a core (any core) is in either the C3 or C6 states and two MSRs that track the number of cycles the package is in either C2 or C3. These counters are all 64b RO **free-running** counters. The values can not be altered by SW.

As mentioned before, these counters are **not** part of the PMON infrastructure so they can't be frozen or reset with the otherwise controlled by the PCU PMON control registers.

#### Note:

To be clear, these counters track the number of cycles **some** core is in C3/6 state. It does not track the total number of cores in the C3/6 state in any cycle. For that, a user should refer to the regular PCU event list.

#### Table 2-161. PCU\_MSR\_CORE\_CC6\_CTR Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
event_count	63:0	RO-V	0	64b bit performance event count; Number of cycles one of the Cores is in C6

#### Table 2-162. PCU\_MSR\_CORE\_CC3\_CTR Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
event_count	63:0	RO-V	0	64b bit performance event count; Number of cycles one of the Cores is in C3

#### Table 2-163. PCU\_MSR\_CORE\_PC2\_CTR Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
event_count	63:0	RO-V	0	64b bit performance event count; Number of cycles the Package is in C2



#### Table 2-164. PCU\_MSR\_CORE\_PC3\_CTR Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description	
event_count	63:0	RO-V	0	64b bit performance event count; Number of cycles the Package is in C3	

# 2.8.3 PCU Performance Monitoring Events

The PCU provides the ability to capture information covering a wide range of the PCU's functionality including:

- Number of cores in a given C-state per-cycle
- Core State Transitions there are a larger number of events provided to track when cores transition C-state, when the enter/exit specific C-states, when they receive a C-state demotion, etc.
- Package State Transitions
- Frequency/Voltage Banding ability to measure the number of cycles the uncore was operating within a frequency or voltage 'band' that can be specified in a separate filter register.

#### Note:

Given the nature of many of the PCU events, a great deal of additional information can be measured by setting the .edge\_det bit. By doing so, an event such as "Cycles Changing Frequency" becomes "Number of Frequency Transitions.

#### On Occupancy Events:

Because it is not possible to "sync" the PCU occupancy counters by employing tricks such as bus lock before the events start incrementing, the PCU has provided fixed occupancy counters to track the major queues.

- 1. Cores in C0 (4 bits)
- 2. Cores in C3 (4 bits)
- 3. Cores in C6 (4 bits)

The PCU perfmon implementation/programming is more complicated than many of the other units. As such, it is best to describe how to use them with a couple examples.

- Case 1: Cycles there was a Voltage Transition (Simple Event)
- Case 2: Cores in C0 (Occupancy Accumulation)
- Case 3: Cycles w/ more than 4 cores in C0 (Occupancy Thresholding)
- Case 4: Transitions into more than 4 cores in C0 (Thresholding + Edge Detect)
- Case 5: Cycles a) w/ > 4 Cores in C0 and b) there was a Voltage Transition
- Case 6: Cycles a) w/ <4 Cores in C0 and b) Freq < 2.0GHz



**Table 2-165. PCU Configuration Examples** 

	Case								
Config	1	2	3	4	5	6			
Counter Control 0									
.ev_sel		0x80	0x80	0x80	0x80	0x80			
.occ_sel		0x1	0x1	0x1	0x1	0x1			
.thresh		0x0	0x5	0x5	0x5	0x4			
.invert		0	0	0	0	1			
.occ_invert		0	0	0	0	1			
.occ_edge_det		0	0	1	0	0			
Counter Control 1									
.ev_sel	0x03				0x03	0x0B			
Filter	0x00	0x00	0x00	0x00	0x00	0x14			

# 2.8.4 PCU Box Events Ordered By Code

The following table summarizes the directly measured PCU Box events.

Symbol Name	Event Code	Ctrs	Extra Select Bit	Max Inc/ Cyc	Description
CLOCKTICKS	0x00	0-3	0	1	pclk Cycles
FREQ_MAX_LIMIT_THERMAL_CYCLE S	0x04	0-3	0	1	Thermal Strongest Upper Limit Cycles
FREQ_MAX_POWER_CYCLES	0x05	0-3	0	1	Power Strongest Upper Limit Cycles
FREQ_MAX_OS_CYCLES	0x06	0-3	0	1	OS Strongest Upper Limit Cycles
PROCHOT_INTERNAL_CYCLES	0x09	0-3	0	1	Internal Prochot
PROCHOT_EXTERNAL_CYCLES	0x0a	0-3	0	1	External Prochot
FREQ_BAND0_CYCLES	0x0b	0-3	0	1	Frequency Residency
FREQ_BAND1_CYCLES	0x0c	0-3	0	1	Frequency Residency
FREQ_BAND2_CYCLES	0x0d	0-3	0	1	Frequency Residency
FREQ_BAND3_CYCLES	0x0e	0-3	0	1	Frequency Residency
PKG_RESIDENCY_C0_CYCLES	0x2a	0-3	0	1	Package C State Residency - C0
PKG_RESIDENCY_C2E_CYCLES	0x2b	0-3	0	1	Package C State Residency - C2E
PKG_RESIDENCY_C3_CYCLES	0x2c	0-3	0	1	Package C State Residency - C3
PKG_RESIDENCY_C6_CYCLES	0x2d	0-3	0	1	Package C State Residency - C6
PKG_RESIDENCY_C7_CYCLES	0x2e	0-3	0	1	Package C7 State Residency
MEMORY_PHASE_SHEDDING_CYCLE S	0x2f	0-3	0	1	Memory Phase Shedding Cycles
DEMOTIONS_CORE0	0x30	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE1	0x31	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE2	0x32	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE3	0x33	0-3	0	1	Core C State Demotions



/intel	
(mirei	

Symbol Name	Event Code	Ctrs	Extra Select Bit	Max Inc/ Cyc	Description
DEMOTIONS_CORE4	0x34	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE5	0x35	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE6	0x36	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE7	0x37	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE8	0x38	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE9	0x39	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE10	0x3a	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE11	0x3b	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE12	0x3c	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE13	0x3d	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE14	0x3e	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE15	0x3f	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE16	0x40	0-3	0	1	Core C State Demotions
DEMOTIONS_CORE17	0x41	0-3	0	1	Core C State Demotions
VR_HOT_CYCLES	0x42	0-3	0	1	VR Hot
PKG_RESIDENCY_C1E_CYCLES	0x4e	0-3	0	1	Package C State Residency - C1E
COREO_TRANSITION_CYCLES	0x60	0-3	0	1	Core C State Transition Cycles
CORE1_TRANSITION_CYCLES	0x61	0-3	0	1	Core C State Transition Cycles
CORE2_TRANSITION_CYCLES	0x62	0-3	0	1	Core C State Transition Cycles
CORE3_TRANSITION_CYCLES	0x63	0-3	0	1	Core C State Transition Cycles
CORE4_TRANSITION_CYCLES	0x64	0-3	0	1	Core C State Transition Cycles
CORE5_TRANSITION_CYCLES	0x65	0-3	0	1	Core C State Transition Cycles
CORE6_TRANSITION_CYCLES	0x66	0-3	0	1	Core C State Transition Cycles
CORE7_TRANSITION_CYCLES	0x67	0-3	0	1	Core C State Transition Cycles
CORE8_TRANSITION_CYCLES	0x68	0-3	0	1	Core C State Transition Cycles
CORE9_TRANSITION_CYCLES	0x69	0-3	0	1	Core C State Transition Cycles
CORE10_TRANSITION_CYCLES	0x6a	0-3	0	1	Core C State Transition Cycles
CORE11_TRANSITION_CYCLES	0x6b	0-3	0	1	Core C State Transition Cycles
CORE12_TRANSITION_CYCLES	0x6c	0-3	0	1	Core C State Transition Cycles
CORE13_TRANSITION_CYCLES	0x6d	0-3	0	1	Core C State Transition Cycles
CORE14_TRANSITION_CYCLES	0x6e	0-3	0	1	Core C State Transition Cycles
CORE15_TRANSITION_CYCLES	0x6f	0-3	0	1	Core C State Transition Cycles
CORE16_TRANSITION_CYCLES	0x70	0-3	0	1	Core C State Transition Cycles
CORE17_TRANSITION_CYCLES	0x71	0-3	0	1	Core C State Transition Cycles
TOTAL_TRANSITION_CYCLES	0x72	0-3	0	1	Total Core C State Transition Cycles
FREQ_MIN_IO_P_CYCLES	0x73	0-3	0	1	IO P Limit Strongest Lower Limit Cycles
FREQ_TRANS_CYCLES	0x74	0-3	0	1	Cycles spent changing Frequency
POWER_STATE_OCCUPANCY	0x80	0-3	0	8	Number of cores in C-State



# 2.8.5 PCU Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from PCU Box events.

Symbol Name: Definition	Equation
PCT_CYC_FREQ_CURRENT_LTD:     Percentage of Cycles the Max Frequency is limited by current	FREQ_MAX_CURRENT_CYCLES / CLOCKTICKS
PCT_CYC_FREQ_OS_LTD: Percentage of Cycles the Max Frequency is limited by the OS	FREQ_MAX_OS_CYCLES / CLOCKTICKS
PCT_CYC_FREQ_POWER_LTD: Percentage of Cycles the Max Frequency is limited by power	FREQ_MAX_POWER_CYCLES / CLOCKTICKS
PCT_CYC_FREQ_THERMAL_LTD: Percentage of Cycles the Max Frequency is limited by thermal issues	FREQ_MAX_CURRENT_CYCLES / CLOCKTICKS

### 2.8.6 PCU Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the PCU Box.

#### **CLOCKTICKS**

- Title: pclk Cycles
- Category: PCLK Events
- Event Code: 0x00
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** The PCU runs off a fixed 800 MHz clock. This event counts the number of pclk cycles measured while the counter was enabled. The pclk, like the Memory Controller's dclk, counts at a constant rate making it a good measure of actual wall time.

#### COREO\_TRANSITION\_CYCLES

- Title: Core C State Transition Cycles
- Category: CORE\_C\_STATE\_TRANSITION Events
- Event Code: 0x60
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.
- **NOTE:** This only tracks the hardware portion in the RCFSM (CFCFSM). This portion is just doing the core C state transition. It does not include any necessary frequency/voltage transitions.

#### CORE10\_TRANSITION\_CYCLES

- Title: Core C State Transition Cycles
- Category: CORE\_C\_STATE\_TRANSITION Events
- Event Code: 0x6a
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.



### CORE11\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x6b

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE12\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x6c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

# CORE13\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x6d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE14\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x6e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE15\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x6f

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE16\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x70

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.



### CORE17\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x71

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE1\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x61

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

# CORE2\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE C STATE TRANSITION Events

• Event Code: 0x62

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE3\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x63

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE4\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x64

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE5\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x65

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.



### CORE6\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x66

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### CORE7\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x67

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

# CORE8\_TRANSITION\_CYCLES

• Title: Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x68

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

• **NOTE:** This only tracks the hardware portion in the RCFSM (CFCFSM). This portion is just doing the core C state transition. It does not include any necessary frequency/voltage transitions.

#### **CORE9 TRANSITION CYCLES**

• Title: Core C State Transition Cycles

Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x69

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions. There is one event per core.

#### **DEMOTIONS\_COREO**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x30

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

 Definition: Counts the number of times when a configurable cores had a C-state demotion.

### **DEMOTIONS\_CORE1**

• Title: Core C State Demotions

• Category: CORE C STATE TRANSITION Events

• Event Code: 0x31

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.



### **DEMOTIONS\_CORE10**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x3a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

 Definition: Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE11**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x3b

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

 Definition: Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE12**

• Title: Core C State Demotions

• Category: CORE C STATE TRANSITION Events

• Event Code: 0x3c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE13**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x3d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE14**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x3e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE15**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x3f

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.



### **DEMOTIONS\_CORE16**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x40

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

 Definition: Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE17**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x41

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE2**

• Title: Core C State Demotions

• Category: CORE C STATE TRANSITION Events

• Event Code: 0x32

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

 Definition: Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE3**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x33

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE4**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x34

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE5**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x35

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.



### **DEMOTIONS\_CORE6**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x36

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion

#### **DEMOTIONS\_CORE7**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x37

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE8**

• Title: Core C State Demotions

• Category: CORE C STATE TRANSITION Events

• Event Code: 0x38

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### **DEMOTIONS\_CORE9**

• Title: Core C State Demotions

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x39

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a configurable cores had a C-state demotion.

#### FREQ BANDO CYCLES

• Title: Frequency Residency

• Category: FREQ\_RESIDENCY Events

• Event Code: 0x0b

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Filter Dependency: PCUFilter[7:0]

 Definition: Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. One can use all four counters with this event, so it is possible to track up to 4 configurable bands. One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.

• NOTE: The PMON control registers in the PCU only update on a frequency transition. Changing the measuring threshold during a sample interval may introduce errors in the counts. This is especially true when running at a constant frequency for an extended period of time. There is a corner case here: we set this code on the Intel SpeedStep® Technology transition. So, if we never use Intel SpeedStep Technology we will never call this code. This event does not include transition times. It is handled on fast path.



#### FREQ\_BAND1\_CYCLES

• Title: Frequency Residency

• Category: FREQ\_RESIDENCY Events

• Event Code: 0x0c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Filter Dependency: PCUFilter[15:8]

- **Definition:** Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. One can use all four counters with this event, so it is possible to track up to 4 configurable bands. One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.
- **NOTE:** The PMON control registers in the PCU only update on a frequency transition. Changing the measuring threshold during a sample interval may introduce errors in the counts. This is especially true when running at a constant frequency for an extended period of time. There is a corner case here: we set this code on the Intel SpeedStep Technology transition. So, if we never use Intel SpeedStep Technology we will never call this code. This event does not include transition times. It is handled on fast path.

### FREQ\_BAND2\_CYCLES

• Title: Frequency Residency

• Category: FREQ\_RESIDENCY Events

• Event Code: 0x0d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Filter Dependency: PCUFilter[23:16]

- **Definition:** Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. One can use all four counters with this event, so it is possible to track up to 4 configurable bands. One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.
- **NOTE:** The PMON control registers in the PCU only update on a frequency transition. Changing the measuring threshold during a sample interval may introduce errors in the counts. This is especially true when running at a constant frequency for an extended period of time. There is a corner case here: we set this code on the Intel SpeedStep Technology transition. So, if we never use Intel SpeedStep Technology we will never call this code. This event does not include transition times. It is handled on fast path.

#### FREQ\_BAND3\_CYCLES

• Title: Frequency Residency

• Category: FREQ\_RESIDENCY Events

• Event Code: 0x0e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• Filter Dependency: PCUFilter[31:24]

- Definition: Counts the number of cycles that the uncore was running at a frequency greater than or equal to the frequency that is configured in the filter. One can use all four counters with this event, so it is possible to track up to 4 configurable bands. One can use edge detect in conjunction with this event to track the number of times that we transitioned into a frequency greater than or equal to the configurable frequency. One can also use inversion to track cycles when we were less than the configured frequency.
- **NOTE:** The PMON control registers in the PCU only update on a frequency transition. Changing the measuring threshold during a sample interval may introduce errors in the counts. This is especially true when running at a constant frequency for an



extended period of time. There is a corner case here: we set this code on the Intel SpeedStep Technology transition. So, if we never use Intel SpeedStep Technology we will never call this code. This event does not include transition times. It is handled on fast path.

#### FREQ\_MAX\_LIMIT\_THERMAL\_CYCLES

- Title: Thermal Strongest Upper Limit Cycles
- Category: FREQ\_MAX\_LIMIT Events
- Event Code: 0x04
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Counts the number of cycles when thermal conditions are the upper limit on frequency. This is related to the THERMAL\_THROTTLE CYCLES\_ABOVE\_TEMP event, which always counts cycles when we are above the thermal temperature. This event (STRONGEST\_UPPER\_LIMIT) is sampled at the output of the algorithm that determines the actual frequency, while THERMAL\_THROTTLE looks at the input.

#### FREQ\_MAX\_OS\_CYCLES

- Title: OS Strongest Upper Limit Cycles
   Category: FREO MAX LIMIT Events
- Event Code: 0x06
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Counts the number of cycles when the OS is the upper limit on frequency.
- NOTE: Essentially, this event says the OS is getting the frequency it requested.

#### FREQ\_MAX\_POWER\_CYCLES

- Title: Power Strongest Upper Limit Cycles
- Category: FREQ\_MAX\_LIMIT Events
- Event Code: 0x05
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Counts the number of cycles when power is the upper limit on frequency.

#### FREQ\_MIN\_IO\_P\_CYCLES

- Title: IO P Limit Strongest Lower Limit Cycles
- Category: FREQ\_MIN\_LIMIT Events
- Event Code: 0x73
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Counts the number of cycles when IO P Limit is preventing us from dropping the frequency lower. This algorithm monitors the needs to the IO subsystem on both local and remote sockets and will maintain a frequency high enough to maintain good IO BW. This is necessary for when all the IA cores on a socket are idle but a user still would like to maintain high IO Bandwidth.

#### FREQ\_TRANS\_CYCLES

- Title: Cycles spent changing Frequency
- Category: FREQ\_TRANS Events
- Event Code: 0x74
- Max. Inc/Cyc: 1, Register Restrictions: 0-3
- **Definition:** Counts the number of cycles when the system is changing frequency. This can not be filtered by thread ID. One can also use it with the occupancy counter that monitors number of threads in C0 to estimate the performance impact that frequency transitions had on the system.



#### MEMORY\_PHASE\_SHEDDING\_CYCLES

• Title: Memory Phase Shedding Cycles

• Category: MEMORY\_PHASE\_SHEDDING Events

• Event Code: 0x2f

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the PCU has triggered memory phase shedding. This is a mode that can be run in the iMC physicals that saves power at the expense of additional latency.

• NOTE: Package C1

#### PKG\_RESIDENCY\_CO\_CYCLES

• Title: Package C State Residency - C0

• Category: PKG\_C\_STATE\_RESIDENCY Events

• Event Code: 0x2a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the package was in C0. This event can be used in conjunction with edge detect to count C0 entrances (or exits using invert). Residency events do not include transition times.

#### PKG\_RESIDENCY\_C1E\_CYCLES

• Title: Package C State Residency - C1E

• Category: PKG\_C\_STATE\_RESIDENCY Events

• Event Code: 0x4e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the package was in C1E. This event can be used in conjunction with edge detect to count C1E entrances (or exits using invert). Residency events do not include transition times.

#### PKG\_RESIDENCY\_C2E\_CYCLES

• Title: Package C State Residency - C2E

• Category: PKG\_C\_STATE\_RESIDENCY Events

• Event Code: 0x2b

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the package was in C2E. This event can be used in conjunction with edge detect to count C2E entrances (or exits using invert). Residency events do not include transition times.

#### PKG\_RESIDENCY\_C3\_CYCLES

• Title: Package C State Residency - C3

• Category: PKG\_C\_STATE\_RESIDENCY Events

• Event Code: 0x2c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the package was in C3. This event can be used in conjunction with edge detect to count C3 entrances (or exits using invert). Residency events do not include transition times.

### PKG\_RESIDENCY\_C6\_CYCLES

• Title: Package C State Residency - C6

Category: PKG C STATE RESIDENCY Events

• Event Code: 0x2d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3



• **Definition:** Counts the number of cycles when the package was in C6. This event can be used in conjunction with edge detect to count C6 entrances (or exits using invert). Residency events do not include transition times.

#### PKG\_RESIDENCY\_C7\_CYCLES

• Title: Package C7 State Residency

• Category: PKG\_C\_STATE\_RESIDENCY Events

• Event Code: 0x2e

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the package was in C7. This event can be used in conjunction with edge detect to count C7 entrances (or exits using invert). Residency events do not include transition times.

#### POWER\_STATE\_OCCUPANCY

• Title: Number of cores in C-State

• Category: POWER\_STATE\_OCC Events

• Event Code: 0x80

• Max. Inc/Cyc: 8, Register Restrictions: 0-3

• **Definition:** This is an occupancy event that tracks the number of cores that are in the chosen C-State. It can be used by itself to get the average number of cores in that C-state with threshholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.

#### Table 2-166. Unit Masks for POWER\_STATE\_OCCUPANCY

Extension	umask [15:8]	Description
CORES_C0	b01000000	C0 and C1
CORES_C3	b10000000	C3
CORES_C6	b11000000	C6 and C7

#### PROCHOT\_EXTERNAL\_CYCLES

• Title: External Prochot

• Category: PROCHOT Events

• Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that we are in external PROCHOT mode. This mode is triggered when a sensor off the die determines that something off-die (like DRAM) is too hot and must throttle to avoid damaging the chip.

#### PROCHOT\_INTERNAL\_CYCLES

• Title: Internal Prochot

• Category: PROCHOT Events

• Event Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that we are in Internal PROCHOT mode. This mode is triggered when a sensor on the die determines that we are too hot and must throttle to avoid damaging the chip.



#### TOTAL\_TRANSITION\_CYCLES

• Title: Total Core C State Transition Cycles

• Category: CORE\_C\_STATE\_TRANSITION Events

• Event Code: 0x72

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of cycles spent performing core C state transitions across all

#### **UFS\_TRANSITIONS\_RING\_GV**

Title: UFS Transitions Ring
Category: UFS Events
Event Code: 0x79

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

Definition:

#### **VR HOT CYCLES**

• Title: VR Hot

• Category: VR\_HOT Events

• Event Code: 0x42

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

Definition:

# 2.9 Intel® QPI Link Layer Performance Monitoring

The Intel QPI Link Layer is responsible for packetizing requests from the caching agent on the way out to the system interface. As such, it shares responsibility with the CBo(s) as the Intel QPI caching agent(s). It is responsible for converting CBo requests to Intel QPI messages (i.e. snoop generation and data response messages from the snoop response) as well as converting/forwarding ring messages to Intel QPI packets and vice versa.

# 2.9.1 Intel<sup>®</sup> QPI Performance Monitoring Overview

Each Intel QPI Port in the Intel Xeon Processor E5 and E7 v3 family supports event monitoring through four 48b wide counters (Q\_Py\_PCI\_PMON\_CTR/CTL{3:0}). Each of these four counters can be programmed to count any Intel QPI event. The Intel QPI counters can increment by a maximum of 9b per cycle.

Each Intel QPI Port also includes a mask/match register that allows a user to match packets, according to various standard packet fields such as message class, opcode, etc, as they leave the Intel QPI Port.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

# 2.9.1.1 Intel® QPI PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from an Intel QPI performance counter, the overflow bit is set at the box level (Q\_Py\_PCI\_PMON\_BOX\_STATUS.ov). If the counter is enabled to communicate the overflow (Q\_Py\_PCI\_PMON\_CTL.ov\_en is set to 1), an overflow



message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_q bit corresponding to the Intel QPI Port generating the overflow is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register - Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in Q\_Py\_PCI\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_q to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been cleared, the Intel QPI Port is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.

# 2.9.2 Intel<sup>®</sup> QPI Performance Monitors

Table 2-167. Intel® QPI Performance Monitoring Registers (PCICFG) (Sheet 1 of 2)

Register Name	PCICFG Address	Size (bits)	Description
PCICFG Base Address	Dev:Func DeviceID		
QPI0 Port 0 PMON Registers	D8:F2 0x2F32		
QPI0 Port 1 PMON Registers	D9:F2 0x2F33		
Box-Level Control/Status			
Q_Py_PCI_PMON_BOX_STATUS	F8	32	Intel <sup>®</sup> QPI Port y PMON Box-Wide Status
Q_Py_PCI_PMON_BOX_CTL	F4	32	Intel QPI Port y PMON Box-Wide Control
Generic Counter Control			
Q_Py_PCI_PMON_CTL3	E4	32	Intel QPI Port y PMON Control for Counter 3
Q_Py_PCI_PMON_CTL2	E0	32	Intel QPI Port y PMON Control for Counter 2
Q_Py_PCI_PMON_CTL1	DC	32	Intel QPI Port y PMON Control for Counter 1
Q_Py_PCI_PMON_CTL0	D8	32	Intel QPI Port y PMON Control for Counter 0
Generic Counters			
Q_Py_PCI_PMON_CTR3	BC+B8	32x2	Intel QPI Port y PMON Counter 3
Q_Py_PCI_PMON_CTR2	B4+B0	32x2	Intel QPI Port y PMON Counter 2
Q_Py_PCI_PMON_CTR1	AC+A8	32x2	Intel QPI Port y PMON Counter 1
Q_Py_PCI_PMON_CTR0	A4+A0	32x2	Intel QPI Port y PMON Counter 0
QPIO Mask/Match Port 0 PMON Registers	D8:F6 0x2F86		
QPIO Mask/Match Port 1 PMON Registers	D9:F6 0x2F96		



### Table 2-167. Intel® QPI Performance Monitoring Registers (PCICFG) (Sheet 2 of 2)

Register Name	PCICFG Address	Size (bits)	Description
Box-Level Filters			
Q_Py_PCI_PMON_RX_PKT_MASK1	23C	32	Intel QPI Port y PMON Packet Filter Mask 1, Receive
Q_Py_PCI_PMON_RX_PKT_MASK0	238	32	Intel QPI Port y PMON Packet Filter Mask 0, Receive
Q_Py_PCI_PMON_RX_PKT_MATCH1	22C	32	Intel QPI Port y PMON Packet Filter Match 1, Receive
Q_Py_PCI_PMON_RX_PKT_MATCH0	228	32	Intel QPI Port y PMON Packet Filter Mask 0, Receive
Q_Py_PCI_PMON_TX_PKT_MASK1	214	32	Intel QPI Port y PMON Packet Filter Mask 1, Transmit
Q_Py_PCI_PMON_TX_PKT_MASK0	210	32	Intel QPI Port y PMON Packet Filter Mask 0, Transmit
Q_Py_PCI_PMON_TX_PKT_MATCH1	204	32	Intel QPI Port y PMON Packet Filter Match 1, Transmit
Q_Py_PCI_PMON_TX_PKT_MATCH0	200	32	Intel QPI Port y PMON Packet Filter Mask 0, Transmit
Free Running Counters			
Q_Py_PCI_PMON_LINK_LLR	D0	32	Intel QPI Port y PMON - Cycles Rx Link in LLR
Q_Py_PCI_PMON_LINK_IDLE	C8	32	Intel QPI Port y PMON - Cycles Rx Link is Idle
QPI Misc Register for Ports 0,1	D8:F0 0x2F80		
Misc (Non-PMON) Counters			
QPI_RATE_STATUS	0xD4	32	Intel QPI Rate Status

# 2.9.2.1 Intel® QPI Box Level PMON State

The following registers represent the state governing all box-level PMUs in each Port of the Intel QPI Box.

In the case of the Intel QPI Ports, the Q\_Py\_PCI\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the Intel QPI PMON registers, the corresponding bit in the Q\_Py\_PCI\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).



Table 2-168. Q\_Py\_PCI\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:18	RV	0	Ignored
rsv	17:16	RV	0	Reserved; SW must write to 1 else behavior is undefined.
ig	15:9	RV	0	Reserved
frz	8	WO	0	Freeze.  If set to 1 the counters in this box will be frozen.
ig	7:2	RV	0	Reserved
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control.  When set to 1, the Counter Control Registers will be reset to 0.

#### Table 2-169. Q\_Py\_PCI\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:5	RV	0	Reserved
rsv	4	RV	0	Reserved; SW must write to 0 else behavior is undefined.
ov	3:0	RW1C	0	If an overflow is detected from the corresponding Q_Py_PCI_PMON_CTR register, it's overflow bit will be set. NOTE: Write of '1' will clear the bit.

# 2.9.2.2 Intel® QPI PMON state - Counter/Control Pairs

The following table defines the layout of the Intel QPI performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask, .ev\_sel\_ext). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).



Table 2-170. Q\_Py\_PCI\_PMON\_CTL{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.
				0 - comparison will be 'is event increment >= threshold?'.  1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
				a 1 to 0 transition (i.e. railing edge) is detected.
en	22	RW-V	0	Local Counter Enable.
ev_sel_ext	21	RW-V	0	Extension bit to the Event Select field.
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (Q_Py_PCI_PMON_BOX_STATUS.ov) and an overflow is sent on the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this Intel $^{\otimes}$ QPI will be set in U_MSR_PMON_GLOBAL_STATUS.ov_q{1,0}.
ig	19	RV	0	Reserved
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0. <b>NOTE</b> : Due to an issue found with the Intel <sup>®</sup> Xeon <sup>®</sup> Processor E5 and E7 v3 family, the bit doesn't self-clear after being written. It will be necessary to write the bit to 0 following any write to 1 to ensure the counter isn't continuously reset, else use the <i>.rst_ctrs</i> in the BOX_CTL register.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

The Intel QPI performance monitor data registers are 48b wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (Section 2.1.1.1, "Freezing on Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.



Table 2-171. Q\_Py\_PCI\_PMON\_CTR{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	63:48	RV	0	Reserved
event_count	47:0	RW-V	0	48-bit performance event counter

### 2.9.2.3 Intel® QPI Registers for Packet Mask/Match Facility

In addition to generic event counting, each port of the Intel QPI Link Layer provides two pairs of MATCH/MASK registers, a set on both the Receive and Transmit side of the Intel QPI Link, that allow a user to filter packet traffic either received or transmitted by the Intel QPI Link Layer. Filtering can be performed according to the packet Opcode, Message Class, Response, HNID and Physical Address. Program the selected Intel QPI LL counter to capture CTO COUNT in order to capture the filter match as an event.

To use the match/mask facility:

- a) Program the match/mask regs (see Table 2-172, "Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MATCH1 Registers" through Table 2-175, "Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MASK0 Registers").
- b) Set the counter's control register event select to 0x38 (CTO\_COUNT) to capture the mask/match as a performance event.

The following table contains the packet traffic that can be monitored if one of the mask/match registers was chosen to select the event.

Table 2-172. Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MATCH1 Registers

Field	Bits	HW Reset Val	Description
	31:20	0x0	Reserved; Must write to 0 else behavior is undefined.
RDS	19:16	0x0	Response Data State (valid when MC == DRS and Opcode == 0x0-2). Bit settings are mutually exclusive.  b1000 - Modified b0100 - Exclusive b0010 - Shared b0001 - Forwarding b0000 - Invalid (Non-Coherent)
	15:4	0x0	Reserved; Must write to 0 else behavior is undefined.
RNID_3_0	3:0	0x0	Remote Node ID(3:0 - Least Significant Bits)

Table 2-173. Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MATCH0 Registers (Sheet 1 of 2)

Field	Bits	HW Reset Val	Description
RNID_4	31	0x0	Remote Node ID(Bit 4 - Most Significant Bit)
	30:18	0x0	Reserved; Must write to 0 else behavior is undefined.
DNID	17:13	0x0	Destination Node ID



# Table 2-173. Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MATCH0 Registers (Sheet 2 of 2)

Field	Bits	HW Reset Val	Description
MC	12:9	0x0	Message Class
			b0000 HOM - Requests b0001 HOM - Responses b0010 NDR b0011 SNP b0100 NCS b1100 NCB
			b1110 DRS
OPC	8:5	0x0	Opcode  DRS,NCB: [8] Packet Size, 0 == 9 flits, 1 == 11 flits  NCS: [8] Packet Size, 0 == 1 or 2 flits, 1 == 3 flits  See Section 2.12, "Packet Matching Reference" for a listing of opcodes that may be filtered per message class.
VNW	4:3	0x0	Virtual Network  b00 - VN0 b01 - VN1 <sup>a</sup> b1x - VNA
	2:0	0x0	Reserved; Must write to 0 else behavior is undefined.

#### Notes:

# Table 2-174. Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MASK1 Registers

Field	Bits	HW Reset Val	Description
	31:20	0x0	Reserved; Must write to 0 else behavior is undefined.
RDS	19:16	0x0	Response Data State (valid when MC == DRS and Opcode == 0x0-2). Bit settings are mutually exclusive.  b1000 - Modified b0100 - Exclusive b0010 - Shared b0001 - Forwarding b0000 - Invalid (Non-Coherent)
	15:4	0x0	Reserved; Must write to 0 else behavior is undefined.
RNID_3_0	3:0	0x0	Remote Node ID(3:0 - Least Significant Bits)



Table 2-175. Q\_Py\_PCI\_PMON\_PKT\_{Rx,Tx}\_MASK0 Registers

Field	Bits	HW Reset Val	Description
RNID_4	31	0x0	Remote Node ID(Bit 4 - Most Significant Bit)
	30:18	0x0	Reserved; Must write to 0 else behavior is undefined.
DNID	17:13	0x0	Destination Node ID
MC	12:9	0x0	Message Class
OPC	8:5	0×0	Opcode  See Section 2.12, "Packet Matching Reference" for a listing of opcodes that may be filtered per message class.
VNW	4:3	0x0	Virtual Network
	2:0	0x0	Reserved; Must write to 0 else behavior is undefined.

#### 2.9.2.3.1 Events Derived from Packet Filters

Following is a selection of common events that may be derived by using the Intel QPI packet matching facility. The Match/Mask columns correspond to the Match $\{0,1\}$ / Mask $\{0,1\}$  registers. For the cases where additional fields need to be specified, they will be noted.

Table 2-176. Message Events Derived from the Match/Mask filters (Sheet 1 of 2)

Field	Match0 [12:0]	Mask0 [12:0]	Description
DRS.AnyDataC	0x1C00	0x1F80	Any Data Response message containing a cache line in response to a core request. The AnyDataC messages are only sent to an CBox. The metric DRS.AnyResp - DRS.AnyDataC will compute the number of DRS writeback and non snoop write messages.
DRS.DataC_M	0x1C00 && Match1 [19:16] 0x8	0x1FE0 && Mask1 [19:16] 0xF	Data Response message of a cache line in M state that is response to a core request. The DRS.DataC_M messages are only sent to Intel <sup>®</sup> QPI.
DRS.DataC_E	0x1C00 && Match1 [19:16] 0x4	0x1FE0 && Mask1 [19:16] 0xF	Data Response message of a cache line in E state that is response to a core request. The DRS.DataC_E messages are only sent to Intel QPI.
DRS.DataC_F	0x1C00 && Match1 [19:16] 0x1	0x1FE0 && Mask1 [19:16] 0xF	Data Response message of a cache line in F state that is response to a core request. The DRS.DataC_F messages are only sent to Intel QPI.
DRS.DataC_E_Cmp	0x1C40 && Match1 [19:16] 0x4	0x1FE0 && Mask1 [19:16] 0xF	Complete Data Response message of a cache line in E state that is response to a core request. The DRS.DataC_E messages are only sent to Intel QPI.



Table 2-176. Message Events Derived from the Match/Mask filters (Sheet 2 of 2)

Field	Match0 [12:0]	Mask0 [12:0]	Description
DRS.DataC_F_Cmp	0x1C40 && Match1 [19:16] 0x1	0x1FE0 && Mask1 [19:16] 0xF	Complete Data Response message of a cache line in F state that is response to a core request. The DRS.DataC_F messages are only sent to Intel QPI.
DRS.DataC_E_FrcAc kCnflt	0x1C20 && Match1 [19:16] 0x4	0x1FE0 && Mask1 [19:16] 0xF	Force Acknowledge Data Response message of a cache line in E state that is response to a core request. The DRS.DataC_E messages are only sent to Intel QPI.
DRS.DataC_F_FrcAc kCnflt	0x1C20 && Match1 [19:16] 0x1	0x1FE0 && Mask1 [19:16] 0xF	Force Acknowledge Data Response message of a cache line in F state that is response to a core request. The DRS.DataC_F messages are only sent to Intel QPI.
DRS.WbIData	0x1C80	0x1FE0	Data Response message for Write Back data where cacheline is set to the I state.
DRS.WbSData	0x1CA0	0x1FE0	Data Response message for Write Back data where cacheline is set to the S state.
DRS.WbEData	0x1CC0	0x1FE0	Data Response message for Write Back data where cacheline is set to the E state.
DRS.AnyResp	0x1C00	0x1E00	Any Data Response message. A DRS message can be either 9 flits for a full cache line or 11 flits for partial data.
DRS.AnyResp9flits	0x1C00	0x1F00	Any Data Response message that is 11 flits in length. An 11 flit DRS message contains partial data. Each 8 byte chunk contains an enable field that specifies if the data is valid.
DRS.AnyResp11flits	0x1D00	0x1F00	Any Non Data Response completion message. A NDR message is 1 on flit.
NCB.AnyResp	0x1800	0x1E00	Any Non-Coherent Bypass response message.
NCB.AnyMsg9flits	0x1800	0x1F00	Any Non-Coherent Bypass message that is 9 flits in length. A 9 flit NCB message contains a full 64 byte cache line.
NCB.AnyMsg11flits	0x1900	0x1F00	Any Non-Coherent Bypass message that is 11 flits in length. An 11 flit NCB message contains either partial data or an interrupt. For NCB 11 flit data messages, each 8 byte chunk contains an enable field that specifies if the data is valid.
NCB.AnyInt	0x1900	0x1F80	Any Non-Coherent Bypass interrupt message. NCB interrupt messages are 11 flits in length.

# 2.9.2.4 Intel® QPI Extra Registers - Companions to PMON HW

The Intel QPI box includes three registers that provide performance monitoring related information outside of the normal PMON infrastructure.

- A register that provides the current Intel QPI transfer rate
- A 32b free running counter that counts the number of cycles that the Receive side (Rx) of the Link is Idle. Includes Null cycles and cycles the Link is in L1 (i.e. powered down).
- A 32b free running counter that counts the number of cycles that the Receive side (Rx) of the Link is in LLR.



173

Table 2-177. QPI\_RATE\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
rsv	31:3	RV	0	Reserved. SW must write to 0 else behavior is undefined.
qpi_rate	2:0	RO-V	11b	Intel® QPI Rate This reflects the current Intel QPI rate setting into the PLL 011 - 6.4 GT/s 100 - 7.2 GT/s 101 - 8 GT/s 111 - 9.6 GT/s other - Reserved

#### Table 2-178. Q\_Py\_PCI\_PMON\_LINK\_IDLE Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
event_count	31:0	RW-V	0	32-bit performance event counter

#### Table 2-179. Q\_Py\_PCI\_PMON\_LINK\_LLR Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
event_count	31:0	RW-V	0	32-bit performance event counter

# 2.9.3 Intel<sup>®</sup> QPI LL Performance Monitoring Events

The Intel QPI Link Layer provides events to gather information on topics such as:

- Tracking incoming (ring bound)/outgoing (system bound) transactions,
- · Various queue that track those transactions,
- The Link Layer's power consumption as expressed by the time spent in the Link power states LOp (half of lanes are disabled).
- A variety of static events such as Direct2Core statistics and when output credit is unavailable.
- Of particular interest, total link utilization may be calculated by capturing and subtracting transmitted/received idle flits from Intel QPI clocks.

Many of these events can be further broken down by message class, including link utilization.

# 2.9.4 Intel<sup>®</sup> QPI LL Box Events Ordered By Code

The following table summarizes the directly measured Intel QPI LL Box events.



Symbol Name	Event Code	Ctrs	Extra Select Bit	Max Inc/ Cyc	Description
TxL_FLITS_G0	0x00	0-3	0	2	Flits Transferred - Group 0
TxL_INSERTS	0x04	0-3	0	1	Tx Flit Buffer Allocations
TxL_BYPASSED	0x05	0-3	0	1	Tx Flit Buffer Bypassed
TxL_CYCLES_NE	0x06	0-3	0	1	Tx Flit Buffer Cycles not Empty
TxL_OCCUPANCY	0x07	0-3	0	1	Tx Flit Buffer Occupancy
RxL_INSERTS	0x08	0-3	0	1	Rx Flit Buffer Allocations
RxL_BYPASSED	0x09	0-3	0	1	Rx Flit Buffer Bypassed
RxL_CYCLES_NE	0x0a	0-3	0	1	RxQ Cycles Not Empty
RxL_OCCUPANCY	0x0b	0-3	0	128	RxQ Occupancy - All Packets
TxL0_POWER_CYCLES	0x0c	0-3	0	1	Cycles in L0
TxL0P_POWER_CYCLES	0x0d	0-3	0	1	Cycles in L0p
RxL0_POWER_CYCLES	0x0f	0-3	0	1	Cycles in L0
RxL0P_POWER_CYCLES	0x10	0-3	0	1	Cycles in L0p
L1_POWER_CYCLES	0x12	0-3	0	1	Cycles in L1
DIRECT2CORE	0x13	0-3	0	1	Direct 2 Core Spawning
CLOCKTICKS	0x14	0-3	0	1	Number of qfclks
TxL_FLITS_G1	0x00	0-3	1	2	Flits Transferred - Group 1
TxL_FLITS_G2	0x01	0-3	1	2	Flits Transferred - Group 2
RxL_FLITS_G1	0x02	0-3	1	2	Flits Received - Group 1
RxL_FLITS_G2	0x03	0-3	1	2	Flits Received - Group 2
RxL_INSERTS_DRS	0x09	0-3	1	1	Rx Flit Buffer Allocations - DRS
RxL_INSERTS_NCB	0x0a	0-3	1	1	Rx Flit Buffer Allocations - NCB
RxL_INSERTS_NCS	0x0b	0-3	1	1	Rx Flit Buffer Allocations - NCS
RxL_INSERTS_HOM	0x0c	0-3	1	1	Rx Flit Buffer Allocations - HOM
RxL_INSERTS_SNP	0x0d	0-3	1	1	Rx Flit Buffer Allocations - SNP
RxL_INSERTS_NDR	0x0e	0-3	1	1	Rx Flit Buffer Allocations - NDR
RxL_OCCUPANCY_DRS	0x15	0-3	1	128	RxQ Occupancy - DRS
RxL_OCCUPANCY_NCB	0x16	0-3	1	128	RxQ Occupancy - NCB
RxL_OCCUPANCY_NCS	0x17	0-3	1	128	RxQ Occupancy - NCS
RxL_OCCUPANCY_HOM	0x18	0-3	1	128	RxQ Occupancy - HOM
RxL_OCCUPANCY_SNP	0x19	0-3	1	128	RxQ Occupancy - SNP
RxL_OCCUPANCY_NDR	0x1a	0-3	1	128	RxQ Occupancy - NDR
VNA_CREDIT_RETURN_OCCUPANCY	0x1b	0-3	1	128	VNA Credits Pending Return - Occupancy
VNA_CREDIT_RETURNS	0x1c	0-3	1	1	VNA Credits Returned
RxL_CREDITS_CONSUMED_VNA	0x1d	0-3	1	1	VNA Credit Consumed
RxL_CREDITS_CONSUMED_VN0	0x1e	0-3	1	2	VN0 Credit Consumed
TxR_BL_DRS_CREDIT_OCCUPANCY	0x1f	0-3	1	8	R3QPI Egress Credit Occupancy - BL DRS
TxR_BL_NCB_CREDIT_OCCUPANCY	0x20	0-3	1	2	R3QPI Egress Credit Occupancy - BL NCB
TxR_BL_NCS_CREDIT_OCCUPANCY	0x21	0-3	1	2	R3QPI Egress Credit Occupancy - BL NCS



Symbol Name	Event Code	Ctrs	Extra Select Bit	Max Inc/ Cyc	Description
TxR_AD_HOM_CREDIT_OCCUPANCY	0x22	0-3	1	28	R3QPI Egress Credit Occupancy - AD HOM
TxR_AD_SNP_CREDIT_OCCUPANCY	0x23	0-3	1	28	R3QPI Egress Credit Occupancy - AD SNP
TxR_AD_NDR_CREDIT_OCCUPANCY	0x24	0-3	1	8	R3QPI Egress Credit Occupancy - AD NDR
TxR_AK_NDR_CREDIT_OCCUPANCY	0x25	0-3	1	6	R3QPI Egress Credit Occupancy - AK NDR
TxR_AD_HOM_CREDIT_ACQUIRED	0x26	0-3	1	1	R3QPI Egress Credit Occupancy - HOM
TxR_AD_SNP_CREDIT_ACQUIRED	0x27	0-3	1	1	R3QPI Egress Credit Occupancy - SNP
TxR_AD_NDR_CREDIT_ACQUIRED	0x28	0-3	1	1	R3QPI Egress Credit Occupancy - AD NDR
TxR_AK_NDR_CREDIT_ACQUIRED	0x29	0-3	1	1	R3QPI Egress Credit Occupancy - AK NDR
TxR_BL_DRS_CREDIT_ACQUIRED	0x2a	0-3	1	1	R3QPI Egress Credit Occupancy - DRS
TxR_BL_NCB_CREDIT_ACQUIRED	0x2b	0-3	1	1	R3QPI Egress Credit Occupancy - NCB
TxR_BL_NCS_CREDIT_ACQUIRED	0x2c	0-3	1	1	R3QPI Egress Credit Occupancy - NCS
CTO_COUNT	0x38	0-3	1	2	Count of CTO Events
RxL_CREDITS_CONSUMED_VN1	0x39	0-3	1	2	VN1 Credit Consumed

# 2.9.5 Intel<sup>®</sup> QPI LL Box Common Metrics (Derived Events)

Symbol Name: Definition	Equation
DATA_FROM_QPI: Data received from Intel® QPI in bytes ( = DRS + NCB Data messages received from Intel QPI)	DRS_DATA_MSGS_FROM_QPI + NCB_DATA_MSGS_FROM_QPI
DATA_FROM_QPI_TO_HA_OR_IIO: Data received from Intel QPI forwarded to HA or IIO. Expressed in Bytes	DATA_FROM_QPI - DATA_FROM_QPI_TO_LLC
DATA_FROM_QPI_TO_LLC:     Data received from Intel QPI forwarded to LLC. Expressed in Bytes	DIRECT2CORE.SUCCESS_RBT_HIT * 64
DATA_FROM_QPI_TO_NODEx: Data packets received from Intel QPI sent to Node ID 'x'. Expressed in bytes	DRS_DataC_FROM_QPI_TO_NODEx + DRS_WRITE_FROM_QPI_TO_NODEx + NCB_DATA_FROM_QPI_TO_NODEx
DRS_DATA_MSGS_FROM_QPI: DRS Data Messages From Intel QPI in bytes	(RxL_FLITS_G1.DRS_DATA * 8)
DRS_DataC_FROM_QPI_TO_NODEx: DRS DataC packets received from Intel QPI sent to Node ID 'x'. Expressed in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0{[12:0],dnid}={0x1C 00,x} Q_Py_PCI_PMON_PKT_z_MASK0[17:0]=0x3FF80) * 64
DRS_DataC_M_FROM_QPI: DRS DataC_F packets received from Intel QPI. Expressed in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1C00, Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0}, Q_Py_PCI_PMON_PKT_z_MATCH1[19:16]=0x1, Q_Py_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) * 64



# Intel® Xeon® Processor E5 and E7 v3 Family Uncore Performance Monitoring

Symbol Name: Definition	Equation
DRS_FULL_CACHELINE_MSGS_FROM_QPI: DRS Full Cacheline Data Messages from Intel QPI in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1C00,Q_Py _PCI_PMON_PKT_z_MASK0[12:0]=0x1F00}) * 64)
DRS_F_OR_E_FROM_QPI:     DRS response in F or E states received from Intel QPI in bytes. To calculate the total data response for each cache line state, it's necessary to add the contribution from three flavors {DataC, DataC_FrcAckCnflt, DataC_Cmp} of data response packets for each cache line state.	((CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1C00, Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_Py_PCI_PMON_PKT_z_MATCH1[19:16]=0x4, Q_Py_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0x1, Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1C40, Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1E0, Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) + (CTO_COUNT with:{Q_PY_PCI_PMON_PKT_z_MASK1[19:16]=0xF })) * 64
DRS_M_FROM_QPI: DRS response in M state received from Intel QPI in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1C00, Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0, Q_Py_PCI_PMON_PKT_z_MATCH1[19:16]=0x8, Q_Py_PCI_PMON_PKT_z_MASK1[19:16]=0xF }) * 64
DRS_PTL_CACHELINE_MSGS_FROM_QPI: DRS Partial Cacheline Data Messages from Intel QPI in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1D00, Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1F00}) * 64
DRS_WB_FROM_QPI: DRS writeback packets received from Intel QPI in bytes. This is the sum of Wb{I,S,E} DRS packets	DRS_WbI_FROM_QPI + DRS_WbS_FROM_QPI + DRS_WbE_FROM_QPI
DRS_WRITE_FROM_QPI_TO_NODEx: DRS Data packets (Any - DataC) received from Intel QPI sent to Node ID 'x'. Expressed in bytes	((CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0{[12:0],dnid}={0x1C 00,x} Q_Py_PCI_PMON_PKT_z_MASK0[17:0]=0x3FE00) - (CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0{[12:0],dnid}={0x1C 00,x} Q_Py_PCI_PMON_PKT_z_MASK0[17:0]=0x3FF80)) * 64
DRS_WbE_FROM_QPI: DRS writeback 'change to E state' packets received from Intel QPI in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1CC0, Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0) * 64
DRS_WbI_FROM_QPI: DRS writeback 'change to I state' packets received from Intel QPI in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1C80, Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0) * 64
DRS_WbS_FROM_QPI: DRS writeback 'change to S state' packets received from Intel QPI in bytes	(CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0[12:0]=0x1CA0, Q_Py_PCI_PMON_PKT_z_MASK0[12:0]=0x1FE0) * 64



Symbol Name: Definition	Equation
NCB_DATA_FROM_QPI_TO_NODEx: NCB Data packets (Any - Interrupts) received from Intel QPI sent to Node ID 'x'. Expressed in bytes	((CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0{[12:0],dnid}={0x18 00,x} Q_Py_PCI_PMON_PKT_z_MASK0[17:0]=0x3FE00) - (CTO_COUNT with:{Q_Py_PCI_PMON_PKT_z_MATCH0{[12:0],dnid}={0x19 00,x} Q_Py_PCI_PMON_PKT_z_MASK0[17:0]=0x3FF80)) * 64
NCB_DATA_MSGS_FROM_QPI: NCB Data Messages From QPI in bytes	(RxL_FLITS_G2.NCB_DATA * 8)
PCT_LINK_FULL_POWER_CYCLES: Percent of Cycles the Intel QPI link is at Full Power	RxL0_POWER_CYCLES / CLOCKTICKS
PCT_LINK_HALF_DISABLED_CYCLES: Percent of Cycles the Intel QPI link in power mode where half of the lanes are disabled.	RxL0P_POWER_CYCLES / CLOCKTICKS
PCT_LINK_SHUTDOWN_CYCLES: Percent of Cycles the Intel QPI link is Shutdown	L1_POWER_CYCLES / CLOCKTICKS
QPI_DATA_BW: Intel QPI data transmit bandwidth in Bytes	TxL_FLITS_G0.DATA * 8
QPI_LINK_BW:     Intel QPI total transmit bandwidth in Bytes (includes control)	(TxL_FLITS_G0.DATA + TxL_FLITS_G0.NON_DATA) * 8
QPI_LINK_UTIL: Percentage of cycles that Intel QPI Link was utilized. Calculated from 1 - Number of idle flits - time the link was 'off'	(RxL_FLITS_G0.DATA + RxL_FLITS_G0.NON_DATA) / (2 * CLOCKTICKS)
QPI_SPEED:     Intel QPI Speed - In GT/s (GigaTransfers / Second) - Max Intel QPI Bandwidth is 2 * ROUND (Intel QPI Speed, 0)	ROUND (( CLOCKTICKS / TSC ) * TSC_SPEED, 0 ) * ( 8 / 1000)

#### Intel® QPI LL Box Performance Monitor Event List 2.9.6

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the Intel QPI LL Box.

#### **CLOCKTICKS**

• Title: Number of qfclks • Category: CFCLK Events • Event Code: 0x14

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of clocks in the Intel QPI LL. This clock runs at 1/4th the "GT/s" speed of the Intel QPI link. For example, a 4GT/s link will have qfclk or 1GHz. Intel Xeon Processor E5 and E7 v3 family does not support dynamic link speeds, so this frequency is fixed.

#### CTO\_COUNT

• Title: Count of CTO Events • Category: CTO Events • Event Code: 0x38 • Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• Filter Dependency: QPIMask0[17:0],QPIMask1[19:16],QPIMatch1[19:16]



• **Definition:** Counts the number of CTO (cluster trigger outs) events that were asserted across the two slots. If both slots trigger in a given cycle, the event will increment by 2. You can use edge detect to count the number of cases when both events triggered.

#### **DIRECT2CORE**

Title: Direct 2 Core SpawningCategory: DIRECT2CORE Events

• Event Code: 0x13

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of DRS packets that we attempted to do direct2core on. There are 4 mutually exclusive filters. Filter [0] can be used to get successful spawns, while [1:3] provide the different failure cases. Note that this does not count packets that are not candidates for Direct2Core. The only candidates for Direct2Core are DRS packets destined for Cbos.

Table 2-180. Unit Masks for DIRECT2CORE

Extension	umask [15:8]	Description
SUCCESS_RBT_HIT	bxxxxxx1	Spawn Success The spawn was successful. There were sufficient credits, the RBT valid bit was set and there was an RBT tag match. The message was marked to spawn direct2core.
FAILURE_CREDITS	bxxxxx1x	Spawn Failure - Egress Credits The spawn failed because there were not enough Egress credits. Had there been enough credits, the spawn would have worked as the RBT bit was set and the RBT tag matched.
FAILURE_RBT_HIT	bxxxxx1xx	Spawn Failure - RBT Invalid The spawn failed because the route-back table (RBT) specified that the transaction should not trigger a direct2core transaction. This is common for IO transactions. There were enough Egress credits and the RBT tag matched but the valid bit was not set.
FAILURE_CREDITS_RBT	bxxxx1xxx	Spawn Failure - Egress and RBT Invalid The spawn failed because there were not enough Egress credits AND the RBT bit was not set, but the RBT tag matched.
FAILURE_MISS	bxxx1xxxx	Spawn Failure - RBT Miss The spawn failed because the RBT tag did not match although the valid bit was set and there were enough Egress credits.
FAILURE_CREDITS_MISS	bxx1xxxxx	Spawn Failure - Egress and RBT Miss The spawn failed because the RBT tag did not match and there weren't enough Egress credits. The valid bit was set.
FAILURE_RBT_MISS	bx1xxxxxx	Spawn Failure - RBT Miss and Invalid The spawn failed because the RBT tag did not match and the valid bit was not set although there were enough Egress credits.
FAILURE_CREDITS_RBT_ MISS	b1xxxxxxx	Spawn Failure - Egress and RBT Miss, Invalid The spawn failed because the RBT tag did not match, the valid bit was not set and there weren't enough Egress credits.

#### L1\_POWER\_CYCLES

• Title: Cycles in L1

• Category: POWER Events

• Event Code: 0x12

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Intel QPI qfclk cycles spent in L1 power mode. L1 is a mode that totally shuts down an Intel QPI link. Use edge detect to count the number of instances when the Intel QPI link entered L1. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in



another. Because L1 totally shuts down the link, it takes a good amount of time to exit this mode.

### RxL0P\_POWER\_CYCLES

• Title: Cycles in L0p

• Category: POWER\_RX Events

• Event Code: 0x10

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Intel QPI qfclk cycles spent in L0p power mode. L0p is a mode where we disable 1/2 of the Intel QPI lanes, decreasing our bandwidth in order to save power. It increases snoop and data transfer latencies and decreases overall bandwidth. This mode can be very useful in NUMA optimized workloads that largely only utilize Intel QPI for snoops and their responses. Use edge detect to count the number of instances when the Intel QPI link entered L0p. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.

• **NOTE:** Using .edge\_det to count transitions does not function if L1\_POWER\_CYCLES > 0.

#### RxL0\_POWER\_CYCLES

• Title: Cycles in L0

Category: POWER\_RX Events

• Event Code: 0x0f

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Intel QPI qfclk cycles spent in L0 power mode in the Link Layer. L0 is the default mode which provides the highest performance with the most power. Use edge detect to count the number of instances that the link entered L0. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. The phy layer sometimes leaves L0 for training, which will not be captured by this event.

• NOTE: Includes LOp cycles. To get just LO, subtract RxLOP POWER CYCLES

### RxL\_BYPASSED

• Title: Rx Flit Buffer Bypassed

Category: RXQ EventsEvent Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

Definition: Counts the number of times that an incoming flit was able to bypass the
flit buffer and pass directly across the BGF and into the Egress. This is a latency optimization, and should generally be the common case. If this value is less than the
number of flits transferred, it implies that there was queueing getting onto the ring,
and thus the transactions saw higher latency.

#### RxL\_CREDITS\_CONSUMED\_VN0

• Title: VN0 Credit Consumed

• Category: RX CREDITS CONSUMED Events

Event Code: 0x1eExtra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of times that an RxQ VN0 credit was consumed (i.e. message uses a VN0 credit for the Rx Buffer). This includes packets that went through the RxQ and those that were bypasssed.



Table 2-181. Unit Masks for RxL\_CREDITS\_CONSUMED\_VN0

Extension	umask [15:8]	Description
DRS	bxxxxxxx1	DRS VN0 credit for the DRS message class.
NCB	bxxxxxx1x	NCB VN0 credit for the NCB message class.
NCS	bxxxxx1xx	NCS VN0 credit for the NCS message class.
НОМ	bxxxx1xxx	HOM VN0 credit for the HOM message class.
SNP	bxxx1xxxx	SNP VN0 credit for the SNP message class.
NDR	bxx1xxxxx	NDR VN0 credit for the NDR message class.

### RxL\_CREDITS\_CONSUMED\_VN1

• Title: VN1 Credit Consumed

• Category: RX\_CREDITS\_CONSUMED Events

Event Code: 0x39Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of times that an RxQ VN1 credit was consumed (i.e. message uses a VN1 credit for the Rx Buffer). This includes packets that went through the RxQ and those that were bypasssed.

Table 2-182. Unit Masks for RxL\_CREDITS\_CONSUMED\_VN1

Extension	umask [15:8]	Description
DRS	bxxxxxxx1	DRS VN1 credit for the DRS message class.
NCB	bxxxxxx1x	NCB VN1 credit for the NCB message class.
NCS	bxxxxx1xx	NCS VN1 credit for the NCS message class.
НОМ	bxxxx1xxx	HOM VN1 credit for the HOM message class.
SNP	bxxx1xxxx	SNP VN1 credit for the SNP message class.
NDR	bxx1xxxxx	NDR VN1 credit for the NDR message class.

#### RxL\_CREDITS\_CONSUMED\_VNA

• Title: VNA Credit Consumed

• Category: RX\_CREDITS\_CONSUMED Events

Event Code: 0x1dExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times that an RxQ VNA credit was consumed (i.e. message uses a VNA credit for the Rx Buffer). This includes packets that went through the RxQ and those that were bypasssed.



## RxL\_CYCLES\_NE

Title: RxQ Cycles Not Empty
Category: RXQ Events
Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the Intel QPI RxQ was not empty. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy Accumulator event to calculate the average occupancy.

#### RxL\_FLITS\_G1

Title: Flits Received - Group 1Category: FLITS\_RX Events

Event Code: 0x02Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of flits received from the Intel QPI Link. This is one of three "groups" that allow us to track flits. It includes filters for SNP, HOM, and DRS message classes. Each "flit" is made up of 80 bits of information (in addition to some ECC data). In full-width (L0) mode, flits are made up of four "fits", each of which contains 20 bits of data (along with some additional ECC data). In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit. When one talks about Intel QPI "speed" (for example, 8.0 GT/s), the "transfers" here refer to "fits". Therefore, in L0, the system will transfer 1 "flit" at the rate of 1/4th the Intel QPI speed. One can calculate the bandwidth of the link by taking: flits\*80b/time. Note that this is not the same as "data" bandwidth. For example, when we are transferring a 64B cacheline across Intel QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual "data" and an additional 16 bits of other information. To calculate "data" bandwidth, one should therefore do: data flits \* 8B / time.

Table 2-183. Unit Masks for RxL FLITS G1

Extension	umask [15:8]	Description
SNP	b00000001	SNP Flits Counts the number of snoop request flits received over Intel® QPI. These requests are contained in the snoop channel. This does not include snoop responses, which are received on the home channel.
HOM_REQ	b0000010	HOM Request Flits Counts the number of data request received over Intel QPI on the home channel. This basically counts the number of remote memory requests received over Intel QPI. In conjunction with the local read count in the Home Agent, one can calculate the number of LLC Misses.
HOM_NONREQ	b00000100	HOM Non-Request Flits Counts the number of non-request flits received over Intel QPI on the home channel. These are most commonly snoop responses, and this event can be used as a proxy for that.
НОМ	b00000110	HOM Flits Counts the number of flits received over Intel QPI on the home channel.
DRS_DATA	b00001000	DRS Data Flits Counts the total number of data flits received over Intel QPI on the DRS (Data Response) channel. DRS flits are used to transmit data with coherency. This does not count data flits received over the NCB channel which transmits non-coherent data. This includes only the data flits (not the header).



#### Table 2-183. Unit Masks for RxL\_FLITS\_G1

Extension	umask [15:8]	Description
DRS_NONDATA	b00010000	DRS Header Flits Counts the total number of protocol flits received over Intel QPI on the DRS (Data Response) channel. DRS flits are used to transmit data with coherency. This does not count data flits received over the NCB channel which transmits non-coherent data. This includes only the header flits (not the data). This includes extended headers.
DRS	b00011000	DRS Flits (both Header and Data) Counts the total number of flits received over Intel QPI on the DRS (Data Response) channel. DRS flits are used to transmit data with coherency. This does not count data flits received over the NCB channel which transmits non-coherent data.

#### RxL\_FLITS\_G2

Title: Flits Received - Group 2Category: FLITS\_RX Events

Event Code: 0x03Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of flits received from the Intel QPI Link. This is one of three "groups" that allow us to track flits. It includes filters for NDR, NCB, and NCS message classes. Each "flit" is made up of 80 bits of information (in addition to some ECC data). In full-width (L0) mode, flits are made up of four "fits", each of which contains 20 bits of data (along with some additional ECC data). In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit. When one talks about Intel QPI "speed" (for example, 8.0 GT/s), the "transfers" here refer to "fits". Therefore, in L0, the system will transfer 1 "flit" at the rate of 1/4th the Intel QPI speed. One can calculate the bandwidth of the link by taking: flits\*80b/time. Note that this is not the same as "data" bandwidth. For example, when we are transferring a 64B cacheline across Intel QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual "data" and an additional 16 bits of other information. To calculate "data" bandwidth, one should therefore do: data flits \* 8B / time.

## Table 2-184. Unit Masks for RxL\_FLITS\_G2

Extension	umask [15:8]	Description
NDR_AD	b00000001	Non-Data Response Rx Flits - AD Counts the total number of flits received over the NDR (Non-Data Response) channel. This channel is used to send a variety of protocol flits including grants and completions. This is only for NDR packets to the local socket which use the AK ring.
NDR_AK	b00000010	Non-Data Response Rx Flits - AK Counts the total number of flits received over the NDR (Non-Data Response) channel. This channel is used to send a variety of protocol flits including grants and completions. This is only for NDR packets destined for Route-thru to a remote socket.
NCB_DATA	b00000100	Non-Coherent data Rx Flits Number of Non-Coherent Bypass data flits. These flits are generally used to transmit non-coherent data across Intel® QPI. This does not include a count of the DRS (coherent) data flits. This only counts the data flits, not the NCB headers.
NCB_NONDATA	b00001000	Non-Coherent non-data Rx Flits Number of Non-Coherent Bypass non-data flits. These packets are generally used to transmit non-coherent data across Intel QPI, and the flits counted here are for headers and other non-data flits. This includes extended headers.



#### Table 2-184. Unit Masks for RxL\_FLITS\_G2

Extension	umask [15:8]	Description
NCB	b00001100	Non-Coherent Rx Flits Number of Non-Coherent Bypass flits. These packets are generally used to transmit non-coherent data across Intel QPI.
NCS	b00010000	Non-Coherent standard Rx Flits Number of NCS (non-coherent standard) flits received over Intel QPI. This includes extended headers.

#### RxL\_INSERTS

• Title: Rx Flit Buffer Allocations

Category: RXQ EventsEvent Code: 0x08

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.

#### RxL\_INSERTS\_DRS

• Title: Rx Flit Buffer Allocations - DRS

Category: RXQ Events
Event Code: 0x09
Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime. This monitors only DRS flits.

#### Table 2-185. Unit Masks for RxL\_INSERTS\_DRS

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

#### **RxL\_INSERTS\_HOM**

Title: Rx Flit Buffer Allocations - HOM

Category: RXQ Events
Event Code: 0x0c
Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime. This monitors only HOM flits.



#### Table 2-186. Unit Masks for RxL\_INSERTS\_HOM

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VNO
VN1	bxxxxxx1x	for VN1

## RxL\_INSERTS\_NCB

• Title: Rx Flit Buffer Allocations - NCB

Category: RXQ EventsEvent Code: 0x0aExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime. This monitors only NCB flits.

#### Table 2-187. Unit Masks for RxL\_INSERTS\_NCB

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VNO
VN1	bxxxxxx1x	for VN1

#### **RxL INSERTS NCS**

• Title: Rx Flit Buffer Allocations - NCS

Category: RXQ Events
Event Code: 0x0b
Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime. This monitors only NCS flits.

#### Table 2-188. Unit Masks for RxL\_INSERTS\_NCS

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VNO
VN1	bxxxxxx1x	for VN1



#### RxL\_INSERTS\_NDR

• Title: Rx Flit Buffer Allocations - NDR

Category: RXQ EventsEvent Code: 0x0eExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime. This monitors only NDR flits.

#### Table 2-189. Unit Masks for RxL\_INSERTS\_NDR

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

## RxL\_INSERTS\_SNP

• Title: Rx Flit Buffer Allocations - SNP

Category: RXQ EventsEvent Code: 0x0dExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Rx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime. This monitors only SNP flits.

## Table 2-190. Unit Masks for RxL\_INSERTS\_SNP

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

#### **RxL OCCUPANCY**

• Title: RxQ Occupancy - All Packets

Category: RXQ EventsEvent Code: 0x0b

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime.



### RxL\_OCCUPANCY\_DRS

Title: RxQ Occupancy - DRS
Category: RXQ Events
Event Code: 0x15
Extra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime. This monitors DRS flits only.

#### Table 2-191. Unit Masks for RxL\_OCCUPANCY\_DRS

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

### **RxL\_OCCUPANCY\_HOM**

Title: RxQ Occupancy - HOM
Category: RXQ Events
Event Code: 0x18
Extra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime. This monitors HOM flits only.

#### Table 2-192. Unit Masks for RxL\_OCCUPANCY\_HOM

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

#### RxL\_OCCUPANCY\_NCB

Title: RxQ Occupancy - NCB
Category: RXQ Events
Event Code: 0x16
Extra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate



average occupancy, or with the Flit Buffer Allocations event to track average lifetime. This monitors NCB flits only.

#### Table 2-193. Unit Masks for RxL\_OCCUPANCY\_NCB

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

## RxL\_OCCUPANCY\_NCS

Title: RxQ Occupancy - NCS
Category: RXQ Events
Event Code: 0x17
Extra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime. This monitors NCS flits only.

### Table 2-194. Unit Masks for RxL\_OCCUPANCY\_NCS

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

#### RxL\_OCCUPANCY\_NDR

Title: RxQ Occupancy - NDR
Category: RXQ Events
Event Code: 0x1a
Extra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime. This monitors NDR flits only.

#### Table 2-195. Unit Masks for RxL\_OCCUPANCY\_NDR

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1



#### RxL\_OCCUPANCY\_SNP

Title: RxQ Occupancy - SNP
Category: RXQ Events
Event Code: 0x19
Extra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Accumulates the number of elements in the Intel QPI RxQ in each cycle. Generally, when data is transmitted across Intel QPI, it will bypass the RxQ and pass directly to the ring interface. If things back up getting transmitted onto the ring, however, it may need to allocate into this buffer, thus increasing the latency. This event can be used in conjunction with the Flit Buffer Not Empty event to calculate average occupancy, or with the Flit Buffer Allocations event to track average lifetime. This monitors SNP flits only.

## Table 2-196. Unit Masks for RxL\_OCCUPANCY\_SNP

Extension	umask [15:8]	Description
VN0	bxxxxxxx1	for VN0
VN1	bxxxxxx1x	for VN1

### TxL0P\_POWER\_CYCLES

• Title: Cycles in L0p

• Category: POWER\_TX Events

• Event Code: 0x0d

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Intel QPI qfclk cycles spent in L0p power mode. L0p is a mode where we disable 1/2 of the Intel QPI lanes, decreasing our bandwidth in order to save power. It increases snoop and data transfer latencies and decreases overall bandwidth. This mode can be very useful in NUMA optimized workloads that largely only utilize Intel QPI for snoops and their responses. Use edge detect to count the number of instances when the Intel QPI link entered L0p. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another.

• **NOTE:** Using .edge\_det to count transitions does not function if L1\_POWER\_CYCLES > 0.

#### TxL0\_POWER\_CYCLES

• Title: Cycles in L0

• Category: POWER\_TX Events

• Event Code: 0x0c

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of Intel QPI qfclk cycles spent in L0 power mode in the Link Layer. L0 is the default mode which provides the highest performance with the most power. Use edge detect to count the number of instances that the link entered L0. Link power states are per link and per direction, so for example the Tx direction could be in one state while Rx was in another. The phy layer sometimes leaves L0 for training, which will not be captured by this event.

NOTE: Includes L0p cycles. To get just L0, subtract TxL0P\_POWER\_CYCLES



#### TxL\_BYPASSED

• Title: Tx Flit Buffer Bypassed

Category: TXQ EventsEvent Code: 0x05

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times that an incoming flit was able to bypass the Tx flit buffer and pass directly out the Intel QPI Link. Generally, when data is transmitted across Intel QPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.

#### TxL\_CYCLES\_NE

• Title: Tx Flit Buffer Cycles not Empty

Category: TXQ EventsEvent Code: 0x06

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles when the TxQ is not empty. Generally, when data is transmitted across Intel QPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link.

#### TxL\_FLITS\_G0

Title: Flits Transferred - Group 0Category: FLITS\_TX Events

• Event Code: 0x00

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of flits transmitted across the Intel QPI Link. It includes filters for Idle, protocol, and Data Flits. Each "flit" is made up of 80 bits of information (in addition to some ECC data). In full-width (L0) mode, flits are made up of four "fits", each of which contains 20 bits of data (along with some additional ECC data). In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit. When one talks about Intel QPI "speed" (for example, 8.0 GT/s), the "transfers" here refer to "fits". Therefore, in L0, the system will transfer 1 "flit" at the rate of 1/4th the Intel QPI speed. One can calculate the bandwidth of the link by taking: flits\*80b/time. Note that this is not the same as "data" bandwidth. For example, when we are transferring a 64B cacheline across Intel QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual "data" and an additional 16 bits of other information. To calculate "data" bandwidth, one should therefore do: data flits \* 8B / time (for L0) or 4B instead of 8B for L0p.

Table 2-197. Unit Masks for TxL\_FLITS\_G0

Extension	umask [15:8]	Description
DATA	600000010	Data Tx Flits  Number of data flits transmitted over Intel QPI. Each flit contains 64b of data. This includes both DRS and NCB data flits (coherent and non-coherent). This can be used to calculate the data bandwidth of the Intel QPI link. One can get a good picture of the Intel QPI-link characteristics by evaluating the protocol flits, data flits, and idle/null flits. This does not include the header flits that go in data packets.
NON_DATA	b00000100	Non-Data protocol Tx Flits Number of non-NULL non-data flits transmitted across Intel QPI. This basically tracks the protocol overhead on the Intel QPI link. One can get a good picture of the Intel QPI-link characteristics by evaluating the protocol flits, data flits, and idle/null flits. This includes the header flits for data packets.



## TxL\_FLITS\_G1

• Title: Flits Transferred - Group 1 • Category: FLITS\_TX Events

• Event Code: 0x00 • Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

Max. Inc/Cyc: 2, Register Restrictions: 0-3
Definition: Counts the number of flits transmitted across the Intel QPI Link. This is one of three "groups" that allow us to track flits. It includes filters for SNP, HOM, and DRS message classes. Each "flit" is made up of 80 bits of information (in addition to some ECC data). In full-width (L0) mode, flits are made up of four "fits", each of which contains 20 bits of data (along with some additional ECC data). In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit. When one talks about Intel QPI "speed" (for example, 8.0 GT/s), the "transfers" here refer to "fits". Therefore, in L0, the system will transfer 1 "flit" at the rate of 1/4th the Intel QPI speed. One can calculate the bandwidth of the link by taking: flits\*80b/time. Note that this is not the same as "data" bandwidth. For example, when we are transferring a 64B cacheline across Intel QPI, we will break it into 9 flits - 1 with header information and 8 with 64 bits of actual "data" and an additional 16 bits of other information. To calculate "data" bandwidth, one should therefore do: data flits \* 8B / time. data flits \* 8B / time.

Table 2-198. Unit Masks for TxL\_FLITS\_G1

Extension	umask [15:8]	Description
SNP	b0000001	SNP Flits Counts the number of snoop request flits transmitted over Intel® QPI. These requests are contained in the snoop channel. This does not include snoop responses, which are transmitted on the home channel.
HOM_REQ	b0000010	HOM Request Flits Counts the number of data request transmitted over Intel QPI on the home channel. This basically counts the number of remote memory requests transmitted over Intel QPI. In conjunction with the local read count in the Home Agent, one can calculate the number of LLC Misses.
HOM_NONREQ	b00000100	HOM Non-Request Flits Counts the number of non-request flits transmitted over Intel QPI on the home channel. These are most commonly snoop responses, and this event can be used as a proxy for that.
НОМ	b00000110	HOM Flits Counts the number of flits transmitted over Intel QPI on the home channel.
DRS_DATA	b00001000	DRS Data Flits Counts the total number of data flits transmitted over Intel QPI on the DRS (Data Response) channel. DRS flits are used to transmit data with coherency. This does not count data flits transmitted over the NCB channel which transmits non-coherent data. This includes only the data flits (not the header).
DRS_NONDATA	b00010000	DRS Header Flits Counts the total number of protocol flits transmitted over Intel QPI on the DRS (Data Response) channel. DRS flits are used to transmit data with coherency. This does not count data flits transmitted over the NCB channel which transmits non-coherent data. This includes only the header flits (not the data). This includes extended headers.
DRS	b00011000	DRS Flits (both Header and Data) Counts the total number of flits transmitted over Intel QPI on the DRS (Data Response) channel. DRS flits are used to transmit data with coherency.



## TxL\_FLITS\_G2

Title: Flits Transferred - Group 2Category: FLITS\_TX Events

Event Code: 0x01Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Counts the number of flits transmitted across the Intel QPI Link. This is one of three "groups" that allow us to track flits. It includes filters for NDR, NCB, and NCS message classes. Each "flit" is made up of 80 bits of information (in addition to some ECC data). In full-width (L0) mode, flits are made up of four "fits", each of which contains 20 bits of data (along with some additional ECC data). In half-width (L0p) mode, the fits are only 10 bits, and therefore it takes twice as many fits to transmit a flit. When one talks about Intel QPI "speed" (for example, 8.0 GT/s), the "transfers" here refer to "fits". Therefore, in L0, the system will transfer 1 "flit" at the rate of 1/4th the Intel QPI speed. One can calculate the bandwidth of the link by taking: flits\*80b/time. Note that this is not the same as "data" bandwidth. For example, when we are transferring a 64B cacheline across Intel QPI, we will break it into 9 flits -- 1 with header information and 8 with 64 bits of actual "data" and an additional 16 bits of other information. To calculate "data" bandwidth, one should therefore do: data flits \* 8B / time.

Table 2-199. Unit Masks for TxL FLITS G2

Extension	umask [15:8]	Description
NDR_AD	b00000001	Non-Data Response Tx Flits - AD Counts the total number of flits transmitted over the NDR (Non-Data Response) channel. This channel is used to send a variety of protocol flits including grants and completions. This is only for NDR packets to the local socket which use the AK ring.
NDR_AK	b0000010	Non-Data Response Tx Flits - AK Counts the total number of flits transmitted over the NDR (Non-Data Response) channel. This channel is used to send a variety of protocol flits including grants and completions. This is only for NDR packets destined for Route-thru to a remote socket.
NCB_DATA	b00000100	Non-Coherent data Tx Flits Number of Non-Coherent Bypass data flits. These flits are generally used to transmit non-coherent data across Intel® QPI. This does not include a count of the DRS (coherent) data flits. This only counts the data flits, not the NCB headers.
NCB_NONDATA	b00001000	Non-Coherent non-data Tx Flits Number of Non-Coherent Bypass non-data flits. These packets are generally used to transmit non-coherent data across Intel QPI, and the flits counted here are for headers and other non-data flits. This includes extended headers.
NCB	b00001100	Non-Coherent Bypass Tx Flits Number of Non-Coherent Bypass flits. These packets are generally used to transmit non-coherent data across Intel <sup>®</sup> QPI.
NCS	b00010000	Non-Coherent standard Tx Flits Number of NCS (non-coherent standard) flits transmitted over Intel QPI. This includes extended headers.

#### TxL INSERTS

• Title: Tx Flit Buffer Allocations

Category: TXQ EventsEvent Code: 0x04

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of allocations into the Intel QPI Tx Flit Buffer. Generally, when data is transmitted across Intel QPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency



to transfer out to the link. This event can be used in conjunction with the Flit Buffer Occupancy event in order to calculate the average flit buffer lifetime.

## TxL\_OCCUPANCY

• Title: Tx Flit Buffer Occupancy

Category: TXQ EventsEvent Code: 0x07

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Accumulates the number of flits in the TxQ. Generally, when data is transmitted across Intel QPI, it will bypass the TxQ and pass directly to the link. However, the TxQ will be used with L0p and when LLR occurs, increasing latency to transfer out to the link. This can be used with the cycles not empty event to track average occupancy, or the allocations event to track average lifetime in the TxQ.

#### TxR\_AD\_HOM\_CREDIT\_ACQUIRED

Title: R3QPI Egress Credit Occupancy - HOMCategory: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x26Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of link layer credits into the R3 (for transactions across the BGF) acquired each cycle. Flow Control FIFO for Home messages on AD.

#### Table 2-200. Unit Masks for TxR\_AD\_HOM\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description
VN0	b00000001	for VNO
VN1	b00000010	for VN1

### TxR\_AD\_HOM\_CREDIT\_OCCUPANCY

Title: R3QPI Egress Credit Occupancy - AD HOMCategory: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x22Extra Select Bit: Y

• Max. Inc/Cyc: 28, Register Restrictions: 0-3

• **Definition:** Occupancy event that tracks the number of link layer credits into the R3 (for transactions across the BGF) available in each cycle. Flow Control FIFO for HOM messages on AD.

## Table 2-201. Unit Masks for TxR\_AD\_HOM\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
VN0	b00000001	for VNO
VN1	b00000010	for VN1



## TxR\_AD\_NDR\_CREDIT\_ACQUIRED

Title: R3QPI Egress Credit Occupancy - AD NDR
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x28Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of link layer credits into the R3 (for transactions across the BGF) acquired each cycle. Flow Control FIFO for NDR messages on AD.

## Table 2-202. Unit Masks for TxR\_AD\_NDR\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description
VN0	b00000001	for VNO
VN1	b00000010	for VN1

### TxR\_AD\_NDR\_CREDIT\_OCCUPANCY

Title: R3QPI Egress Credit Occupancy - AD NDR
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x24Extra Select Bit: Y

• Max. Inc/Cyc: 8, Register Restrictions: 0-3

• **Definition:** Occupancy event that tracks the number of link layer credits into the R3 (for transactions across the BGF) available in each cycle. Flow Control FIFO for NDR messages on AD.

### Table 2-203. Unit Masks for TxR\_AD\_NDR\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1

## TxR\_AD\_SNP\_CREDIT\_ACQUIRED

Title: R3QPI Egress Credit Occupancy - SNP
 Category: R3QPI EGRESS CREDITS Events

Event Code: 0x27Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of link layer credits into the R3 (for transactions across the BGF) acquired each cycle. Flow Control FIFO for Snoop messages on AD.

## Table 2-204. Unit Masks for TxR\_AD\_SNP\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1



## TxR\_AD\_SNP\_CREDIT\_OCCUPANCY

Title: R3QPI Egress Credit Occupancy - AD SNP
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x23Extra Select Bit: Y

• Max. Inc/Cyc: 28, Register Restrictions: 0-3

• **Definition:** Occupancy event that tracks the number of link layer credits into the R3 (for transactions across the BGF) available in each cycle. Flow Control FIFO fro Snoop messages on AD.

#### Table 2-205. Unit Masks for TxR\_AD\_SNP\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
VN0	b00000001	for VNO
VN1	b00000010	for VN1

## TxR\_AK\_NDR\_CREDIT\_ACQUIRED

Title: R3QPI Egress Credit Occupancy - AK NDR
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x29Extra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of credits into the R3 (for transactions across the BGF) acquired each cycle. Local NDR message class to AK Egress.

### TxR\_AK\_NDR\_CREDIT\_OCCUPANCY

Title: R3QPI Egress Credit Occupancy - AK NDR
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x25Extra Select Bit: Y

• Max. Inc/Cyc: 6, Register Restrictions: 0-3

Definition: Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle. Local NDR message class to AK Egress.

### TxR\_BL\_DRS\_CREDIT\_ACQUIRED

• **Title:** R3QPI Egress Credit Occupancy - DRS • **Category:** R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x2aExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of credits into the R3 (for transactions across the BGF) acquired each cycle. DRS message class to BL Egress.

#### Table 2-206. Unit Masks for TxR\_BL\_DRS\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description
VN0	b00000001	for VN0



#### Table 2-206. Unit Masks for TxR\_BL\_DRS\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description	
VN1	b00000010	for VN1	
VN_SHR	b00000100	for Shared VN	

## TxR\_BL\_DRS\_CREDIT\_OCCUPANCY

• Title: R3QPI Egress Credit Occupancy - BL DRS • Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x1fExtra Select Bit: Y

• Max. Inc/Cyc: 8, Register Restrictions: 0-3

Definition: Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle. DRS message class to BL Egress.

#### Table 2-207. Unit Masks for TxR\_BL\_DRS\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1
VN_SHR	b00000100	for Shared VN

## TxR\_BL\_NCB\_CREDIT\_ACQUIRED

Title: R3QPI Egress Credit Occupancy - NCBCategory: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x2bExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of credits into the R3 (for transactions across the BGF) acquired each cycle. NCB message class to BL Egress.

#### Table 2-208. Unit Masks for TxR\_BL\_NCB\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1

#### TxR\_BL\_NCB\_CREDIT\_OCCUPANCY

Title: R3QPI Egress Credit Occupancy - BL NCB
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x20Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle. NCB message class to BL Egress.



#### Table 2-209. Unit Masks for TxR\_BL\_NCB\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1

## TxR\_BL\_NCS\_CREDIT\_ACQUIRED

Title: R3QPI Egress Credit Occupancy - NCSCategory: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x2cExtra Select Bit: Y

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Number of credits into the R3 (for transactions across the BGF) acquired each cycle. NCS message class to BL Egress.

## Table 2-210. Unit Masks for TxR\_BL\_NCS\_CREDIT\_ACQUIRED

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1

### TxR\_BL\_NCS\_CREDIT\_OCCUPANCY

Title: R3QPI Egress Credit Occupancy - BL NCS
 Category: R3QPI\_EGRESS\_CREDITS Events

Event Code: 0x21Extra Select Bit: Y

• Max. Inc/Cyc: 2, Register Restrictions: 0-3

• **Definition:** Occupancy event that tracks the number of credits into the R3 (for transactions across the BGF) available in each cycle. NCS message class to BL Egress.

## Table 2-211. Unit Masks for TxR\_BL\_NCS\_CREDIT\_OCCUPANCY

Extension	umask [15:8]	Description
VN0	b00000001	for VN0
VN1	b00000010	for VN1

## VNA\_CREDIT\_RETURNS

• Title: VNA Credits Returned

• Category: VNA\_CREDIT\_RETURN Events

Event Code: 0x1cExtra Select Bit: Y

Max. Inc/Cyc: 1, Register Restrictions: 0-3
 Definition: Number of VNA credits returned.



## VNA\_CREDIT\_RETURN\_OCCUPANCY

Title: VNA Credits Pending Return - Occupancy
 Category: VNA\_CREDIT\_RETURN Events

Event Code: 0x1bExtra Select Bit: Y

• Max. Inc/Cyc: 128, Register Restrictions: 0-3

• **Definition:** Number of VNA credits in the Rx side that are waiting to be returned back across the link.

# 2.10 R2PCIe Performance Monitoring

R2PCIe represents the interface between the Ring and IIO traffic to/from PCIe.

## 2.10.1 R2PCIe Performance Monitoring Overview

The R2PCIe Box supports event monitoring through four 48b wide counters (R2\_PCI\_PMON\_CTR/CTL{3:0}). Each of these four counters can be programmed to count almost any R2PCIe event (see NOTE for exceptions). the R2PCIe counters can increment by a maximum of 5b per cycle.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

Note:

Only counter 0 can be used for tracking occupancy events. Only counters 2&3 can be used for ring utilization events.

# 2.10.1.1 R2PCIe PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from a R2PCIe performance counter, the overflow bit is set at the box level (R2\_PCI\_PMON\_CTL.ov). If the counter is enabled to communicate the overflow (R2\_PCI\_PMON\_CTL.ov\_en is set to 1), an overflow message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_rp bit is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register – Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in R2\_PCI\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_rp to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been cleared, the R2PCIe is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.



# 2.10.2 R2PCIe Performance Monitors

Table 2-212. R2PCIe Performance Monitoring Registers (PCICFG)

Register Name	PCICFG Address	Size (bits)	Description
PCICFG Base Address	Dev:Func DeviceID		
R2PCIe PMON Registers	D16:F1 0x2F34		
Box-Level Control/Status			
R2_PCI_PMON_BOX_STATUS	F8	32	R2PCIe PMON Box-Wide Status
R2_PCI_PMON_BOX_CTL	F4	32	R2PCIe PMON Box-Wide Control
Generic Counter Control			
R2_PCI_PMON_CTL3	E4	32	R2PCIe PMON Control for Counter 3
R2_PCI_PMON_CTL2	E0	32	R2PCIe PMON Control for Counter 2
R2_PCI_PMON_CTL1	DC	32	R2PCIe PMON Control for Counter 1
R2_PCI_PMON_CTL0	D8	32	R2PCIe PMON Control for Counter 0
Generic Counters			
R2_PCI_PMON_CTR3	BC+B8	32x2	R2PCIe PMON Counter 3
R2_PCI_PMON_CTR2	B4+B0	32x2	R2PCIe PMON Counter 2
R2_PCI_PMON_CTR1	AC+A8	32x2	R2PCIe PMON Counter 1
R2_PCI_PMON_CTR0	A4+A0	32x2	R2PCIe PMON Counter 0

#### 2.10.2.1 R2PCIe Box Level PMON State

The following registers represent the state governing all box-level PMUs in the R2PCIe Box.

In the case of the R2PCIe, the R2\_PCI\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the R2PCIe PMON registers, the corresponding bit in the R2\_PCI\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of '1' to them (which will clear the bits).

Table 2-213. R2\_PCI\_PMON\_BOX\_CTL Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description
ig	31:9	RV	0	Reserved
frz	8	WO	0	Freeze.  If set to 1 the counters in this box will be frozen.



Table 2-213. R2\_PCI\_PMON\_BOX\_CTL Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
ig	7:2	RV	0	Reserved
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control.  When set to 1, the Counter Control Registers will be reset to 0.

Table 2-214. R2\_PCI\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:4	RV	0	Reserved
ov	3:0	RW1C	0	If an overflow is detected from the corresponding R2_PCI_PMON_CTR register, it's overflow bit will be set. NOTE: Write of '1' will clear the bit.

## 2.10.2.2 R2PCIe PMON state - Counter/Control Pairs

The following table defines the layout of the R2PCIe performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).

Table 2-215. R2\_PCI\_PMON\_CTL{3-0} Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.  0 - comparison will be 'is event increment >= threshold?'.  1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.
ig	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (R2_PCI_PMON_BOX_STATUS.ov) and an overflow is sent on the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this R2 will be set in U_MSR_PMON_GLOBAL_STATUS.ov_rp
ig	19	RV	0	Reserved



#### Table 2-215. R2 PCI PMON CTL{3-0} Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	wo	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

#### Note:

Due to a issue found with the Intel Xeon Processor E5 and E7 v3 family hardware, it will be necessary to write each control register twice in a row in order for the Event Select field to take hold. It is recommended that SW perform the first write with the enable bit set to 0 followed by a write of the same control register value but with the enable bit set to 1.

The R2PCIe performance monitor data registers are 48-bit wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (Section 2.1.1.1, "Freezing on Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

Table 2-216.R2\_PCI\_PMON\_CTR{3-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	63:48	RV	0	Ignored
event_count	47:0	RW-V	0	48-bit performance event counter

# **2.10.3** R2PCIe Performance Monitoring Events

R2PCIe provides events to track information related to all the traffic passing through it's boundaries.

 IIO credit tracking - credits rejected, acquired and used all broken down by message Class.



# 2.10.4 R2PCIe Box Events Ordered By Code

The following table summarizes the directly measured R2PCIe Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
CLOCKTICKS	0x01	0-3	1	Number of uclks in domain
RING_AD_USED	0x07	0-3	1	R2 AD Ring in Use
RING_AK_USED	0x08	0-3	1	R2 AK Ring in Use
RING_BL_USED	0x09	0-3	1	R2 BL Ring in Use
RING_IV_USED	0x0a	0-3	1	R2 IV Ring in Use
RxR_CYCLES_NE	0x10	0-1	1	Ingress Cycles Not Empty
RxR_INSERTS	0x11	0-1	1	Ingress Allocations
RING_AK_BOUNCES	0x12	0-3	1	AK Ingress Bounced
RxR_OCCUPANCY	0x13	0	24	Ingress Occupancy Accumulator
TxR_NACK_CW	0x26	0-1	1	Egress CCW NACK
SBO0_CREDITS_ACQUIRED	0x28	0-1	2	SBo0 Credits Acquired
STALL_NO_SBO_CREDIT	0x2c	0-1	4	Stall on No Sbo Credits
IIO_CREDIT	0x2d	0-1	4	

# 2.10.5 R2PCIe Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from R2PCIe Box events.

Symbol Name: Definition	Equation
CYC_USED_DN:     Cycles Used in the Down direction, Even polarity	RING_BL_USED.CCW / SAMPLE_INTERVAL
CYC_USED_UP:     Cycles Used in the Up direction, Even polarity	RING_BL_USED.CW / SAMPLE_INTERVAL
RING_THRU_DN_BYTES: Ring throughput in the Down direction, Even polarity in Bytes	RING_BL_USED.CCW* 32
RING_THRU_UP_BYTES: Ring throughput in the Up direction, Even polarity in Bytes	RING_BL_USED.CW * 32

## 2.10.6 R2PCIe Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the R2PCIe Box.

## **CLOCKTICKS**

• Title: Number of uclks in domain

Category: UCLK EventsEvent Code: 0x01

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of uclks in the R2PCIe uclk domain. This could be slightly different than the count in the Ubox because of enable/freeze delays. How-



ever, because the R2PCIe is close to the Ubox, they generally should not diverge by more than a handful of cycles.

### **IIO\_CREDIT**

• Title:

• Category: IIO Credit Events

• Event Code: 0x2d

• Max. Inc/Cyc: 4, Register Restrictions: 0-1

• Definition:

### Table 2-217. Unit Masks for IIO\_CREDIT

Extension	umask [15:8]	Description
PRQ_QPI0	bxxxxxxx1	
PRQ_QPI1	bxxxxxx1x	
ISOCH_QPI0	bxxxxx1xx	
ISOCH_QPI1	bxxxx1xxx	

#### RING\_AD\_USED

Title: R2 AD Ring in Use
Category: RING Events
Event Code: 0x07

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

## Table 2-218. Unit Masks for RING\_AD\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

## RING\_AK\_BOUNCES

Title: AK Ingress Bounced
Category: RING Events
Event Code: 0x12

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of times when a request destined for the AK ingress bounced.



203

#### Table 2-219. Unit Masks for RING\_AK\_BOUNCES

Extension	umask [15:8]	Description
UP	bxxxxxxx1	Up
DN	bxxxxxx1x	Dn

## RING\_AK\_USED

Title: R2 AK Ring in Use
Category: RING Events
Event Code: 0x08

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

#### Table 2-220. Unit Masks for RING\_AK\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

## RING\_BL\_USED

Title: R2 BL Ring in Use
Category: RING Events
Event Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

#### Table 2-221. Unit Masks for RING\_BL\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise



#### Table 2-221. Unit Masks for RING\_BL\_USED

Extension	umask [15:8]	Description
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

## RING\_IV\_USED

Title: R2 IV Ring in Use
Category: RING Events
Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-3

• **Definition:** Counts the number of cycles that the IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop.

• **NOTE:** IV messages are split into two parts. In any cycle, a ring stop can see up to one (half-)packet moving in the CW direction and one (half-)packet moving in the CCW direction.

### Table 2-222. Unit Masks for RING\_IV\_USED

Extension	umask [15:8]	Description
CW	b00000011	Clockwise
CCW	b00001100	Counterclockwise
ANY	b00001111	Any

### RxR\_CYCLES\_NE

Title: Ingress Cycles Not EmptyCategory: INGRESS Events

• Event Code: 0x10

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of cycles when the R2PCIe Ingress is not empty. This tracks one of the three rings that are used by the R2PCIe agent. This can be used in conjunction with the R2PCIe Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters.

#### Table 2-223. Unit Masks for RxR\_CYCLES\_NE

Extension	umask [15:8]	Description	
NCB	bxxx1xxxx	NCB NCB Ingress Queue	
NCS	bxx1xxxxx	NCS NCS Ingress Queue	



205

## **RxR\_INSERTS**

Title: Ingress AllocationsCategory: INGRESS Events

• Event Code: 0x11

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of allocations into the R2PCIe Ingress. This tracks one of the three rings that are used by the R2PCIe agent. This can be used in conjunction with the R2PCIe Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters.

#### Table 2-224. Unit Masks for RxR\_INSERTS

Extension	umask [15:8]	Description
NCB	bxxx1xxxx	NCB NCB Ingress Queue
NCS	bxx1xxxxx	NCS NCS Ingress Queue

## **RxR\_OCCUPANCY**

• Title: Ingress Occupancy Accumulator

• Category: INGRESS Events

• Event Code: 0x13

• Max. Inc/Cyc: 24, Register Restrictions: 0

• **Definition:** Accumulates the occupancy of a given R2PCIe Ingress queue in each cycles. This tracks one of the three ring Ingress buffers. This can be used with the R2PCIe Ingress Not Empty event to calculate average occupancy or the R2PCIe Ingress Allocations event in order to calculate average queuing latency.

## Table 2-225. Unit Masks for RxR\_OCCUPANCY

Extension	umask [15:8]	Description	
DRS	b00001000	DRS DRS Ingress Queue	

#### SBOO\_CREDITS\_ACQUIRED

Title: SBo0 Credits AcquiredCategory: SBO Credit Events

• Event Code: 0x28

• Max. Inc/Cyc: 2, Register Restrictions: 0-1

• **Definition:** Number of Sbo 0 credits acquired in a given cycle, per ring.

## Table 2-226. Unit Masks for SBOO\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description		
AD	bxxxxxxx1	For AD Ring		
BL	bxxxxxx1x	For BL Ring		



## STALL\_NO\_SBO\_CREDIT

• Title: Stall on No Sbo Credits • Category: SBO Credit Events

• Event Code: 0x2c

• Max. Inc/Cyc: 4, Register Restrictions: 0-1

• Definition: Number of cycles Egress is stalled waiting for an Sbo credit to become

available. Per Sbo, per Ring.

### Table 2-227. Unit Masks for STALL\_NO\_SBO\_CREDIT

Extension	umask [15:8]	Description
SBO0_AD	bxxxxxxx1	For SBo0, AD Ring
SBO1_AD	bxxxxxx1x	For SBo1, AD Ring
SBO0_BL	bxxxxx1xx	For SBo0, BL Ring
SBO1_BL	bxxxx1xxx	For SBo1, BL Ring

#### TxR\_NACK\_CW

• Title: Egress CCW NACK • Category: EGRESS Events

• Event Code: 0x26

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition:

### Table 2-228. Unit Masks for TxR\_NACK\_CW

Extension	umask [15:8]	Description
DN_AD	bxxxxxxx1	AD CCW AD CounterClockwise Egress Queue
DN_BL	bxxxxxx1x	BL CCW BL CounterClockwise Egress Queue
DN_AK	bxxxxx1xx	AK CCW AK CounterClockwise Egress Queue
UP_AD	bxxxx1xxx	AK CCW BL CounterClockwise Egress Queue
UP_BL	bxxx1xxxx	BL CCW AD CounterClockwise Egress Queue
UP_AK	bxx1xxxxx	BL CW AD Clockwise Egress Queue

#### **R3QPI Performance Monitoring** 2.11

R3QPI is the interface between the Intel QPI Link Layer, which packetizes requests, and the Ring.

R3QPI is the interface between the ring and the Intel QPI Link Layer. It is responsible for translating between ring protocol packets and flits that are used for transmitting data across the Intel OPI interface. It performs credit checking between the local Intel QPI LL, the remote Intel QPI LL and other agents on the local ring.



The R3QPI agent provides several functions:

- Interface between Ring and Intel QPI:
   One of the primary attributes of the ring is its ability to convey Intel QPI semantics with no translation. For example, this architecture enables initiators to communicate with a local Home agent in exactly the same way as a remote Home agent on another Intel Xeon Processor E5 and E7 v3 family socket. With this philosophy, the R3QPI block is lean and does very little with regards to the Intel QPI protocol aside from mirror the request between the ring and the Intel QPI interface.
- Intel QPI routing:
  In order to optimize layout and latency, both full width Intel QPI interfaces share the same ring stop. Therefore, a Intel QPI packet might be received on one interface and simply forwarded along on the other Intel QPI interface. The R3QPI has sufficient routing logic to determine if a request, snoop or response is targeting the local socket or if it should be forwarded along to the other interface. This routing remains isolated to R3QPI and does not impede traffic on the Ring.
- Intel QPI Home Snoop Protocol (with early snoop optimizations for DP):
   The R3QPI agent implements a latency-reducing optimization for dual sockets which issues snoops within the socket for incoming requests as well as a latency-reducing optimization to return data satisfying Direct2Core (D2C) requests.

## 2.11.1 R3QPI Performance Monitoring Overview

Each R3QPI Link in the Intel Xeon Processor E5 and E7 v3 family supports event monitoring through three 48b wide counters (R3\_Ly\_PCI\_PMON\_CTR/CTL{2:0}). Each of these three counters can be programmed to count almost any R3QPI event (see NOTE for exceptions). The R3QPI counters can increment by a maximum of 6b per cycle.

For information on how to setup a monitoring session, refer to Section 2.1, "Uncore Per-Socket Performance Monitoring Control".

**Note:** Only counter 0 can be used for tracking occupancy events. Only counter 2 can be used to count ring events.

It is necessary to write the R3 PMON control registers twice with the same value to ensure that the value is recorded in the register.

# 2.11.1.1 R3QPI PMON Registers - On Overflow and the Consequences (PMI/Freeze)

If an overflow is detected from a R3QPI performance counter, the overflow bit is set at the box level (R3\_Ly\_PCI\_PMON\_BOX\_STATUS.ov). If the counter is enabled to communicate the overflow (R3\_Ly\_PCI\_PMON\_CTL.ov\_en is set to 1), an overflow message is sent to the UBox. When the UBox receives the overflow signal, the U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_rq bit is set (see Table 2-3, "U\_MSR\_PMON\_GLOBAL\_STATUS Register - Field Definitions"), a global freeze signal is sent and a PMI can be generated.

Once a freeze has occurred, in order to see a new freeze, the overflow responsible for the freeze must be cleared by setting the corresponding bit in R3\_Ly\_PCI\_PMON\_BOX\_STATUS.ov and U\_MSR\_PMON\_GLOBAL\_STATUS.ov\_rq to 1 (which acts to clear the bits). Assuming all the counters have been locally enabled (.en bit in control registers meant to monitor events) and the overflow bits have been

Note:



cleared, the R3QPI Link is prepared for a new sample interval. Once the global controls have been re-enabled (Section 2.1.4, "Enabling a New Sample Interval from Frozen Counters"), counting will resume.

# 2.11.2 R3QPI Performance Monitors

Table 2-229. R3QPI Performance Monitoring Registers (PCICFG)

Register Name	PCICFG Address	Size (bits)	Description
PCICFG Base Address	Dev:Func DeviceID		
R3QPI0 Link 0 PMON Registers	D11:F1 0x2F36		
R3QPI0 Link 1 PMON Registers	D11:F2 0x2F37		
Box-Level Control/Status			
R3_Ly_PCI_PMON_BOX_STATUS	F8	32	R3QPI Link y PMON Box-Wide Status
R3_Ly_PCI_PMON_BOX_CTL	F4	32	R3QPI Link y PMON Box-Wide Control
Generic Counter Control			
R3_Ly_PCI_PMON_CTL2	E0	32	R3QPI Link y PMON Control for Counter 2
R3_Ly_PCI_PMON_CTL1	DC	32	R3QPI Link y PMON Control for Counter 1
R3_Ly_PCI_PMON_CTL0	D8	32	R3QPI Link y PMON Control for Counter 0
Generic Counters			
R3_Ly_PCI_PMON_CTR2	B4+B0	32x2	R3QPI Link y PMON Counter 2
R3_Ly_PCI_PMON_CTR1	AC+A8	32x2	R3QPI Link y PMON Counter 1
R3_Ly_PCI_PMON_CTR0	A4+A0	32x2	R3QPI Link y PMON Counter 0

### 2.11.2.1 R3QPI Box Level PMON State

The following registers represent the state governing all box-level PMUs for each Link of the R3QPI Box.

In the case of the R3QPI Links, the R3\_Ly\_PCI\_PMON\_BOX\_CTL register provides the ability to manually freeze the counters in the box (.frz) and reset the generic state (.rst\_ctrs and .rst\_ctrl).

If an overflow is detected from one of the R3QPI PMON registers, the corresponding bit in the R3\_Ly\_PCI\_PMON\_BOX\_STATUS.ov field will be set. To reset these overflow bits, a user must write a value of `1' to them (which will clear the bits).



Table 2-230. R3\_Ly\_PCI\_PMON\_BOX\_CTL Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:9	RV	0	Ignored
frz	8	WO	0	Freeze.  If set to 1 the counters in this box will be frozen.
ig	7:2	RV	0	Ignored
rst_ctrs	1	WO	0	Reset Counters. When set to 1, the Counter Registers will be reset to 0.
rst_ctrl	0	WO	0	Reset Control.  When set to 1, the Counter Control Registers will be reset to 0.

Table 2-231. R3\_Ly\_PCI\_PMON\_BOX\_STATUS Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	31:4	RV	0	Ignored
rsv	3	RV	0	Reserved; SW must write to 0 else behavior is undefined.
ov	2:0	RW1C	0	If an overflow is detected from the corresponding R3_Ly_PCI_PMON_CTR register, it's overflow bit will be set. NOTE: Write of `1' will clear the bit.

# 2.11.2.2 R3QPI PMON state - Counter/Control Pairs

The following table defines the layout of the R3QPI performance monitor control registers. The main task of these configuration registers is to select the event to be monitored by their respective data counter (.ev\_sel, .umask). Additional control bits are provided to shape the incoming events (e.g. .invert, .edge\_det, .thresh) as well as provide additional functionality for monitoring software (.rst,.ov\_en).

Table 2-232. R3\_Ly\_PCI\_PMON\_CTL{2-0} Register - Field Definitions (Sheet 1 of 2)

Field	Bits	Attr	HW Reset Val	Description
thresh	31:24	RW-V	0	Threshold used in counter comparison.
invert	23	RW-V	0	Invert comparison against Threshold.
				0 - comparison will be 'is event increment >= threshold?'. 1 - comparison is inverted - 'is event increment < threshold?'  NOTE: .invert is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.  Also, if .edge_det is set to 1, the counter will increment when a 1 to 0 transition (i.e. falling edge) is detected.
en	22	RW-V	0	Local Counter Enable.



### Table 2-232.R3\_Ly\_PCI\_PMON\_CTL{2-0} Register - Field Definitions (Sheet 2 of 2)

Field	Bits	Attr	HW Reset Val	Description
rsv	21	RV	0	Reserved. SW must write to 0 else behavior is undefined.
ov_en	20	RW-V	0	When this bit is asserted and the corresponding counter overflows, its overflow bit is set in the local status register (R3_Ly_PCI_PMON_BOX_STATUS.ov) and an overflow is sent on the message channel to the UBox. When the overflow is received by the UBox, the bit corresponding to this R3 will be set in U_MSR_PMON_GLOBAL_STATUS.ov_r3{1,0}.
ig	19	RV	0	Ignored
edge_det	18	RW-V	0	When set to 1, rather than measuring the event in each cycle it is active, the corresponding counter will increment when a 0 to 1 transition (i.e. rising edge) is detected.  When 0, the counter will increment in each cycle that the event is asserted.  NOTE: .edge_det is in series following .thresh, Due to this, the .thresh field must be set to a non-0 value. For events that increment by no more than 1 per cycle, set .thresh to 0x1.
rst	17	WO	0	When set to 1, the corresponding counter will be cleared to 0.
rsv	16	RV	0	Reserved. SW must write to 0 else behavior is undefined.
umask	15:8	RW-V	0	Select subevents to be counted within the selected event.
ev_sel	7:0	RW-V	0	Select event to be counted.

#### Note:

It is necessary to write each control register twice in a row in order for the Event Select field to take hold. It is recommended that SW perform the first write with the enable bit set to 0 followed by a write of the same control register value but with the enable bit set to 1.

The R3QPI performance monitor data registers are 48b wide. A counter overflow occurs when a carry out from bit 47 is detected. Software can force all uncore counting to freeze after N events by preloading a monitor with a count value of 2<sup>48</sup> - N and setting the control register to send an overflow message to the UBox (Section 2.1.1.1, "Freezing on Counter Overflow"). During the interval of time between overflow and global disable, the counter value will wrap and continue to collect events.

If accessible, software can continuously read the data registers without disabling event collection.

Table 2-233. R3\_Ly\_PCI\_PMON\_CTR{2-0} Register - Field Definitions

Field	Bits	Attr	HW Reset Val	Description
ig	63:44	RV	0	Ignored
event_count	43:0	RW-V	0	44-bit performance event counter



# 2.11.3 R3QPI Performance Monitoring Events

R3QPI provides events to track information related to all the traffic passing through it's boundaries.

• VN/IIO credit tracking - in addition to tracking the occupancy of the full VNA queue, R3QPI provides a great deal of additional information: credits rejected, acquired and used often broken down by Message Class.

# 2.11.4 R3QPI Box Events Ordered By Code

The following table summarizes the directly measured R3QPI Box events.

Symbol Name	Event Code	Ctrs	Max Inc/ Cyc	Description
CLOCKTICKS	0x01	0-2	0	Number of uclks in domain
RING_AD_USED	0x07	0-2	1	R3 AD Ring in Use
RING_AK_USED	0x08	0-2	1	R3 AK Ring in Use
RING_BL_USED	0x09	0-2	1	R3 BL Ring in Use
RING_IV_USED	0x0a	0-2	1	R3 IV Ring in Use
RING_SINK_STARVED	0x0e	0-2	2	Ring Stop Starved
RxR_CYCLES_NE	0x10	0-1	1	Ingress Cycles Not Empty
RxR_INSERTS	0x11	0-1	1	Ingress Allocations
RxR_OCCUPANCY_VN1	0x13	0	32	VN1 Ingress Occupancy Accumulator
RxR_CYCLES_NE_VN1	0x14	0-1	1	VN1 Ingress Cycles Not Empty
RxR_INSERTS_VN1	0x15	0-1	1	VN1 Ingress Allocations
C_HI_AD_CREDITS_EMPTY	0x1f	0-1	1	CBox AD Credits Empty
QPIO_AD_CREDITS_EMPTY	0x20	0-1	1	QPI0 AD Credits Empty
QPI0_BL_CREDITS_EMPTY	0x21	0-1	1	QPI0 BL Credits Empty
C_LO_AD_CREDITS_EMPTY	0x22	0-1	1	CBox AD Credits Empty
TxR_NACK	0x26	0-1	1	Egress CCW NACK
SBO0_CREDITS_ACQUIRED	0x28	0-1	2	SBo0 Credits Acquired
SBO1_CREDITS_ACQUIRED	0x29	0-1	2	SBo1 Credits Acquired
STALL_NO_SBO_CREDIT	0x2c	0-1	4	Stall on No Sbo Credits
HA_R2_BL_CREDITS_EMPTY	0x2d	0-1	1	HA/R2 AD Credits Empty
QPI1_AD_CREDITS_EMPTY	0x2e	0-1	1	QPI1 AD Credits Empty
QPI1_BL_CREDITS_EMPTY	0x2f	0-1	1	QPI1 BL Credits Empty
VNA_CREDITS_ACQUIRED	0x33	0-1	4	VNA credit Acquisitions
VNA_CREDITS_REJECT	0x34	0-1	1	VNA Credit Reject
VN0_CREDITS_USED	0x36	0-1	1	VN0 Credit Used
VN0_CREDITS_REJECT	0x37	0-1	1	VN0 Credit Acquisition Failed on DRS
VN1_CREDITS_USED	0x38	0-1	1	VN1 Credit Used
VN1_CREDITS_REJECT	0x39	0-1	1	VN1 Credit Acquisition Failed on DRS



# 2.11.5 R3QPI Box Common Metrics (Derived Events)

The following table summarizes metrics commonly calculated from R3QPI Box events.

## 2.11.6 R3QPI Box Performance Monitor Event List

The section enumerates Intel Xeon Processor E5 and E7 v3 family performance monitoring events for the R3QPI Box.

#### **CLOCKTICKS**

• Title: Number of uclks in domain

Category: UCLK EventsEvent Code: 0x01

• Max. Inc/Cyc: 0, Register Restrictions: 0-2

• **Definition:** Counts the number of uclks in the Intel QPI uclk domain. This could be slightly different than the count in the Ubox because of enable/freeze delays. However, because the Intel QPI Agent is close to the Ubox, they generally should not diverge by more than a handful of cycles.

## C\_HI\_AD\_CREDITS\_EMPTY

Title: CBox AD Credits EmptyCategory: EGRESS Credit Events

• Event Code: 0x1f

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

 Definition: No credits available to send to Cbox on the AD Ring (covers higher CBoxes)

#### Table 2-234. Unit Masks for C\_HI\_AD\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
CB08	bxxxxxxx1	Cbox 8
CB09	bxxxxxx1x	Cbox 9
CBO10	bxxxxx1xx	Cbox 10
CBO11	bxxxx1xxx	Cbox 11
CBO12	bxxx1xxxx	Cbox 12
CBO13	bxx1xxxxx	Cbox 13
CBO14_16	bx1xxxxxx	Cbox 14&16
CBO_15_17	b1xxxxxxx	Cbox 15&17

## C\_LO\_AD\_CREDITS\_EMPTY

Title: CBox AD Credits EmptyCategory: EGRESS Credit Events

• Event Code: 0x22

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

 Definition: No credits available to send to Cbox on the AD Ring (covers lower CBoxes).



Table 2-235. Unit Masks for C\_LO\_AD\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
CBO0	bxxxxxxx1	Cbox 0
CBO1	bxxxxxx1x	Cbox 1
CBO2	bxxxxx1xx	Cbox 2
CBO3	bxxxx1xxx	Cbox 3
CB04	bxxx1xxxx	Cbox 4
CB05	bxx1xxxxx	Cbox 5
CB06	bx1xxxxxx	Cbox 6
CB07	b1xxxxxxx	Cbox 7

## HA\_R2\_BL\_CREDITS\_EMPTY

Title: HA/R2 AD Credits EmptyCategory: EGRESS Credit Events

• Event Code: 0x2d

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition: No credits available to send to either HA or R2 on the BL Ring

• **NOTE:** Counter 0 counts lack of credits to the lesser numbered Cboxes (0-8). Counter 1 counts lack of credits to Cbox to the higher numbered CBoxes (8-13,15+17,16+18).

Table 2-236. Unit Masks for HA\_R2\_BL\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
HA0	bxxxxxxx1	HA0
HA1	bxxxxxx1x	HA1
R2_NCB	bxxxxx1xx	R2 NCB Messages
R2_NCS	bxxxx1xxx	R2 NCS Messages

## QPIO\_AD\_CREDITS\_EMPTY

Title: QPI0 AD Credits EmptyCategory: EGRESS Credit Events

• Event Code: 0x20

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** No credits available to send to QPIO on the AD Ring.

Table 2-237. Unit Masks for QPIO\_AD\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
VNA	bxxxxxxx1	VNA
VN0_HOM	bxxxxxx1x	VN0 HOM Messages
VN0_SNP	bxxxxx1xx	VN0 SNP Messages
VN0_NDR	bxxxx1xxx	VN0 NDR Messages
VN1_HOM	bxxx1xxxx	VN1 HOM Messages



### Table 2-237. Unit Masks for QPIO\_AD\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
VN1_SNP	bxx1xxxxx	VN1 SNP Messages
VN1_NDR	bx1xxxxxx	VN1 NDR Messages

### QPIO\_BL\_CREDITS\_EMPTY

• Title: QPI0 BL Credits Empty • Category: EGRESS Credit Events

• Event Code: 0x21

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** No credits available to send to QPIO on the BL Ring.

#### Table 2-238. Unit Masks for QPIO\_BL\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
VNA	bxxxxxxx1	VNA
VN1_HOM	bxxx1xxxx	VN1 HOM Messages
VN1_SNP	bxx1xxxxx	VN1 SNP Messages
VN1_NDR	bx1xxxxxx	VN1 NDR Messages

## QPI1\_AD\_CREDITS\_EMPTY

• Title: QPI1 AD Credits Empty • Category: EGRESS Credit Events

• Event Code: 0x2e

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** No credits available to send to QPI1 on the AD Ring.

## Table 2-239. Unit Masks for QPI1\_AD\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
VNA	bxxxxxxx1	VNA
VN1_HOM	bxxx1xxxx	VN1 HOM Messages
VN1_SNP	bxx1xxxxx	VN1 SNP Messages
VN1_NDR	bx1xxxxxx	VN1 NDR Messages

## QPI1\_BL\_CREDITS\_EMPTY

Title: QPI1 BL Credits EmptyCategory: EGRESS Credit Events

• Event Code: 0x2f

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** No credits available to send to QPI1 on the BL Ring.



Table 2-240. Unit Masks for QPI1\_BL\_CREDITS\_EMPTY

Extension	umask [15:8]	Description
VNA	bxxxxxxx1	VNA
VN0_HOM	bxxxxxx1x	VN0 HOM Messages
VN0_SNP	bxxxxx1xx	VN0 SNP Messages
VN0_NDR	bxxxx1xxx	VN0 NDR Messages
VN1_HOM	bxxx1xxxx	VN1 HOM Messages
VN1_SNP	bxx1xxxxx	VN1 SNP Messages
VN1_NDR	bx1xxxxxx	VN1 NDR Messages

## RING\_AD\_USED

Title: R3 AD Ring in Use
Category: RING Events
Event Code: 0x07

• Max. Inc/Cyc: 1, Register Restrictions: 0-2

• **Definition:** Counts the number of cycles that the AD ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• NOTE: In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

Table 2-241. Unit Masks for RING\_AD\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

#### RING AK USED

Title: R3 AK Ring in Use
Category: RING Events
Event Code: 0x08

• Max. Inc/Cyc: 1, Register Restrictions: 0-2

• **Definition:** Counts the number of cycles that the AK ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.



#### Table 2-242. Unit Masks for RING\_AK\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b0000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

#### RING\_BL\_USED

Title: R3 BL Ring in Use
Category: RING Events
Event Code: 0x09

• Max. Inc/Cyc: 1, Register Restrictions: 0-2

• **Definition:** Counts the number of cycles that the BL ring is being used at this ring stop. This includes when packets are passing by and when packets are being sunk, but does not include when packets are being sent from the ring stop.

• **NOTE:** In any cycle, a ring stop can see up to one packet moving in the CW direction and one packet moving in the CCW direction.

### Table 2-243. Unit Masks for RING\_BL\_USED

Extension	umask [15:8]	Description
CW_EVEN	bxxxxxxx1	Clockwise and Even Filters for the Clockwise and Even ring polarity.
CW_ODD	bxxxxxx1x	Clockwise and Odd Filters for the Clockwise and Odd ring polarity.
CW	b00000011	Clockwise
CCW_EVEN	bxxxxx1xx	Counterclockwise and Even Filters for the Counterclockwise and Even ring polarity.
CCW_ODD	bxxxx1xxx	Counterclockwise and Odd Filters for the Counterclockwise and Odd ring polarity.
CCW	b00001100	Counterclockwise

### RING\_IV\_USED

Title: R3 IV Ring in Use
Category: RING Events
Event Code: 0x0a

• Max. Inc/Cyc: 1, Register Restrictions: 0-2

• **Definition:** Counts the number of cycles that the IV ring is being used at this ring stop. This includes when packets are passing by and when packets are being sent, but does not include when packets are being sunk into the ring stop.

• NOTE: IV messages are split into two parts. In any cycle, a ring stop can see up to one (half-)packet moving in the CW direction and one (half-)packet moving in the CCW direction.



### Table 2-244. Unit Masks for RING\_IV\_USED

Extension	umask [15:8]	Description
CW	b00000011	Clockwise
ANY	b00001111	Any

### RING\_SINK\_STARVED

Title: Ring Stop Starved
Category: RING Events
Event Code: 0x0e

• Max. Inc/Cyc: 2, Register Restrictions: 0-2

• **Definition:** Number of cycles the ringstop is in starvation (per ring).

### Table 2-245. Unit Masks for RING\_SINK\_STARVED

Extension	umask [15:8]	Description
AK	bxxxxxx1x	AK

#### **RXR CYCLES NE**

Title: Ingress Cycles Not EmptyCategory: INGRESS Events

• Event Code: 0x10

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of cycles when the QPI Ingress is not empty. This tracks one of the three rings that are used by the Intel QPI agent. This can be used in conjunction with the QPI Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters.

#### Table 2-246. Unit Masks for RxR CYCLES NE

Extension	umask [15:8]	Description
ном	bxxxxxxx1	HOM HOM Ingress Queue
SNP	bxxxxxx1x	SNP SNP Ingress Queue
NDR	bxxxxx1xx	NDR NDR Ingress Queue

#### RxR\_CYCLES\_NE\_VN1

• Title: VN1 Ingress Cycles Not Empty

• Category: INGRESS Events

• Event Code: 0x14

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of cycles when the QPI VN1 Ingress is not empty. This tracks one of the three rings that are used by the Intel QPI agent. This can be used in conjunction with the QPI VN1 Ingress Occupancy Accumulator event in order to calculate average queue occupancy. Multiple ingress buffers can be tracked at a given time using multiple counters.



### Table 2-247. Unit Masks for RxR\_CYCLES\_NE\_VN1

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM HOM Ingress Queue
SNP	bxxxxxx1x	SNP SNP Ingress Queue
NDR	bxxxxx1xx	NDR NDR Ingress Queue
DRS	bxxxx1xxx	DRS DRS Ingress Queue
NCB	bxxx1xxxx	NCB NCB Ingress Queue
NCS	bxx1xxxxx	NCS NCS Ingress Queue

### **RxR\_INSERTS**

Title: Ingress AllocationsCategory: INGRESS Events

• Event Code: 0x11

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of allocations into the QPI Ingress. This tracks one of the three rings that are used by the Intel QPI agent. This can be used in conjunction with the QPI Ingress Occupancy Accumulator event in order to calculate average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters.

Table 2-248. Unit Masks for RxR\_INSERTS

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM HOM Ingress Queue
SNP	bxxxxxx1x	SNP SNP Ingress Queue
NDR	bxxxxx1xx	NDR NDR Ingress Queue
DRS	bxxxx1xxx	DRS DRS Ingress Queue
NCB	bxxx1xxxx	NCB NCB Ingress Queue
NCS	bxx1xxxxx	NCS NCS Ingress Queue

### RxR\_INSERTS\_VN1

Title: VN1 Ingress AllocationsCategory: INGRESS Events

• Event Code: 0x15

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Counts the number of allocations into the QPI VN1 Ingress. This tracks one of the three rings that are used by the Intel QPI agent. This can be used in conjunction with the QPI VN1 Ingress Occupancy Accumulator event in order to calculate



average queue latency. Multiple ingress buffers can be tracked at a given time using multiple counters.

Table 2-249. Unit Masks for RxR\_INSERTS\_VN1

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM HOM Ingress Queue
SNP	bxxxxxx1x	SNP SNP Ingress Queue
NDR	bxxxxx1xx	NDR NDR Ingress Queue
DRS	bxxxx1xxx	DRS DRS Ingress Queue
NCB	bxxx1xxxx	NCB NCB Ingress Queue
NCS	bxx1xxxxx	NCS NCS Ingress Queue

### RxR\_OCCUPANCY\_VN1

• Title: VN1 Ingress Occupancy Accumulator

• Category: INGRESS Events

• Event Code: 0x13

• Max. Inc/Cyc: 32, Register Restrictions: 0

• **Definition:** Accumulates the occupancy of a given QPI VN1 Ingress queue in each cycles. This tracks one of the three ring Ingress buffers. This can be used with the QPI VN1 Ingress Not Empty event to calculate average occupancy or the QPI VN1 Ingress Allocations event in order to calculate average queuing latency.

• **NOTE:** Supposed to be 0x16

Table 2-250. Unit Masks for RxR\_OCCUPANCY\_VN1

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM HOM Ingress Queue
SNP	bxxxxxx1x	SNP SNP Ingress Queue
NDR	bxxxxx1xx	NDR NDR Ingress Queue
DRS	bxxxx1xxx	DRS DRS Ingress Queue
NCB	bxxx1xxxx	NCB NCB Ingress Queue
NCS	bxx1xxxxx	NCS NCS Ingress Queue

### SBOO\_CREDITS\_ACQUIRED

Title: SBo0 Credits AcquiredCategory: SBO Credit Events

• Event Code: 0x28

• Max. Inc/Cyc: 2, Register Restrictions: 0-1

• **Definition:** Number of Sbo 0 credits acquired in a given cycle, per ring.



#### Table 2-251. Unit Masks for SBOO\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description
AD	b00000001	For AD Ring
BL	b00000010	For BL Ring

### SBO1\_CREDITS\_ACQUIRED

Title: SBo1 Credits AcquiredCategory: SBO Credit Events

• Event Code: 0x29

• Max. Inc/Cyc: 2, Register Restrictions: 0-1

• **Definition:** Number of Sbo 1 credits acquired in a given cycle, per ring.

### Table 2-252. Unit Masks for SBO1\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description
AD	b00000001	For AD Ring
BL	b00000010	For BL Ring

### STALL\_NO\_SBO\_CREDIT

Title: Stall on No Sbo CreditsCategory: SBO Credit Events

• Event Code: 0x2c

• Max. Inc/Cyc: 4, Register Restrictions: 0-1

• **Definition:** Number of cycles Egress is stalled waiting for an Sbo credit to become

available. Per Sbo, per Ring.

### Table 2-253. Unit Masks for STALL\_NO\_SBO\_CREDIT

Extension	umask [15:8]	Description
SBO0_AD	b00000001	For SBo0, AD Ring
SBO1_AD	b00000010	For SBo1, AD Ring
SBO0_BL	b00000100	For SBo0, BL Ring
SBO1_BL	b00001000	For SBo1, BL Ring

### TxR\_NACK

• Title: Egress CCW NACK • Category: EGRESS Events

• Event Code: 0x26

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition:



Table 2-256. Unit Masks for TxR\_NACK

Extension	umask [15:8]	Description
DN_AD	bxxxxxxx1	AD CCW AD CounterClockwise Egress Queue
DN_BL	bxxxxxx1x	BL CCW BL CounterClockwise Egress Queue
DN_AK	bxxxxx1xx	AK CCW AK CounterClockwise Egress Queue
UP_AD	bxxxx1xxx	AK CCW BL CounterClockwise Egress Queue
UP_BL	bxxx1xxxx	BL CCW AD CounterClockwise Egress Queue
UP_AK	bxx1xxxxx	BL CW AD Clockwise Egress Queue

### VNO\_CREDITS\_REJECT

Title: VN0 Credit Acquisition Failed on DRSCategory: LINK\_VN0\_CREDITS Events

• Event Code: 0x37

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Number of times a request failed to acquire a DRS VN0 credit. In order for a request to be transferred across Intel QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VNO. VNA is a shared pool used to achieve high performance. The VNO pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VNO if they fail. This therefore counts the number of times when a request failed to acquire either a VNA or VNO credit and is delayed. This should generally be a rare situation.

Table 2-257. Unit Masks for VN0\_CREDITS\_REJECT

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.
SNP	bxxxxx1x	SNP Message Class Filter for Snoop (SNP) message class. SNP is used for outgoing snoops. Note that snoop responses flow on the HOM message class.
NDR	bxxxx1xx	NDR Message Class NDR packets are used to transmit a variety of protocol flits including grants and completions (CMP).
DRS	bxxxx1xxx	DRS Message Class Filter for Data Response (DRS). DRS is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using DRS.
NCB	bxxx1xxxx	NCB Message Class Filter for Non-Coherent Broadcast (NCB). NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.
NCS	bxx1xxxxx	NCS Message Class Filter for Non-Coherent Standard (NCS). NCS is commonly used for



### VN0\_CREDITS\_USED

• Title: VN0 Credit Used

• Category: LINK\_VN0\_CREDITS Events

• Event Code: 0x36

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition: Number of times a VN0 credit was used on the DRS message channel. In order for a request to be transferred across Intel QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VNO. VNA is a shared pool used to achieve high performance. The VN0 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN0 if they fail. This counts the number of times a VN0 credit was used. Note that a single VN0 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN0 will only count a single credit even though it may use multiple buffers.

### Table 2-258. Unit Masks for VN0\_CREDITS\_USED

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.
SNP	bxxxxx1x	SNP Message Class Filter for Snoop (SNP) message class. SNP is used for outgoing snoops. Note that snoop responses flow on the HOM message class.
NDR	bxxxxx1xx	NDR Message Class NDR packets are used to transmit a variety of protocol flits including grants and completions (CMP).
DRS	bxxx1xxx	DRS Message Class Filter for Data Response (DRS). DRS is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using DRS.
NCB	bxxx1xxxx	NCB Message Class Filter for Non-Coherent Broadcast (NCB). NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.
NCS	bxx1xxxxx	NCS Message Class Filter for Non-Coherent Standard (NCS). NCS is commonly used for

### VN1\_CREDITS\_REJECT

Title: VN1 Credit Acquisition Failed on DRS
 Category: LINK\_VN1\_CREDITS Events

• Event Code: 0x39

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Number of times a request failed to acquire a VN1 credit. In order for a request to be transferred across Intel QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This therefore counts the number of times when a request failed to acquire either a VNA or VN1 credit and is delayed. This should generally be a rare situation.



Table 2-259. Unit Masks for VN1\_CREDITS\_REJECT

Extension	umask [15:8]	Description
НОМ	bxxxxxxx1	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.
SNP	bxxxxx1x	SNP Message Class Filter for Snoop (SNP) message class. SNP is used for outgoing snoops. Note that snoop responses flow on the HOM message class.
NDR	bxxxx1xx	NDR Message Class NDR packets are used to transmit a variety of protocol flits including grants and completions (CMP).
DRS	bxxxx1xxx	DRS Message Class Filter for Data Response (DRS). DRS is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using DRS.
NCB	bxxx1xxxx	NCB Message Class Filter for Non-Coherent Broadcast (NCB). NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.
NCS	bxx1xxxxx	NCS Message Class Filter for Non-Coherent Standard (NCS). NCS is commonly used for

### VN1\_CREDITS\_USED

• Title: VN1 Credit Used

• Category: LINK\_VN1\_CREDITS Events

• Event Code: 0x38

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• Definition: Number of times a VN1 credit was used on the DRS message channel. In order for a request to be transferred across Intel QPI, it must be guaranteed to have a flit buffer on the remote socket to sink into. There are two credit pools, VNA and VN1. VNA is a shared pool used to achieve high performance. The VN1 pool has reserved entries for each message class and is used to prevent deadlock. Requests first attempt to acquire a VNA credit, and then fall back to VN1 if they fail. This counts the number of times a VN1 credit was used. Note that a single VN1 credit holds access to potentially multiple flit buffers. For example, a transfer that uses VNA could use 9 flit buffers and in that case uses 9 credits. A transfer on VN1 will only count a single credit even though it may use multiple buffers.

Table 2-260. Unit Masks for VN1\_CREDITS\_USED

Extension	umask [15:8]	Description
НОМ	bxxxxxx1	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.
SNP	bxxxxx1x	SNP Message Class Filter for Snoop (SNP) message class. SNP is used for outgoing snoops. Note that snoop responses flow on the HOM message class.
NDR	bxxxx1xx	NDR Message Class NDR packets are used to transmit a variety of protocol flits including grants and completions (CMP).
DRS	bxxxx1xxx	DRS Message Class Filter for Data Response (DRS). DRS is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using DRS.



#### Table 2-260. Unit Masks for VN1 CREDITS USED

Extension	umask [15:8]	Description
NCB	bxxx1xxxx	NCB Message Class Filter for Non-Coherent Broadcast (NCB). NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.
NCS	bxx1xxxxx	NCS Message Class Filter for Non-Coherent Standard (NCS). NCS is commonly used for

#### VNA\_CREDITS\_ACQUIRED

• Title: VNA credit Acquisitions

• Category: LINK\_VNA\_CREDITS Events

• Event Code: 0x33

• Max. Inc/Cyc: 4, Register Restrictions: 0-1

• **Definition:** Number of QPI VNA Credit acquisitions. This event can be used in conjunction with the VNA In-Use Accumulator to calculate the average lifetime of a credit holder. VNA credits are used by all message classes in order to communicate across Intel QPI. If a packet is unable to acquire credits, it will then attempt to use credits from the VNO pool. Note that a single packet may require multiple flit buffers (i.e. when data is being transferred). Therefore, this event will increment by the number of credits acquired in each cycle. Filtering based on message class is not provided. One can count the number of packets transferred in a given message class using an gfclk event.

#### Table 2-261. Unit Masks for VNA\_CREDITS\_ACQUIRED

Extension	umask [15:8]	Description
AD	bxxxxxx1	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.
BL	bxxxx1xx	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.

#### VNA\_CREDITS\_REJECT

• Title: VNA Credit Reject

• Category: LINK\_VNA\_CREDITS Events

• Event Code: 0x34

• Max. Inc/Cyc: 1, Register Restrictions: 0-1

• **Definition:** Number of attempted VNA credit acquisitions that were rejected because the VNA credit pool was full (or almost full). It is possible to filter this event by message class. Some packets use more than one flit buffer, and therefore must acquire multiple credits. Therefore, one could get a reject even if the VNA credits were not fully used up. The VNA pool is generally used to provide the bulk of the Intel QPI bandwidth (as opposed to the VNO pool which is used to guarantee forward progress). VNA credits can run out if the flit buffer on the receiving side starts to queue up substantially. This can happen if the rest of the uncore is unable to drain the requests fast enough.



Table 2-262. Unit Masks for VNA\_CREDITS\_REJECT

Extension	umask [15:8]	Description			
НОМ	bxxxxxxx1	HOM Message Class Filter for the Home (HOM) message class. HOM is generally used to send requests, request responses, and snoop responses.			
SNP	bxxxxx1x	SNP Message Class Filter for Snoop (SNP) message class. SNP is used for outgoir snoops. Note that snoop responses flow on the HOM message class.			
NDR	bxxxx1xx	NDR Message Class NDR packets are used to transmit a variety of protocol flits including grants and completions (CMP).			
DRS	bxxx1xxx	DRS Message Class Filter for Data Response (DRS). DRS is generally used to transmit data with coherency. For example, remote reads and writes, or cache to cache transfers will transmit their data using DRS.			
NCB	bxxx1xxxx	NCB Message Class Filter for Non-Coherent Broadcast (NCB). NCB is generally used to transmit data without coherency. For example, non-coherent read data returns.			
NCS	bxx1xxxxx	NCS Message Class Filter for Non-Coherent Standard (NCS).			

# **2.12 Packet Matching Reference**

In the Intel QPI Link Layer, the performance monitoring infrastructure allows a user to filter packet traffic according to certain fields. A couple common fields, the Message Class/Opcode fields, have been summarized in the following tables.

Table 2-263. Intel® QuickPath Interconnect Packet Message Classes

Code	Name	Definition			
b0000	номо	Home - Requests			
b0001	HOM1	Home - Responses			
b0010	NDR	Non-Data Responses			
b0011	SNP	Snoops			
b0100	NCS	Non-Coherent Standard			
b1100	NCB	Non-Coherent Bypass			
b1110	DRS	Data Response			

Table 2-264. Opcode Match by Message Class (Sheet 1 of 2)

Орс	номо	HOM1	NDR	SNP
0000	RdCur	RspI	Gnt_Cmp	SnpCur
0001	RdCode	RspS	GntE_FrcAckCnflt	SnpCode
0010	RdData			SnpData



Table 2-264. Opcode Match by Message Class (Sheet 2 of 2)

Орс	номо	ном1	NDR	SNP
0011	NonSnpRd			
0100	RdInvOwn	RspCnflt	CmpD	SnpInvOwn
0101	InvWrMtoI (not on Intel® Xeon® Processor E5 and E7 v3 family) (aka InvXtoI)		AbortTO (not on Intel Xeon Processor E5 and E7 v3 family)	SnpInvWrMtoI (not on Intel Xeon Processor E5 and E7 v3 family) (aka SnpInvXtoI)
0110	EvctCln (not on Intel Xeon Processor E5 and E7 v3 family	RspCnfltOwn (not on Intel Xeon Processor E5 and E7 v3 family)		
0111	NonSnpWr	RspCnfltWbI (only from xNCs)		
1000	InvItoE	RspFwd	Cmp	SnpInvItoE
1001	AckCnfltWbI	RspFwdI	FrcAckCnlft (only from xNCs)	
1010	RdDataMigratory (only from xNCs)	RspFwdS	Cmp_FwdCode	SnpDataMigratory (only for xNCs)
1011		RspFwdIWb	Cmp_FwdInvOwn	
1100	WbMtoI	RspFwdSWb	Cmp_FwdInvItoE	
1101	WbMtoE	RspIWb		
1110	WbMtoS (only from xNCs)	RspSWb		
1111	AckCnflt			PrefetchHint
Орс	NCS	NCB	DRS	
0000	NcRd	NcWr	DataC_(FEIMS)	
0001	IntAck	WcWr	DataC_(FEIMS)_FrcAck Cnflt (only from xNCs)	
0010			DataC_(FEIMS)_Cmp	
0011	FERR		DataNc	
0100	NcRdPtl		WbIData	
0101	NcCfgRd		WbSData	
0110			WbEData	
0111	NcIORd		NonSnpWrData	
1000		NcMsgB	WbIDataPtl	
1001	NcCfgWr	IntLogical		
1010		IntPhysical	WbEDataPtl (only from xNCs)	
1011	NcIOWr	IntPrioUpd	NonSnpWrdataPtl	
1100	NcMsgS	NcWrPtI		
1101	NcP2PS (not on Intel Xeon Processor E5 and E7 v3 family)	WcWrPtl		
1110		NcP2PB		
1111		DebugData (not on Intel Xeon Processor E5 and E7 v3 family)		



Table 2-265. Opcodes (Alphabetical Listing) (Sheet 1 of 4)

Name	Орс	Msg Class	Gen By	Desc
AbortTO	0101	NDR		Abort Time-out Response
AckCnflt	1111	НОМ0	Co,Hi	Acknowledge receipt of Data_* and Cmp/ FrcAckCnflt, signal a possible conflict scenario.
AckCnfltWbI	1001	HOM0	Co,Hi	In addition to signaling AckCnflt, the caching agent has also written the dirty cache line data plus any partial write data back to memory in a WBiData[Ptl] message and transitioned the cache line state to I.
Cmp	1000	NDR	Uo, Ci,Ho	All snoop responses gathered, no conflicts
CmpD	0100	NDR	Uo, Ci	Completion with Data
Cmp_FwdCode	1010	NDR	Ci,Ho	Complete request, forward the line in F (or S) state to the requestor specified, invalidate local copy or leave it in S state.
Cmp_FwdInvItoE	1100	NDR	Ci,Ho	Complete request, invalidate local copy
Cmp_FwdInvOwn	1011	NDR	Ci	Complete request, forward the line in E or M state to the requestor specified, invalidate local copy
DataC_(FEIMS)	0000	DRS	Ci, Co,Ho	Data Response in (FEIMS) state  NOTE: Set RDS field to specify which state is to be measured.  - Intel <sup>®</sup> Xeon <sup>®</sup> Processor E5 and E7 v3 family supports getting data in E, F, I or M state
DataC_(FEIMS)_Cmp	0010	DRS	Ci,Ho	Data Response in (FEIMS) state, Complete NOTE: Set RDS field to specify which state is to be measured.  • Intel Xeon Processor E5 and E7 v3 family supports getting data in E, F or I state
DataC_(FEIMS)_FrcAckCnflt	0001	DRS	Ci,Ho	Data Response in (FEIMS) state, Force Acknowledge NOTE: Set RDS field to specify which state is to be measured.  • Intel Xeon Processor E5 and E7 v3 family supports getting data in E, F or I state
DataNc	0011	DRS	Uo,Ci	Non-Coherent Data
DebugData	1111	NCB		Debug Data
EvctCln	0110	НОМ0		Clean cache line eviction notification to home agent.
FERR	0011	NCS	Ui, Uo, Co	Legacy floating point error indication from CPU to legacy bridge
FrcAckCnlft	1001	NDR	Но	All snoop responses gathered, force an AckCnflt
Gnt_Cmp	0000	NDR	Ci,Ho	Signal completion and Grant E state ownership without data to an InvItoE or `null data' to an InvXtoI
GntE_FrcAckCnflt	0001	NDR	Ci,Ho	Signal FrcAckCnflt and Grant E state ownership without data to an InvItoE or 'null data' to an InvXtoI
IntAck	0001	NCS	Uo	Interrupt acknowledge to legacy 8259 interrupt controller
	1001	NCB	Ui, Uo, Co	Logical mode interrupt to processor
IntLogical				
IntPhysical	1010	NCB	Ui, Uo, Co	Physical mode interrupt to processor



# Table 2-265. Opcodes (Alphabetical Listing) (Sheet 2 of 4)

Name	Орс	Msg Class	Gen By	Desc
InvItoE	1000	НОМ0	Со	Invalidate to E state requests exclusive ownership of a cache line without data.
InvXtoI	0101	НОМ0	Hi	Flush a cache line from all caches (that is, downgrade all clean copies to I and cause any dirty copy to be written back to memory).
NcCfgRd	0101	NCS	Ui, Co	Configuration read from configuration space
NcCfgWr	1001	NCS	Ui,Co	Configuration write to configuration space
NcIORd	0111	NCS	Ui,Co	Read from legacy I/O space
NcIOWr	1011	NCS	Ui,Co	Write to legacy I/O space
NcMsgB	1000	NCB	Ui,Uo, Co	Non-coherent Message (non-coherent bypass channel)
NcMsgS	1100	NCS	Ui,Uo, Co	Non-coherent Message (Non-coherent standard channel)
NcP2PB	1110	NCB	Ui,Uo	Peer-to-peer transaction between I/O entities (non-coherent bypass channel)
NcP2PS	1101	NCS		Peer-to-peer transaction between I/O entities. (Non-coherent standard channel)
NcRd	0000	NCS	Со	Read from non-coherent memory mapped I/O space
NcRdPtl	0100	NCS	Со	Partial read from non-coherent memory mapped I/O space
NcWr	0000	NCB	Со	Write to non-coherent memory mapped I/O space
NcWrPtI	1100	NCB	Со	Partial write to non-coherent memory mapped I/O space
NonSnpRd	0011	HOM0	Co,Hi	Non-Snoop (uncached) read
NonSnpWr	0111	НОМ0	Co,Hi	Non-Snoop (uncached) write
NonSnpWrData	0111	DRS	Co,Hi	Non cache coherent write data
NonSnpWrDataPtI	1011	DRS	Co,Hi	Partial (byte-masked) non cache coherent write data
PrefetchHint	1111	SNP	Ci,Co	Snoop Prefetch Hint
RspCnflt	0100	HOM1	Co,Hi, Ho	Peer is left with line in I or S state, and the peer has a conflicting outstanding request.
RspCnfltOwn	0110	HOM1		Peer has a buried M copy for this line with an outstanding conflicting request.
RspCnfltWbI	0111	HOM1	Hi,Ho	Peer has a buried M copy for this line with an outstanding conflicting request. Peer must write back data to home, invalidate line and mark itself that buried HitM data was sent.
RdCode	0001	НОМ0	Co,Hi	Read cache line in F (or S, if the F state not supported)
RdCur	0000	НОМ0	Co,Hi	Request a cache line in I. Typically issued by I/O proxy entities, RdCur is used to obtain a coherent snapshot of an uncached line.
RdData	0010	НОМ0	Co,Hi	Read cache line in either E or F (or S, if F state not supported). The choice between F (or S) and E is determined by whether or not per caching agent has cache line in S state.
RdDataMigratory	1010	HOM0	Hi	Same as RdData, except that peer cache can forward requested cache line in M state without any writeback to memory.



Table 2-265. Opcodes (Alphabetical Listing) (Sheet 3 of 4)

Name	Орс	Msg Class	Gen By	Desc
RdInvOwn	0100	НОМ0	Co,Hi	Read Invalidate Own requests a cache line in M or E state. M or E is determined by whether requester is forwarded an M copy by a peer caching agent or sent an E copy by home agent.
RspFwd	1000	HOM1	Co,Hi, Ho	Peer has sent data to requestor with no change in cache state
RspFwdI	1001	HOM1	Co,Hi, Ho	Peer has sent data to requestor and is left with line in I state
RspFwdIWb	1011	HOM1	Hi,Ho	Peer has sent data to requestor and a WbIData to the home, and is left with line in I state
RspFwdS	1010	HOM1	Co,Hi, Ho	Peer has sent data to requestor and is left with line in S state
RspFwdSWb	1100	HOM1	Hi,Ho	Peer has sent data to requestor and a WbSData to the home, and is left with line in S state
RspI	0000	HOM1	Co,Hi	Peer left with line in I-state
RspIWb	1101	HOM1	Co,Hi, Ho	Peer has evicted the data with an in-flight WbIData[Ptl] message to the home and has not sent any message to the requestor.
RspS	0001	HOM1	Co, Hi	Peer left with line in S-state
RspSWb	1110	HOM1	Со	Peer has sent a WbSData message to the home, has not sent any message to the requestor and is left with line in S-state
SnpCode	0001	SNP	Ci, Co,Ho	Snoop Code (get data in F or S state)  • Intel Xeon Processor E5 and E7 v3 family supports getting data in F state
SnpCur	0000	SNP	Ci, Co,Ho	Snoop to get data in I state
SnpData	0010	SNP	Ci, Co,Ho	Snoop Data (get data in E, F or S state)  Intel Xeon Processor E5 and E7 v3 family supports getting data in E or F state
SnpDataMigratory	1110	SNP	Ci, Co,Ho	Snoop to get data in M or E or F state
SnpInvItoE	1000	SNP	Ci, Co,Ho	Snoop Invalidate to E state. To invalidate peer caching agent, flushing any M state data to home
SnpInvOwn	0100	SNP	Ci, Co,Ho	Snoop Invalidate Own (get data in E or M state)  Intel Xeon Processor E5 and E7 v3 family supports getting data in E state
SnpInvXtoI	0101	SNP		Snoop Invalidate Writeback M to I state. To invalidate peer caching agent, flushing any M state data to home.
WbEData	0110	DRS	Co,Hi	Writeback data, downgrade to E state
WbEDataPtl	1010	DRS	Hi	Partial (byte-masked) writeback data, downgrade to E state
WbIData	0100	DRS	Co,Hi	Writeback data, downgrade to I state
WbIDataPtl	1000	DRS	Co,Hi	Partial (byte-masked) writeback data, downgrade to I state
WbMtoI	1100	НОМ0	Co,Hi	Write a cache line in M state back to memory and transition its state to I.
WbMtoE	1101	НОМ0	Co,Hi	Write a cache line in M state back to memory and transition its state to E.
WbMtoS	1110	НОМ0	Hi	Write a cache line in M state back to memory and transition its state to S.



### Intel® Xeon® Processor E5 and E7 v3 Family Uncore Performance Monitoring

# Table 2-265. Opcodes (Alphabetical Listing) (Sheet 4 of 4)

Name	Орс	Msg Class	Gen By	Desc
WbSData	0101	DRS	Co,Hi	Writeback data, downgrade to S state
WcWr	0001	NCB	Со	Write combinable write to non-coherent memory mapped I/O space
WcWrPtI	1101	NCB	Со	Partial write combinable write to non-coherent memory mapped I/O space

