

Intel® 64 and IA-32 Architectures Software Developer's Manual

Documentation Changes

December 2015

Notice: The Intel $^{\$}$ 64 and IA-32 architectures may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are documented in the specification updates.

Document Number: 252046-049



Intel technologies features and benefits depend on system configuration and may require enabled hardware, software, or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting http://www.intel.com/design/literature.htm.

Intel, the Intel logo, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 1997-2015, Intel Corporation. All Rights Reserved.



Contents

Revision History
Preface
Summary Tables of Changes
Occumentation Changes



Revision History

Revision	Description	Date
-001	Initial release	November 2002
-002	 Added 1-10 Documentation Changes. Removed old Documentation Changes items that already have been incorporated in the published Software Developer's manual 	December 2002
-003	 Added 9 -17 Documentation Changes. Removed Documentation Change #6 - References to bits Gen and Len Deleted. Removed Documentation Change #4 - VIF Information Added to CLI Discussion 	February 2003
-004	Removed Documentation changes 1-17.Added Documentation changes 1-24.	June 2003
-005	Removed Documentation Changes 1-24.Added Documentation Changes 1-15.	September 2003
-006	Added Documentation Changes 16- 34.	November 2003
-007	Updated Documentation changes 14, 16, 17, and 28.Added Documentation Changes 35-45.	January 2004
-008	Removed Documentation Changes 1-45.Added Documentation Changes 1-5.	March 2004
-009	Added Documentation Changes 7-27.	May 2004
-010	Removed Documentation Changes 1-27.Added Documentation Changes 1.	August 2004
-011	Added Documentation Changes 2-28.	November 2004
-012	Removed Documentation Changes 1-28.Added Documentation Changes 1-16.	March 2005
-013	 Updated title. There are no Documentation Changes for this revision of the document. 	July 2005
-014	Added Documentation Changes 1-21.	September 2005
-015	Removed Documentation Changes 1-21.Added Documentation Changes 1-20.	March 9, 2006
-016	Added Documentation changes 21-23.	March 27, 2006
-017	Removed Documentation Changes 1-23.Added Documentation Changes 1-36.	September 2006
-018	Added Documentation Changes 37-42.	October 2006
-019	Removed Documentation Changes 1-42.Added Documentation Changes 1-19.	March 2007
-020	Added Documentation Changes 20-27.	May 2007
-021	Removed Documentation Changes 1-27.Added Documentation Changes 1-6	November 2007
-022	Removed Documentation Changes 1-6Added Documentation Changes 1-6	August 2008
-023	Removed Documentation Changes 1-6Added Documentation Changes 1-21	March 2009



Revision	Description	Date
-024	Removed Documentation Changes 1-21Added Documentation Changes 1-16	June 2009
-025	Removed Documentation Changes 1-16Added Documentation Changes 1-18	September 2009
-026	Removed Documentation Changes 1-18Added Documentation Changes 1-15	December 2009
-027	Removed Documentation Changes 1-15Added Documentation Changes 1-24	March 2010
-028	Removed Documentation Changes 1-24Added Documentation Changes 1-29	June 2010
-029	Removed Documentation Changes 1-29Added Documentation Changes 1-29	September 2010
-030	Removed Documentation Changes 1-29Added Documentation Changes 1-29	January 2011
-031	Removed Documentation Changes 1-29Added Documentation Changes 1-29	April 2011
-032	Removed Documentation Changes 1-29Added Documentation Changes 1-14	May 2011
-033	Removed Documentation Changes 1-14Added Documentation Changes 1-38	October 2011
-034	Removed Documentation Changes 1-38Added Documentation Changes 1-16	December 2011
-035	Removed Documentation Changes 1-16Added Documentation Changes 1-18	March 2012
-036	Removed Documentation Changes 1-18Added Documentation Changes 1-17	May 2012
-037	Removed Documentation Changes 1-17Added Documentation Changes 1-28	August 2012
-038	Removed Documentation Changes 1-28Add Documentation Changes 1-22	January 2013
-039	Removed Documentation Changes 1-22Add Documentation Changes 1-17	June 2013
-040	Removed Documentation Changes 1-17Add Documentation Changes 1-24	September 2013
-041	Removed Documentation Changes 1-24Add Documentation Changes 1-20	February 2014
-042	Removed Documentation Changes 1-20Add Documentation Changes 1-8	February 2014
-043	Removed Documentation Changes 1-8Add Documentation Changes 1-43	June 2014
-044	Removed Documentation Changes 1-43Add Documentation Changes 1-12	September 2014
-045	Removed Documentation Changes 1-12Add Documentation Changes 1-22	January 2015
-046	Removed Documentation Changes 1-22Add Documentation Changes 1-25	April 2015



Revision	Description	Date
-047	Removed Documentation Changes 1-25Add Documentation Changes 1-19	June 2015
-048	Removed Documentation Changes 1-19Add Documentation Changes 1-33	September 2015
-049	Removed Documentation Changes 1-33Add Documentation Changes 1-33	December 2015



Preface

This document is an update to the specifications contained in the Affected Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Affected Documents

Document Title	Document Number/ Location
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture	253665
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M	253666
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference, N-Z	253667
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2C: Instruction Set Reference	326018
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1	253668
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2	253669
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3	326019
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D: System Programming Guide, Part 4	332831

Nomenclature

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Summary Tables of Changes

The following table indicates documentation changes which apply to the $Intel^{\$}$ 64 and IA-32 architectures. This table uses the following notations:

Codes Used in Summary Tables

Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.

Documentation Changes (Sheet 1 of 2)

No.	DOCUMENTATION CHANGES
1	Updates to Chapter 1, Volume 1
2	Updates to Chapter 6, Volume 1
3	Updates to Chapter 8, Volume 1
4	Updates to Chapter 13, Volume 1
5	Updates to Chapter 15, Volume 1
6	Updates to Chapter 1, Volume 2A
7	Updates to Chapter 2, Volume 2A
8	Updates to Chapter 3, Volume 2A
9	Updates to Chapter 4, Volume 2B
10	Updates to Chapter 1, Volume 3A
11	Updates to Chapter 2, Volume 3A
12	Updates to Chapter 4, Volume 3A
13	Updates to Chapter 5, Volume 3A
14	Updates to Chapter 6, Volume 3A
15	Updates to Chapter 10, Volume 3A
16	Updates to Chapter 14, Volume 3B
17	Updates to Chapter 15, Volume 3B
18	Updates to Chapter 16, Volume 3B
19	Updates to Chapter 17, Volume 3B
20	Updates to Chapter 18, Volume 3B
21	Updates to Chapter 19, Volume 3B
22	Updates to Chapter 22, Volume 3C
23	Updates to Chapter 24, Volume 3C
24	Updates to Chapter 25, Volume 3C
25	Updates to Chapter 26, Volume 3C
26	Updates to Chapter 27, Volume 3C
27	Updates to Chapter 28, Volume 3C

No.	DOCUMENTATION CHANGES
28	Updates to Chapter 34, Volume 3C
29	Updates to Chapter 35, Volume 3C
30	Updates to Chapter 36, Volume 3C
31	Updates to Chapter 38, Volume 3D
32	Updates to Appendix B, Volume 3D
33	Updates to Appendix C, Volume 3D

Documentation Changes

1. Updates to Chapter 1, Volume 1

Change bars show changes to Chapter 1 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture.

...

1.1 INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL

This manual set includes information pertaining primarily to the most recent Intel 64 and IA-32 processors, which include:

- Pentium® processors
- P6 family processors
- Pentium[®] 4 processors
- Pentium[®] M processors
- Intel[®] Xeon [®] processors
- Pentium[®] D processors
- Pentium® processor Extreme Editions
- 64-bit Intel[®] Xeon[®] processors
- Intel[®] Core[™] Duo processor
- Intel[®] Core[™] Solo processor
- Dual-Core Intel[®] Xeon[®] processor LV
- Intel[®] Core[™]2 Duo processor
- Intel[®] Core[™]2 Quad processor Q6000 series
- Intel[®] Xeon[®] processor 3000, 3200 series
- Intel[®] Xeon[®] processor 5000 series
- Intel[®] Xeon[®] processor 5100, 5300 series
- Intel[®] Core[™]2 Extreme processor X7000 and X6800 series
- Intel[®] Core[™]2 Extreme processor QX6000 series
- Intel[®] Xeon[®] processor 7100 series
- Intel[®] Pentium[®] Dual-Core processor
- Intel[®] Xeon[®] processor 7200, 7300 series
- Intel[®] Core[™]2 Extreme processor QX9000 and X9000 series
- Intel[®] Core[™]2 Quad processor Q9000 series
- Intel[®] Core[™]2 Duo processor E8000, T9000 series
- Intel[®] Atom[™] processor family
- Intel[®] Atom™ processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are built from 45 nm and 32 nm processes

- Intel[®] Core[™] i7 processor
- Intel[®] Core[™] i5 processor
- Intel[®] Xeon[®] processor E7-8800/4800/2800 product families
- Intel[®] Core[™] i7-3930K processor
- 2nd generation Intel[®] Core[™] i7-2xxx, Intel[®] Core[™] i5-2xxx, Intel[®] Core[™] i3-2xxx processor series
- Intel[®] Xeon[®] processor E3-1200 product family
- Intel[®] Xeon[®] processor E5-2400/1400 product family
- Intel[®] Xeon[®] processor E5-4600/2600/1600 product family
- 3rd generation Intel[®] Core[™] processors
- Intel[®] Xeon[®] processor E3-1200 v2 product family
- Intel[®] Xeon[®] processor E5-2400/1400 v2 product families
- Intel[®] Xeon[®] processor E5-4600/2600/1600 v2 product families
- Intel® Xeon® processor E7-8800/4800/2800 v2 product families
- 4th generation Intel[®] Core[™] processors
- The Intel[®] Core[™] M processor family
- Intel[®] Core[™] i7-59xx Processor Extreme Edition
- Intel[®] Core[™] i7-49xx Processor Extreme Edition
- Intel[®] Xeon[®] processor E3-1200 v3 product family
- Intel[®] Xeon[®] processor E5-2600/1600 v3 product families
- Intel[®] Xeon[®] processor 5200, 5400, 7400 series
- 5th generation Intel[®] Core[™] processors
- Intel[®] Atom[™] processor X7-Z8000 and X5-Z8000 series
- Intel[®] Atom[™] processor Z3400 series
- Intel[®] Atom[™] processor Z3500 series
- 6th generation Intel[®] Core[™] processors
- Intel[®] Xeon[®] processor E3-1500m v5 product family

P6 family processors are IA-32 processors based on the P6 family microarchitecture. This includes the Pentium[®] Pro, Pentium[®] II, Pentium[®] III, and Pentium[®] III Xeon[®] processors.

The Pentium $^{\mathbb{R}}$ 4, Pentium $^{\mathbb{R}}$ D, and Pentium $^{\mathbb{R}}$ processor Extreme Editions are based on the Intel NetBurst $^{\mathbb{R}}$ microarchitecture. Most early Intel $^{\mathbb{R}}$ Xeon $^{\mathbb{R}}$ processors are based on the Intel NetBurst $^{\mathbb{R}}$ microarchitecture. Intel Xeon processor 5000, 7100 series are based on the Intel NetBurst $^{\mathbb{R}}$ microarchitecture.

The Intel $^{\mathbb{R}}$ Core $^{\mathsf{TM}}$ Duo, Intel $^{\mathbb{R}}$ Core $^{\mathsf{TM}}$ Solo and dual-core Intel $^{\mathbb{R}}$ Xeon $^{\mathbb{R}}$ processor LV are based on an improved Pentium $^{\mathbb{R}}$ M processor microarchitecture.

The Intel[®] Xeon[®] processor 3000, 3200, 5100, 5300, 7200 and 7300 series, Intel[®] Pentium[®] dual-core, Intel[®] Core[™]2 Duo, Intel[®] Core[™]2 Quad, and Intel[®] Core[™]2 Extreme processors are based on Intel[®] Core[™] microarchitecture.

The Intel[®] Xeon[®] processor 5200, 5400, 7400 series, Intel[®] Core[™]2 Quad processor Q9000 series, and Intel[®] Core[™]2 Extreme processor QX9000, X9000 series, Intel[®] Core[™]2 processor E8000 series are based on Enhanced Intel[®] Core[™] microarchitecture.

The Intel[®] Atom[™] processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are based on the Intel[®] Atom[™] microarchitecture and supports Intel 64 architecture.

The Intel[®] Core[™] i7 processor and Intel[®] Xeon[®] processor 3400, 5500, 7500 series are based on 45 nm Intel[®] microarchitecture code name Nehalem. Intel[®] microarchitecture code name Westmere is a 32 nm version of Intel[®] microarchitecture code name Nehalem. Intel[®] Xeon[®] processor 5600 series, Intel Xeon processor E7 and various Intel Core i7, i5, i3 processors are based on Intel[®] microarchitecture code name Westmere. These processors support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5 family, Intel[®] Xeon[®] processor E3-1200 family, Intel[®] Xeon[®] processor E7-8800/4800/2800 product families, Intel[®] Core[™] i7-3930K processor, and 2nd generation Intel[®] Core[™] i7-2xxx, Intel[®] Core[™] i5-2xxx, Intel[®] Core[™] i3-2xxx processor series are based on the Intel[®] microarchitecture code name Sandy Bridge and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E7-8800/4800/2800 v2 product families, Intel[®] Xeon[®] processor E3-1200 v2 product family and the 3rd generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Ivy Bridge and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5-4600/2600/1600 v2 product families, Intel[®] Xeon[®] processor E5-2400/1400 v2 product families and Intel[®] Core[™] i7-49xx Processor Extreme Edition are based on the Intel[®] microarchitecture code name Ivy Bridge-E and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E3-1200 v3 product family and 4th Generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Haswell and support Intel 64 architecture.

The Intel[®] CoreTM M processor family and 5th generation Intel[®] CoreTM processors are based on the Intel[®] micro-architecture code name Broadwell and support Intel 64 architecture.

The Intel $^{\mathbb{R}}$ Xeon $^{\mathbb{R}}$ processor E3-1500m v5 product family and 6th generation Intel $^{\mathbb{R}}$ Core $^{\text{TM}}$ processors are based on the Intel $^{\mathbb{R}}$ microarchitecture code name Skylake and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5-2600/1600 v3 product families and the Intel[®] Core[™] i7-59xx Processor Extreme Edition are based on the Intel[®] microarchitecture code name Haswell-E and support Intel 64 architecture.

The Intel[®] Atom[™] processor Z8000 series is based on the Intel microarchitecture code name Airmont.

The Intel[®] Atom^{TM} processor Z3400 series and the Intel[®] Atom^{TM} processor Z3500 series are based on the Intel microarchitecture code name Silvermont.

P6 family, Pentium[®] M, Intel[®] Core[™] Solo, Intel[®] Core[™] Duo processors, dual-core Intel[®] Xeon[®] processor LV, and early generations of Pentium 4 and Intel Xeon processors support IA-32 architecture. The Intel[®] Atom[™] processor Z5xx series support IA-32 architecture.

The Intel[®] Xeon[®] processor 3000, 3200, 5000, 5100, 5200, 5300, 5400, 7100, 7200, 7300, 7400 series, Intel[®] Core[™]2 Duo, Intel[®] Core[™]2 Extreme processors, Intel Core 2 Quad processors, Pentium[®] D processors, Pentium[®] Dual-Core processor, newer generations of Pentium 4 and Intel Xeon processor family support Intel[®] 64 architecture.

IA-32 architecture is the instruction set architecture and programming environment for Intel's 32-bit microprocessors. Intel $^{@}$ 64 architecture is the instruction set architecture and programming environment which is the superset of Intel's 32-bit and 64-bit architectures. It is compatible with the IA-32 architecture.

2. Updates to Chapter 6, Volume 1

Change bars show changes to Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture.

Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes

6.4.1 Call and Return Operation for Interrupt or Exception Handling Procedures

A call to an interrupt or exception handler procedure is similar to a procedure call to another protection level (see Section 6.3.6, "CALL and RET Operation Between Privilege Levels"). Here, the vector references one of two kinds of gates in the IDT: an **interrupt gate** or a **trap gate**. Interrupt and trap gates are similar to call gates in that they provide the following information:

- Access rights information
- The segment selector for the code segment that contains the handler procedure
- An offset into the code segment to the first instruction of the handler procedure

The difference between an interrupt gate and a trap gate is as follows. If an interrupt or exception handler is called through an interrupt gate, the processor clears the interrupt enable (IF) flag in the EFLAGS register to prevent subsequent interrupts from interfering with the execution of the handler. When a handler is called through a trap gate, the state of the IF flag is not changed.

Table 6-1 Exceptions and Interrupts

Vector	Mnemonic	Description	Source
0	#DE	Divide Error	DIV and IDIV instructions.
1	#DB	Debug	Any code or data reference.
2		NMI Interrupt	Non-maskable external interrupt.
3	#BP	Breakpoint	INT 3 instruction.
4	#OF	Overflow	INTO instruction.
5	#BR	BOUND Range Exceeded	BOUND instruction.
6	#UD	Invalid Opcode (UnDefined Opcode)	UD2 instruction or reserved opcode. ¹
7	#NM	Device Not Available (No Math Coprocessor)	Floating-point or WAIT/FWAIT instruction.
8	#DF	Double Fault	Any instruction that can generate an exception, an NMI, or an INTR.
9	#MF	CoProcessor Segment Overrun (reserved)	Floating-point instruction. ²
10	#TS	Invalid TSS	Task switch or TSS access.
11	#NP	Segment Not Present	Loading segment registers or accessing system segments.
12	#SS	Stack Segment Fault	Stack operations and SS register loads.
13	#GP	General Protection	Any memory reference and other protection checks.
14	#PF	Page Fault	Any memory reference.
15		Reserved	
16	#MF	Floating-Point Error (Math Fault)	Floating-point or WAIT/FWAIT instruction.
17	#AC	Alignment Check	Any data reference in memory. ³
18	#MC	Machine Check	Error codes (if any) and source are model dependent. ⁴
19	#XM	SIMD Floating-Point Exception	SIMD Floating-Point Instruction ⁵
20	#VE	Virtualization Exception	EPT violations ⁶
21-31		Reserved	
32-255		Maskable Interrupts	External interrupt from INTR pin or INT <i>n</i> instruction.

Table 6-1 Exceptions and Interrupts (Contd.)

Vector Mnemonic Description Source
--

NOTES:

- 1. The UD2 instruction was introduced in the Pentium Pro processor.
- 2. IA-32 processors after the Intel386 processor do not generate this exception.
- 3. This exception was introduced in the Intel486 processor.
- 4. This exception was introduced in the Pentium processor and enhanced in the P6 family processors.
- 5. This exception was introduced in the Pentium III processor.
- 6. This exception can occur only on processors that support the 1-setting of the "EPT-violation #VE" VM-execution control.

...

3. Updates to Chapter 8, Volume 1

Change bars show changes to Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture.

• • •

8.1.2 x87 FPU Data Registers

The x87 FPU data registers (shown in Figure 8-1) consist of eight 80-bit registers. Values are stored in these registers in the double extended-precision floating-point format shown in Figure 4-3. When floating-point, integer, or packed BCD integer values are loaded from memory into any of the x87 FPU data registers, the values are automatically converted into double extended-precision floating-point format (if they are not already in that format). When computation results are subsequently transferred back into memory from any of the x87 FPU registers, the results can be left in the double extended-precision floating-point format or converted back into a shorter floating-point format, an integer format, or the packed BCD integer format. (See Section 8.2, "x87 FPU Data Types," for a description of the data types operated on by the x87 FPU.)




Figure 8-1 x87 FPU Execution Environment

...

8.1.8 x87 FPU Instruction and Data (Operand) Pointers

The x87 FPU stores pointers to the instruction and data (operand) for the last non-control instruction executed. These are the x87 FPU instruction pointer and x87 FPU data (operand) pointers; software can save these pointers to provide state information for exception handlers. The pointers are illustrated in Figure 8-1 (the figure illustrates the pointers as used outside 64-bit mode; see below).

Note that the value in the x87 FPU data pointer is always a pointer to a memory operand. If the last non-control instruction that was executed did not have a memory operand, the value in the data pointer is undefined (reserved). If CPUID.(EAX=07H,ECX=0H):EBX[bit 6] = 1, the data pointer is updated only for x87 non-control instructions that incur unmasked x87 exceptions.

The contents of the x87 FPU instruction and data pointers remain unchanged when any of the following instructions are executed: FCLEX/FNCLEX, FLDCW, FSTCW/FNSTCW, FSTSW/FNSTSW, FSTENV/FNSTENV, FLDENV, and WAIT/FWAIT.

For all the x87 FPUs and NPXs except the 8087, the x87 FPU instruction pointer points to any prefixes that preceded the instruction. For the 8087, the x87 FPU instruction pointer points only to the actual opcode.

The x87 FPU instruction and data pointers each consists of an offset and a segment selector:

- The x87 FPU Instruction Pointer Offset (FIP) comprises 64 bits on processors that support IA-32e mode; on other processors, it offset comprises 32 bits.
- The x87 FPU Instruction Pointer Selector (FCS) comprises 16 bits.
- The x87 FPU Data Pointer Offset (FDP) comprises 64 bits on processors that support IA-32e mode; on other processors, it offset comprises 32 bits.
- The x87 FPU Data Pointer Selector (FDS) comprises 16 bits.

The pointers are accessed by the FINIT/FNINIT, FLDENV, FRSTOR, FSAVE/FNSAVE, FSTENV/FNSTENV, FXRSTOR, FXSAVE, XRSTOR, XSAVE, and XSAVEOPT instructions as follows:

- FINIT/FNINIT. Each instruction clears FIP, FCS, FDP, and FDS.
- FLDENV, FRSTOR. These instructions use the memory formats given in Figures Figure 8-9 through Figure 8-12:
 - For each of FIP and FDP, each instruction loads the lower 32 bits from memory and clears the upper 32 bits.
 - If CR0.PE = 1, each instruction loads FCS and FDS from memory; otherwise, it clears them.
- FSAVE/FNSAVE, FSTENV/FNSTENV. These instructions use the memory formats given in Figures Figure 8-9 through Figure 8-12.
 - Each instruction saves the lower 32 bits of each FIP and FDP into memory. the upper 32 bits are not saved.
 - If CR0.PE = 1, each instruction saves FCS and FDS into memory. If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the processor deprecates FCS and FDS; it saves each as 0000H.
 - After saving these data into memory, FSAVE/FNSAVE clears FIP, FCS, FDP, and FDS.
- FXRSTOR, XRSTOR. These instructions load data from a memory image whose format depend on operating
 mode and the REX prefix. The memory formats are given in Tables 3-52, 3-55, and 3-56 in Chapter 3,
 "Instruction Set Reference, A-M," of the Intel® 64 and IA-32 Architectures Software Developer's Manual,
 Volume 2A.
 - Outside of 64-bit mode or if REX.W = 0, the instructions operate as follows:
 - For each of FIP and FDP, each instruction loads the lower 32 bits from memory and clears the upper 32 bits.
 - Each instruction loads FCS and FDS from memory.
 - In 64-bit mode with REX.W = 1, the instructions operate as follows:
 - Each instruction loads FIP and FDP from memory.
 - Each instruction clears FCS and FDS.
- FXSAVE, XSAVE, and XSAVEOPT. These instructions store data into a memory image whose format depend on operating mode and the REX prefix. The memory formats are given in Tables 3-52, 3-55, and 3-56 in Chapter 3, "Instruction Set Reference, A-M," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.
 - Outside of 64-bit mode or if REX.W = 0, the instructions operate as follows:
 - Each instruction saves the lower 32 bits of each of FIP and FDP into memory. The upper 32 bits are not saved.
 - Each instruction saves FCS and FDS into memory. If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the processor deprecates FCS and FDS; it saves each as 0000H.
 - In 64-bit mode with REX.W = 1, each instruction saves FIP and FDP into memory. FCS and FDS are not saved.

..

8.3 X87 FPU INSTRUCTION SET

The floating-point instructions that the x87 FPU supports can be grouped into six functional categories:

· Data transfer instructions

- Basic arithmetic instructions
- · Comparison instructions
- Transcendental instructions
- Load constant instructions
- x87 FPU control instructions

See Section, "CPUID.EAX=80000001H:ECX.PREFTEHCHW[bit 8]: if 1 indicates the processor supports the PREFTEHCHW instruction. CPUID.(EAX=07H, ECX=0H):ECX.PREFTEHCHWT1[bit 0]: if 1 indicates the processor supports the PREFTEHCHWT1 instruction.," for a list of the floating-point instructions by category.

The following section briefly describes the instructions in each category. Detailed descriptions of the floating-point instructions are given in the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B & 2C.

...

8.1.10 Saving the x87 FPU's State with FSTENV/FNSTENV and FSAVE/FNSAVE

The FSTENV/FNSTENV and FSAVE/FNSAVE instructions store x87 FPU state information in memory for use by exception handlers and other system and application software. The FSTENV/FNSTENV instruction saves the contents of the status, control, tag, x87 FPU instruction pointer, x87 FPU data pointer, and opcode registers. The FSAVE/FNSAVE instruction stores that information plus the contents of the x87 FPU data registers. Note that the FSAVE/FNSAVE instruction also initializes the x87 FPU to default values (just as the FINIT/FNINIT instruction does) after it has saved the original state of the x87 FPU.

The manner in which this information is stored in memory depends on the operating mode of the processor (protected mode or real-address mode) and on the operand-size attribute in effect (32-bit or 16-bit). See Figures Figure 8-9 through Figure 8-12. In virtual-8086 mode or SMM, the real-address mode formats shown in Figure 8-12 is used. See Chapter 34, "System Management Mode," of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for information on using the x87 FPU while in SMM.

The FLDENV and FRSTOR instructions allow x87 FPU state information to be loaded from memory into the x87 FPU. Here, the FLDENV instruction loads only the status, control, tag, x87 FPU instruction pointer, x87 FPU data pointer, and opcode registers, and the FRSTOR instruction loads all the x87 FPU registers, including the x87 FPU stack registers.




Figure 8-9 Protected Mode x87 FPU State Image in Memory, 32-Bit Format




Figure 8-10 Real Mode x87 FPU State Image in Memory, 32-Bit Format




Figure 8-11 Protected Mode x87 FPU State Image in Memory, 16-Bit Format




Figure 8-12 Real Mode x87 FPU State Image in Memory, 16-Bit Format

. . .

4. Updates to Chapter 13, Volume 1

Change bars show changes to Chapter 13 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture.

...

13.4.1 Legacy Region of an XSAVE Area

The legacy region of an XSAVE area comprises the 512 bytes starting at the area's base address. It has the same format as the FXSAVE area (see Section 10.5.1). The XSAVE feature set uses the legacy area for x87 state (state component 0) and SSE state (state component 1). Table 13-1 illustrates the format of the first 416 bytes of the legacy region of an XSAVE area.

Table 13-1 Format of the Legacy Region of an XSAVE Area

15 14	13 12	11 10	9 8	7 6	5	4	3 2	1 0	
FIP[63:48] or reserved	FCS or FIP[47:32]		31:0]	FOP	Rsvd.	FTW	FSW	FCW	0
MXCSR_MASK MXC			CSR	SR FDP[63:48] FDS or or reserved FDP[47:32] FDP[31:0			[31:0	16	
	Reserved				ST0/	MM0			32
	Reserved				ST1/	MM1			48
	Reserved				ST2/	MM2			64
	Reserved				ST3/	MM3			80
	Reserved				ST4/	MM4			96
	Reserved				ST5/	MM5			112
	Reserved		ST6/MM6						128
	Reserved		ST7/MM7					144	
	XMM0							160	
XMM1							176		
			XIV	XMM2					192
			XIV	IM3					208
			XIV	IM4					224
			XIV	IM5					240
	XMM6							256	
	XMM7							272	
XMM8							288		
	XMM9							304	
	XMM10							320	
			XM	M11					336

Table 13-1 Format of the Legacy Region of an XSAVE Area (Contd.) (Contd.)

15 14	13 12	11 10	9 8	7 6	5	4	3 2	1 0	
XMM12							352		
XMM13							368		
XMM14							384		
			XM	M15					400

The x87 state component comprises bytes 23:0 and bytes 159:32. The SSE state component comprises bytes 31:24 and bytes 415:160. The XSAVE feature set does not use bytes 511:416; bytes 463:416 are reserved.

Section 13.7 through Section 13.9 provide details of how instructions in the XSAVE feature set use the legacy region of an XSAVE area.

. . .

13.5.1 x87 State

Instructions in the XSAVE feature set can manage the same state of the x87 FPU execution environment (x87 state) that can be managed using the FXSAVE and FXRSTOR instructions. They organize all x87 state as a user state component in the legacy region of the XSAVE area (see Section 13.4.1). This region is illustrated in Table 13-1; the x87 state is listed below, along with details of its interactions with the XSAVE feature set:

- Bytes 1:0, 3:2, 7:6. These are used for the x87 FPU Control Word (FCW), the x87 FPU Status Word (FSW), and the x87 FPU Opcode (FOP), respectively.
- Byte 4 is used for an abridged version of the x87 FPU Tag Word (FTW). The following items describe its usage:
 - For each j, $0 \le j \le 7$, XSAVE, XSAVEOPT, XSAVEC, and XSAVES save a 0 into bit j of byte 4 if x87 FPU data register STj has a empty tag; otherwise, XSAVE, XSAVEOPT, XSAVEC, and XSAVES save a 1 into bit j of byte 4.
 - For each j, $0 \le j \le 7$, XRSTOR and XRSTORS establish the tag value for x87 FPU data register STj as follows. If bit j of byte 4 is 0, the tag for STj in the tag register for that data register is marked empty (11B); otherwise, the x87 FPU sets the tag for STj based on the value being loaded into that register (see below).
- Bytes 15:8 are used as follows:
 - If the instruction has no REX prefix, or if REX.W = 0:
 - Bytes 11:8 are used for bits 31:0 of the x87 FPU Instruction Pointer Offset (FIP).
 - If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 0, bytes 13:12 are used for x87 FPU Instruction Pointer Selector (FCS). Otherwise, XSAVE, XSAVEOPT, XSAVEC, and XSAVES save these bytes as 0000H, and XRSTOR and XRSTORS ignore them.
 - Bytes 15:14 are not used.
 - If the instruction has a REX prefix with REX.W = 1, bytes 15:8 are used for the full 64 bits of FIP.
- Bytes 23:16 are used as follows:
 - If the instruction has no REX prefix, or if REX.W = 0:
 - Bytes 19:16 are used for bits 31:0 of the x87 FPU Data Pointer Offset (FDP).
 - If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 0, bytes 21:20 are used for x87 FPU Data Pointer Selector (FDS). Otherwise, XSAVE, XSAVEOPT, XSAVEC, and XSAVES save these bytes as 0000H; and XRSTOR and XRSTORS ignore them.

- Bytes 23:22 are not used.
- If the instruction has a REX prefix with REX.W = 1, bytes 23:16 are used for the full 64 bits of FDP.
- Bytes 31:24 are used for SSE state (see Section 13.5.2).
- Bytes 159:32 are used for the registers ST0–ST7 (MM0–MM7). Each of the 8 register is allocated a 128-bit region, with the low 80 bits used for the register and the upper 48 bits unused.

x87 state is XSAVE-managed but the x87 FPU feature is not XSAVE-enabled. The XSAVE feature set can operate on x87 state only if the feature set is enabled (CR4.OSXSAVE = 1). Software can otherwise use x87 state even if the XSAVE feature set is not enabled.

...

13.5.6 PT State

The register state used by Intel Processor Trace (**PT state**) comprises the following 9 MSRs: IA32_RTIT_CTL, IA32_RTIT_OUTPUT_BASE, IA32_RTIT_OUTPUT_MASK_PTRS, IA32_RTIT_STATUS, IA32_RTIT_CR3_MATCH, IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B, IA32_RTIT_ADDR1_A, and IA32_RTIT_ADDR1_B.²

As noted in Section 13.1, the XSAVE feature set manages PT state as supervisor state component 8. Thus, PT state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, CPUID.(EAX=0DH,ECX=8):EAX enumerates the size (in bytes) required for PT state. Each of the MSRs is allocated 8 bytes in the state component, with IA32_RTIT_CTL at byte offset 0, IA32_RTIT_OUTPUT_BASE at byte offset 8, etc. Any locations in the state component at or beyond byte offset 72 are reserved.

PT state is XSAVE-managed but Intel Processor Trace is not XSAVE-enabled. The XSAVE feature set can operate on PT state only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage PT state (IA32_XSS[8] = 1). Software can otherwise use Intel Processor Trace and access its MSRs (using RDMSR and WRMSR) even if the XSAVE feature set is not enabled or has not been configured to manage PT state.

The following items describe special treatment of PT state by the XSAVES and XRSTORS instructions:

- If XSAVES saves PT state, the instruction clears IA32_RTIT_CTL.TraceEn (bit 0) after saving the value of the IA32_RTIT_CTL MSR and before saving any other PT state. If XSAVES causes a fault or a VM exit, it restores IA32_RTIT_CTL.TraceEn to its original value.
- If XSAVES saves PT state, the instruction saves zeroes in the reserved portions of the state component.
- If XRSTORS would restore (or initialize) PT state and IA32_RTIT_CTL.TraceEn = 1, the instruction causes a general-protection exception (#GP) before modifying PT state.
- If XRSTORS causes an exception or a VM exit, it does so before any modification to IA32_RTIT_CTL.TraceEn
 (even if it has loaded other PT state).

. . .

13.6 PROCESSOR TRACKING OF XSAVE-MANAGED STATE

The XSAVEOPT, XSAVEC, and XSAVES instructions use two optimization to reduce the amount of data that they write to memory. They avoid writing data for any state component known to be in its initial configuration (the **init optimization**). In addition, if either XSAVEOPT or XSAVES is using the same XSAVE area as that used by the most recent execution of XRSTOR or XRSTORS, it may avoid writing data for any state component whose config-

^{1.} The processor ensures that XCR0[0] is always 1.

^{2.} These MSRs might not be supported by every processor that supports Intel Processor Trace. Software can use the CPUID instruction to discover which are supported; see Section 36.3.1, "Detection of Intel Processor Trace and Capability Enumeration," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C.

uration is known not to have been modified since then (the **modified optimization**). (XSAVE does not use these optimizations, and XSAVEC does not use the modified optimization.) The operation of XSAVEOPT, XSAVEC, and XSAVES are described in more detail in Section 13.9 through Section 13.11.

A processor can support the init and modified optimizations with special hardware that tracks the state components that might benefit from those optimizations. Other implementations might not include such hardware; such a processor would always consider each such state component as not in its initial configuration and as modified since the last execution of XRSTOR or XRSTORS.

The following notation describes the state of the init and modified optimizations:

- XINUSE denotes the state-component bitmap corresponding to the init optimization. If XINUSE[i] = 0, state component i is known to be in its initial configuration; otherwise XINUSE[i] = 1. It is possible for XINUSE[i] to be 1 even when state component i is in its initial configuration. On a processor that does not support the init optimization, XINUSE[i] is always 1 for every value of i.
 - Executing XGETBV with ECX = 1 returns in EDX:EAX the logical-AND of XCR0 and the current value of the XINUSE state-component bitmap. Such an execution of XGETBV always sets EAX[1] to 1 if XCR0[1] = 1 and MXCSR does not have its RESET value of 1F80H. Section 13.2 explains how software can determine whether a processor supports this use of XGETBV.
- XMODIFIED denotes the state-component bitmap corresponding to the modified optimization. If XMODIFIED[/] = 0, state component / is known not to have been modified since the most recent execution of XRSTOR or XRSTORS; otherwise XMODIFIED[/] = 1. It is possible for XMODIFIED[/] to be 1 even when state component / has not been modified since the most recent execution of XRSTOR or XRSTORS. On a processor that does not support the modified optimization, XMODIFIED[/] is always 1 for every value of /.

A processor that implements the modified optimization saves information about the most recent execution of XRSTOR or XRSTORS in a quantity called **XRSTOR_INFO**, a 4-tuple containing the following: (1) the CPL; (2) whether the logical processor was in VMX non-root operation; (3) the linear address of the XSAVE area; and (4) the XCOMP_BV field in the XSAVE area. An execution of XSAVEOPT or XSAVES uses the modified optimization only if that execution corresponds to XRSTOR_INFO on these four parameters.

This mechanism implies that, depending on details of the operating system, the processor might determine that an execution of XSAVEOPT by one user application corresponds to an earlier execution of XRSTOR by a different application. For this reason, Intel recommends the application software not use the XSAVEOPT instruction.

The following items specify the initial configuration each state component (for the purposes of defining the XINUSE bitmap):

- x87 state. x87 state is in its initial configuration if the following all hold: FCW is 037FH; FSW is 0000H; FTW is FFFFH; FCS and FDS are each 0000H; FIP and FDP are each 00000000_0000000H; each of ST0-ST7 is 0000 00000000 00000000H.
- **SSE state**. In 64-bit mode, SSE state is in its initial configuration if each of XMM0–XMM15 is 0. Outside 64-bit mode, SSE state is in its initial configuration if each of XMM0–XMM7 is 0. XINUSE[1] pertains only to the state of the XMM registers and not to MXCSR. An execution of XRSTOR or XRSTORS outside 64-bit mode does not update XMM8–XMM15. (See Section 13.13.)
- AVX state. In 64-bit mode, AVX state is in its initial configuration if each of YMM0_H-YMM15_H is 0. Outside 64-bit mode, AVX state is in its initial configuration if each of YMM0_H-YMM7_H is 0. An execution of XRSTOR or XRSTORS outside 64-bit mode does not update YMM8_H-YMM15_H. (See Section 13.13.)
- BNDREG state. BNDREG state is in its initial configuration if the value of each of BND0-BND3 is 0.
- BNDCSR state. BNDCSR state is in its initial configuration if BNDCFGU and BNDCSR each has value 0.
- Opmask state. Opmask state is in its initial configuration if each of the opmask registers k0-k7 is 0.
- ZMM_Hi256 state. In 64-bit mode, ZMM_Hi256 state is in its initial configuration if each of ZMM0_H-ZMM15_H is 0. Outside 64-bit mode, ZMM_Hi256 state is in its initial configuration if each of ZMM0_H-ZMM7_H is 0. An execution of XRSTOR or XRSTORS outside 64-bit mode does not update ZMM8_H-ZMM15_H. (See Section 13.13.)

- Hi16_ZMM state. In 64-bit mode, Hi16_ZMM state is in its initial configuration if each of ZMM16-ZMM31 is
 Outside 64-bit mode, Hi16_ZMM state is always in its initial configuration. An execution of XRSTOR or XRSTORS outside 64-bit mode does not update ZMM31-ZMM31. (See Section 13.13.)
- PT state. PT state is in its initial configuration if each of the 9 MSRs is 0.
- PKRU state. PKRU state is in its initial configuration if the value of the PKRU is 0.

...

5. Updates to Chapter 15, Volume 1

Change bars show changes to Chapter 15 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture.

•••

15.3.7 RTM-Enabled Debugger Support

Any debug exception (#DB) or breakpoint exception (#BP) inside an RTM region causes a transactional abort and, by default, redirects control flow to the fallback instruction address with architectural state recovered and bit 4 in EAX set. However, to allow software debuggers to intercept execution on debug or breakpoint exceptions, the RTM architecture provides additional capability called **advanced debugging of RTM transactional regions**.

Advanced debugging of RTM transactional regions is enabled if bit 11 of DR7 and bit 15 of the IA32_DEBUGCTL MSR are both 1. In this case, any RTM transactional abort due to a #DB or #BP causes execution to roll back to just before the XBEGIN instruction (EAX is restored to the value it had before XBEGIN) and then delivers a #DB. (A #DB is delivered even if the transactional abort was caused by a #BP.) DR6[16] is cleared to indicate that the exception resulted from a debug or breakpoint exception inside an RTM region. See also Section 17.3.3, "Debug Exceptions, Breakpoint Exceptions, and Restricted Transactional Memory (RTM)," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.

...

6. Updates to Chapter 1, Volume 2A

Change bars show changes to Chapter 1 of the $Intel^{®}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M.

...

1.1 INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL

This manual set includes information pertaining primarily to the most recent Intel 64 and IA-32 processors, which include:

- Pentium[®] processors
- P6 family processors
- Pentium[®] 4 processors
- Pentium[®] M processors
- Intel[®] Xeon[®] processors

- Pentium[®] D processors
- Pentium® processor Extreme Editions
- 64-bit Intel[®] Xeon[®] processors
- Intel[®] Core[™] Duo processor
- Intel[®] Core[™] Solo processor
- Dual-Core Intel[®] Xeon[®] processor LV
- Intel[®] Core[™]2 Duo processor
- Intel[®] Core[™]2 Quad processor Q6000 series
- Intel[®] Xeon[®] processor 3000, 3200 series
- Intel[®] Xeon[®] processor 5000 series
- Intel[®] Xeon[®] processor 5100, 5300 series
- Intel[®] Core[™]2 Extreme processor X7000 and X6800 series
- Intel[®] Core[™]2 Extreme processor QX6000 series
- Intel[®] Xeon[®] processor 7100 series
- Intel[®] Pentium[®] Dual-Core processor
- Intel[®] Xeon[®] processor 7200, 7300 series
- Intel[®] Core[™]2 Extreme processor QX9000 and X9000 series
- Intel[®] Core[™]2 Quad processor Q9000 series
- Intel[®] Core[™]2 Duo processor E8000, T9000 series
- Intel[®] Atom[™] processor family
- Intel[®] Atom[™] processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are built from 45 nm and 32 nm processes
- Intel[®] Core[™] i7 processor
- Intel[®] Core[™] i5 processor
- Intel[®] Xeon[®] processor E7-8800/4800/2800 product families
- Intel[®] Core[™] i7-3930K processor
- 2nd generation Intel[®] Core[™] i7-2xxx, Intel[®] Core[™] i5-2xxx, Intel[®] Core[™] i3-2xxx processor series
- Intel[®] Xeon[®] processor E3-1200 product family
- Intel[®] Xeon[®] processor E5-2400/1400 product family
- Intel[®] Xeon[®] processor E5-4600/2600/1600 product family
- 3rd generation Intel[®] Core[™] processors
- Intel[®] Xeon[®] processor E3-1200 v2 product family
- Intel[®] Xeon[®] processor E5-2400/1400 v2 product families
- Intel[®] Xeon[®] processor E5-4600/2600/1600 v2 product families
- Intel[®] Xeon[®] processor E7-8800/4800/2800 v2 product families
- 4th generation Intel[®] Core[™] processors
- The Intel[®] Core[™] M processor family
- Intel[®] Core[™] i7-59xx Processor Extreme Edition
- Intel[®] Core[™] i7-49xx Processor Extreme Edition
- Intel[®] Xeon[®] processor E3-1200 v3 product family

- Intel[®] Xeon[®] processor E5-2600/1600 v3 product families
- Intel[®] Xeon[®] processor 5200, 5400, 7400 series
- 5th generation Intel[®] Core[™] processors
- Intel[®] Atom[™] processor X7-Z8000 and X5-Z8000 series
- Intel[®] Atom[™] processor Z3400 series
- Intel[®] Atom[™] processor Z3500 series
- 6th generation Intel[®] Core[™] processors
- Intel[®] Xeon[®] processor E3-1500m v5 product family

P6 family processors are IA-32 processors based on the P6 family microarchitecture. This includes the Pentium $^{\mathbb{R}}$ Pro, Pentium $^{\mathbb{R}}$ II, Pentium $^{\mathbb{R}}$ III, and Pentium $^{\mathbb{R}}$ III Xeon $^{\mathbb{R}}$ processors.

The Pentium[®] 4, Pentium[®] D, and Pentium[®] processor Extreme Editions are based on the Intel NetBurst[®] microarchitecture. Most early Intel[®] Xeon[®] processors are based on the Intel NetBurst[®] microarchitecture. Intel Xeon processor 5000, 7100 series are based on the Intel NetBurst[®] microarchitecture.

The Intel[®] Core[™] Duo, Intel[®] Core[™] Solo and dual-core Intel[®] Xeon[®] processor LV are based on an improved Pentium[®] M processor microarchitecture.

The Intel[®] Xeon[®] processor 3000, 3200, 5100, 5300, 7200 and 7300 series, Intel[®] Pentium[®] dual-core, Intel[®] Core[™]2 Duo, Intel[®] Core[™]2 Quad, and Intel[®] Core[™]2 Extreme processors are based on Intel[®] Core[™] microarchitecture.

The Intel[®] Xeon[®] processor 5200, 5400, 7400 series, Intel[®] Core[™]2 Quad processor Q9000 series, and Intel[®] Core[™]2 Extreme processor QX9000, X9000 series, Intel[®] Core[™]2 processor E8000 series are based on Enhanced Intel[®] Core[™] microarchitecture.

The Intel[®] Atom[™] processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are based on the Intel[®] Atom[™] microarchitecture and supports Intel 64 architecture.

The Intel[®] Core[™] i7 processor and Intel[®] Xeon[®] processor 3400, 5500, 7500 series are based on 45 nm Intel[®] microarchitecture code name Nehalem. Intel[®] microarchitecture code name Westmere is a 32 nm version of Intel[®] microarchitecture code name Nehalem. Intel[®] Xeon[®] processor 5600 series, Intel Xeon processor E7 and various Intel Core i7, i5, i3 processors are based on Intel[®] microarchitecture code name Westmere. These processors support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5 family, Intel[®] Xeon[®] processor E3-1200 family, Intel[®] Xeon[®] processor E7-8800/4800/2800 product families, Intel[®] Core[™] i7-3930K processor, and 2nd generation Intel[®] Core[™] i7-2xxx, Intel[®] Core[™] i5-2xxx, Intel[®] Core[™] i3-2xxx processor series are based on the Intel[®] microarchitecture code name Sandy Bridge and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E7-8800/4800/2800 v2 product families, Intel[®] Xeon[®] processor E3-1200 v2 product family and the 3rd generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Ivy Bridge and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5-4600/2600/1600 v2 product families, Intel[®] Xeon[®] processor E5-2400/1400 v2 product families and Intel[®] Core[™] i7-49xx Processor Extreme Edition are based on the Intel[®] microarchitecture code name Ivy Bridge-E and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E3-1200 v3 product family and 4th Generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Haswell and support Intel 64 architecture.

The Intel[®] CoreTM M processor family and 5th generation Intel[®] CoreTM processors are based on the Intel[®] micro-architecture code name Broadwell and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E3-1500m v5 product family and 6th generation Intel[®] CoreTM processors are based on the Intel[®] microarchitecture code name Skylake and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5-2600/1600 v3 product families and the Intel[®] CoreTM i7-59xx Processor Extreme Edition are based on the Intel[®] microarchitecture code name Haswell-E and support Intel 64 architecture.

The Intel[®] Atom[™] processor Z8000 series is based on the Intel microarchitecture code name Airmont.

The Intel[®] Atom[™] processor Z3400 series and the Intel[®] Atom[™] processor Z3500 series are based on the Intel microarchitecture code name Silvermont.

P6 family, Pentium[®] M, Intel[®] Core[™] Solo, Intel[®] Core[™] Duo processors, dual-core Intel[®] Xeon[®] processor LV, and early generations of Pentium 4 and Intel Xeon processors support IA-32 architecture. The Intel[®] Atom[™] processor Z5xx series support IA-32 architecture.

The Intel[®] Xeon[®] processor 3000, 3200, 5000, 5100, 5200, 5300, 5400, 7100, 7200, 7300, 7400 series, Intel[®] Core[™]2 Duo, Intel[®] Core[™]2 Extreme processors, Intel Core 2 Quad processors, Pentium[®] D processors, Pentium[®] Dual-Core processor, newer generations of Pentium 4 and Intel Xeon processor family support Intel[®] 64 architecture.

IA-32 architecture is the instruction set architecture and programming environment for Intel's 32-bit microprocessors. Intel $^{@}$ 64 architecture is the instruction set architecture and programming environment which is the superset of Intel's 32-bit and 64-bit architectures. It is compatible with the IA-32 architecture.

. . .

7. Updates to Chapter 2, Volume 2A

Change bars show changes to Chapter 2 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M.

...

2.1 INSTRUCTION FORMAT FOR PROTECTED MODE, REAL-ADDRESS MODE, AND VIRTUAL-8086 MODE

The Intel 64 and IA-32 architectures instruction encodings are subsets of the format shown in Figure 2-1. Instructions consist of optional instruction prefixes (in any order), primary opcode bytes (up to three bytes), an addressing-form specifier (if required) consisting of the ModR/M byte and sometimes the SIB (Scale-Index-Base) byte, a displacement (if required), and an immediate data field (if required).




Figure 2-1 Intel 64 and IA-32 Architectures Instruction Format

2.1.1 Instruction Prefixes

Instruction prefixes are divided into four groups, each with a set of allowable prefix codes. For each instruction, it is only useful to include up to one prefix code from each of the four groups (Groups 1, 2, 3, 4). Groups 1 through 4 may be placed in any order relative to each other.

- Group 1
 - Lock and repeat prefixes:
 - LOCK prefix is encoded using F0H.
 - REPNE/REPNZ prefix is encoded using F2H. Repeat-Not-Zero prefix applies only to string and input/output instructions. (F2H is also used as a mandatory prefix for some instructions.)
 - REP or REPE/REPZ is encoded using F3H. The repeat prefix applies only to string and input/output instructions. F3H is also used as a mandatory prefix for POPCNT, LZCNT and ADOX instructions.
 - Bound prefix is encoded using F2H if the following conditions are true:
 - CPUID.(EAX=07H, ECX=0):EBX.MPX[bit 14] is set.
 - BNDCFGU.EN and/or IA32_BNDCFGS.EN is set.
 - When the F2 prefix precedes a near CALL, a near RET, a near JMP, or a near Jcc instruction (see Chapter 16, "Intel[®] MPX," of the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1*).
- Group 2
 - Segment override prefixes:
 - 2EH—CS segment override (use with any branch instruction is reserved)
 - 36H—SS segment override prefix (use with any branch instruction is reserved)
 - 3EH—DS segment override prefix (use with any branch instruction is reserved)
 - 26H—ES segment override prefix (use with any branch instruction is reserved)
 - 64H—FS segment override prefix (use with any branch instruction is reserved)

- 65H—GS segment override prefix (use with any branch instruction is reserved)
- Branch hints¹:
 - 2EH—Branch not taken (used only with Jcc instructions)
 - 3EH—Branch taken (used only with Jcc instructions)
- Group 3
 - Operand-size override prefix is encoded using 66H (66H is also used as a mandatory prefix for some instructions).
- Group 4
 - 67H—Address-size override prefix

The LOCK prefix (F0H) forces an operation that ensures exclusive use of shared memory in a multiprocessor environment. See "LOCK—Assert LOCK# Signal Prefix" in Chapter 3, "Instruction Set Reference, A-M," for a description of this prefix.

Repeat prefixes (F2H, F3H) cause an instruction to be repeated for each element of a string. Use these prefixes only with string and I/O instructions (MOVS, CMPS, SCAS, LODS, STOS, INS, and OUTS). Use of repeat prefixes and/or undefined opcodes with other Intel 64 or IA-32 instructions is reserved; such use may cause unpredictable behavior.

Some instructions may use F2H,F3H as a mandatory prefix to express distinct functionality.

Branch hint prefixes (2EH, 3EH) allow a program to give a hint to the processor about the most likely code path for a branch. Use these prefixes only with conditional branch instructions (1cc). Other use of branch hint prefixes and/or other undefined opcodes with Intel 64 or IA-32 instructions is reserved; such use may cause unpredictable behavior.

The operand-size override prefix allows a program to switch between 16- and 32-bit operand sizes. Either size can be the default; use of the prefix selects the non-default size.

Some SSE2/SSE3/SSE4 instructions and instructions using a three-byte sequence of primary opcode bytes may use 66H as a mandatory prefix to express distinct functionality.

Other use of the 66H prefix is reserved; such use may cause unpredictable behavior.

The address-size override prefix (67H) allows programs to switch between 16- and 32-bit addressing. Either size can be the default; the prefix selects the non-default size. Using this prefix and/or other undefined opcodes when operands for the instruction do not reside in memory is reserved; such use may cause unpredictable behavior.

8. Updates to Chapter 3, Volume 2A

Change bars show changes to Chapter 3 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-M.

^{1.} Some earlier microarchitectures used these as branch hints, but recent generations have not and they are reserved for future hint usage.

CPUID—CPU Identification

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F A2	CPUID	NP	Valid	Valid	Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well).

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
NP	NA	NA	NA	NA	

Description

The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.

CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers. The instruction's output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:

MOV EAX, 00H CPUID

Table 3-17 shows information returned, depending on the initial value loaded into the EAX register.

Two types of information are returned: basic and extended function information. If a value entered for CPUID.EAX is higher than the maximum input value for basic or extended function for that processor then the data for the highest basic information leaf is returned. For example, using the Intel Core i7 processor, the following is true:

CPUID.EAX = 05H (* Returns MONITOR/MWAIT leaf. *)

CPUID.EAX = OAH (* Returns Architectural Performance Monitoring leaf. *)

CPUID.EAX = OBH (* Returns Extended Topology Enumeration leaf. *)

CPUID.EAX = OCH (* INVALID: Returns the same information as CPUID.EAX = OBH. *)

CPUID.EAX = 80000008H (* Returns linear/physical address size data. *)

CPUID.EAX = 8000000AH (* INVALID: Returns same information as CPUID.EAX = 0BH. *)

If a value entered for CPUID.EAX is less than or equal to the maximum input value and the leaf is not supported on that processor then 0 is returned in all the registers.

When CPUID returns the highest basic leaf information as a result of an invalid input EAX value, any dependence on input ECX value in the basic leaf is honored.

CPUID can be executed at any privilege level to serialize instruction execution. Serializing instruction execution guarantees that any modifications to flags, registers, and memory for previous instructions are completed before the next instruction is fetched and executed.

See also:

"Serializing Instructions" in Chapter 8, "Multiple-Processor Management," in the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

^{1.} On Intel 64 processors, CPUID clears the high 32 bits of the RAX/RBX/RCX/RDX registers in all modes.

"Caching Translation Information" in Chapter 4, "Paging," in the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Table 3-17 Information Returned by CPUID Instruction

Initial EAX Value		Information Provided about the Processor
	Basic CF	PUID Information
OH	EAX	Maximum Input Value for Basic CPUID Information.
	EBX	"Genu"
	ECX	"ntel"
	EDX	"inel"
01H	EAX	Version Information: Type, Family, Model, and Stepping ID (see Figure 3-6).
	EBX	Bits 07 - 00: Brand Index. Bits 15 - 08: CLFLUSH line size (Value $*$ 8 = cache line size in bytes; used also by CLFLUSHOPT). Bits 23 - 16: Maximum number of addressable IDs for logical processors in this physical package*. Bits 31 - 24: Initial APIC ID.
	ECX	Feature Information (see Figure 3-7 and Table 3-19).
	EDX	Feature Information (see Figure 3-8 and Table 3-20).
		NOTES:
		* The nearest power-of-2 integer that is not smaller than EBX[23:16] is the number of unique initial APIC IDs reserved for addressing different logical processors in a physical package. This field is only valid if CPUID.1.EDX.HTT[bit 28]= 1.
02H	EAX	Cache and TLB Information (see Table 3-21).
	EBX	Cache and TLB Information.
	ECX	Cache and TLB Information.
	EDX	Cache and TLB Information.
03H	EAX	Reserved.
	EBX	Reserved.
	ECX	Bits 00 - 31 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)
	EDX	Bits 32 - 63 of 96 bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)
		NOTES:
		Processor serial number (PSN) is not supported in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature.
	CPUID le	eaves > 3 < 80000000 are visible only when IA32_MISC_ENABLE.BOOT_NT4[bit 22] = 0 (default).
	Determi	nistic Cache Parameters Leaf
04H		NOTES: Leaf 04H output depends on the initial value in ECX.* See also: "INPUT EAX = 4: Returns Deterministic Cache Parameters for each level on page 2-53.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
	EAX	Bits 04 - 00: Cache Type Field. 0 = Null - No more caches. 1 = Data Cache. 2 = Instruction Cache. 3 = Unified Cache. 4-31 = Reserved.
		Bits 07 - 05: Cache Level (starts at 1). Bit 08: Self Initializing cache level (does not need SW initialization). Bit 09: Fully Associative cache.
		Bits 13 - 10: Reserved. Bits 25 - 14: Maximum number of addressable IDs for logical processors sharing this cache**, ***. Bits 31 - 26: Maximum number of addressable IDs for processor cores in the physical package**, ****, *****.
	EBX	Bits 11 - 00: L = System Coherency Line Size**. Bits 21 - 12: P = Physical Line partitions**. Bits 31 - 22: W = Ways of associativity**.
	ECX	Bits 31-00: S = Number of Sets**.
	EDX	Bit 00: Write-Back Invalidate/Invalidate. 0 = WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this cache. 1 = WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache. Bit 01: Cache Inclusiveness. 0 = Cache is not inclusive of lower cache levels. 1 = Cache is inclusive of lower cache levels. Bit 02: Complex Cache Indexing. 0 = Direct mapped cache. 1 = A complex function is used to index the cache, potentially using all address bits. Bits 31 - 03: Reserved = 0.
		 NOTES: * If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n+1 is invalid if sub-leaf n returns EAX[4:0] as 0. ** Add one to the return value to get the result. ***The nearest power-of-2 integer that is not smaller than (1 + EAX[25:14]) is the number of unique initial APIC IDs reserved for addressing different logical processors sharing this cache. **** The nearest power-of-2 integer that is not smaller than (1 + EAX[31:26]) is the number of unique Core_IDs reserved for addressing different processor cores in a physical package. Core ID is a subset of
		bits of the initial APIC ID.
	MONUTO	***** The returned value is constant for valid initial values in ECX. Valid ECX values start from 0.
05H	EAX	Bits 15 - 00: Smallest monitor-line size in bytes (default is processor's monitor granularity). Bits 31 - 16: Reserved = 0.
	EBX	Bits 15 - 00: Largest monitor-line size in bytes (default is processor's monitor granularity). Bits 31 - 16: Reserved = 0.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

		Table 5-17 Information Returned by CPOID instruction (Contd.)
Initial EAX Value		Information Provided about the Processor
	ECX	Bit 00: Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported. Bit 01: Supports treating interrupts as break-event for MWAIT, even when interrupts disabled. Bits 31 - 02: Reserved.
	EDX	Bits 03 - 00: Number of C0* sub C-states supported using MWAIT. Bits 07 - 04: Number of C1* sub C-states supported using MWAIT. Bits 11 - 08: Number of C2* sub C-states supported using MWAIT. Bits 15 - 12: Number of C3* sub C-states supported using MWAIT. Bits 19 - 16: Number of C4* sub C-states supported using MWAIT. Bits 23 - 20: Number of C5* sub C-states supported using MWAIT. Bits 27 - 24: Number of C6* sub C-states supported using MWAIT. Bits 31 - 28: Number of C7* sub C-states supported using MWAIT. NOTE: * The definition of C0 through C7 states for MWAIT extension are processor-specific C-states, not ACPI C-states.
	Thermal	and Power Management Leaf
06H	EAX	Bit 00: Digital temperature sensor is supported if set. Bit 01: Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]). Bit 02: ARAT. APIC-Timer-always-running feature is supported if set. Bit 03: Reserved. Bit 04: PLN. Power limit notification controls are supported if set. Bit 05: ECMD. Clock modulation duty cycle extension is supported if set. Bit 06: PTM. Package thermal management is supported if set. Bit 07: HWP. HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, IA32_HWP_STATUS) are supported if set. Bit 08: HWP_Notification. IA32_HWP_INTERRUPT MSR is supported if set. Bit 09: HWP_Activity_Window. IA32_HWP_REQUEST[bits 41:32] is supported if set. Bit 10: HWP_Energy_Performance_Preference. IA32_HWP_REQUEST[bits 31:24] is supported if set. Bit 11: HWP_Package_Level_Request. IA32_HWP_REQUEST_PKG MSR is supported if set. Bit 12: Reserved. Bit 13: HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are supported if set. Bits 31 - 15: Reserved.
	EBX	Bits 03 - 00: Number of Interrupt Thresholds in Digital Thermal Sensor. Bits 31 - 04: Reserved.
	ECX	Bit 00: Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of the expected processor performance when running at the TSC frequency. Bits 02 - 01: Reserved = 0. Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H). Bits 31 - 04: Reserved = 0.
	EDX	Reserved = 0.
	Structure	d Extended Feature Flags Enumeration Leaf (Output depends on ECX input value)
07H		Sub-leaf 0 (Input ECX = 0). *

Table 3-17 Information Returned by CPUID Instruction (Contd.)

EAX	Bits 31 - 00: Reports the maximum input value for supported leaf 7 sub-leaves.
	5.55 5. To the port of the maximum input value for supported leaf 7 sub-leaves.
EBX	Bit 00: FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1. Bit 01: IA32_TSC_ADJUST MSR is supported if 1. Bit 02: Reserved. Bit 03: BMI1. Bit 04: HLE. Bit 05: AVX2. Bit 06: FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on x87 exceptions if 1.
	Bit 07: SMEP. Supports Supervisor-Mode Execution Prevention if 1. Bit 08: BMI2.
	Bit 09: Supports Enhanced REP MOVSB/STOSB if 1. Bit 10: INVPCID. If 1, supports INVPCID instruction for system software that manages process-context identifiers. Bit 11: RTM.
	Bit 12: Supports Platform Quality of Service Monitoring (PQM) capability if 1. Bit 13: Deprecates FPU CS and FPU DS values if 1. Bit 14: MPX. Supports Intel® Memory Protection Extensions if 1.
	Bit 14: PIPA: Supports little Friendly Protection Extensions IFT. Bit 15: Supports Platform Quality of Service Enforcement (PQE) capability if 1. Bits 17 - 16: Reserved. Bit 18: RDSEED. Bit 19: ADX.
	Bit 20: SMAP. Supports Supervisor-Mode Access Prevention (and the CLAC/STAC instructions) if 1. Bits 22 - 21: Reserved. Bit 23: CLFLUSHOPT. Bit 24: Reserved. Bit 25: Intel Processor Trace. Bits 31 - 26: Reserved.
ECX	Bit 00: PREFETCHWT1. Bits 02 - 01: Reserved. Bit 03: PKU. Supports protection keys for user-mode pages if 1. Bit 04: OSPKE. If 1, OS has set CR4.PKE to enable protection keys (and the RDPKRU/WRPKRU instructions). Bits 31 - 05: Reserved.
EDX	Reserved.
	NOTE: * If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n exceeds the value that sub-leaf 0 returns in EAX.
Direct Ca	ache Access Information Leaf
EAX	Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H).
EBX	Reserved.
ECX	Reserved.
EDX	Reserved.
	EDX Direct Ca EAX EBX ECX

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
OAH	EAX	Bits 07 - 00: Version ID of architectural performance monitoring. Bits 15 - 08: Number of general-purpose performance monitoring counter per logical processor. Bits 23 - 16: Bit width of general-purpose, performance monitoring counter. Bits 31 - 24: Length of EBX bit vector to enumerate architectural performance monitoring events.
	EBX	Bit 00: Core cycle event not available if 1. Bit 01: Instruction retired event not available if 1. Bit 02: Reference cycles event not available if 1. Bit 03: Last-level cache reference event not available if 1. Bit 04: Last-level cache misses event not available if 1. Bit 05: Branch instruction retired event not available if 1. Bit 06: Branch mispredict retired event not available if 1. Bits 31 - 07: Reserved = 0.
	ECX	Reserved = 0.
	EDX	Bits 04 - 00: Number of fixed-function performance counters (if Version ID $>$ 1). Bits 12 - 05: Bit width of fixed-function performance counters (if Version ID $>$ 1). Reserved = 0.
	Extended	Topology Enumeration Leaf
OBH		NOTES: Most of Leaf 0BH output depends on the initial value in ECX. The EDX output of leaf 0BH is always valid and does not vary with input value in ECX. Output value in ECX[7:0] always equals input value in ECX[7:0]. For sub-leaves that return an invalid level-type of 0 in ECX[15:8]; EAX and EBX will return 0. If an input value n in ECX returns the invalid level-type of 0 in ECX[15:8], other input values with ECX > n also return 0 in ECX[15:8].
	EAX	Bits 04 - 00: Number of bits to shift right on x2APIC ID to get a unique topology ID of the next level type*. All logical processors with the same next level ID share current level. Bits 31 - 05: Reserved.
	EBX	Bits 15 - 00: Number of logical processors at this level type. The number reflects configuration as shipped by Intel**. Bits 31- 16: Reserved.
	ECX	Bits 07 - 00: Level number. Same value in ECX input. Bits 15 - 08: Level type***. Bits 31 - 16: Reserved.
	EDX	Bits 31-00: x2APIC ID the current logical processor.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

	1	Table 5-17 Illiotifiation Returned by CFOID Illistraction (Conta.)
Initial EAX Value		Information Provided about the Processor
		NOTES: * Software should use this field (EAX[4:0]) to enumerate processor topology of the system.
		** Software must not use EBX[15:0] to enumerate processor topology of the system. This value in this field (EBX[15:0]) is only intended for display/diagnostic purposes. The actual number of logical processors available to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and platform hardware configurations.
		*** The value of the "level type" field is not related to level numbers in any way, higher "level type" values do not mean higher levels. Level type field has the following encoding: 0: Invalid. 1: SMT. 2: Core. 3-255: Reserved.
	Processo	or Extended State Enumeration Main Leaf (EAX = 0DH, ECX = 0)
ODH		NOTES: Leaf ODH main leaf (ECX = 0).
	EAX	Bits 31 - 00: Reports the supported bits of the lower 32 bits of XCR0. XCR0[n] can be set to 1 only if EAX[n] is 1. Bit 00: x87 state. Bit 01: SSE state. Bit 02: AVX state. Bits 04 - 03: MPX state. Bits 07 - 05: AVX-512 state. Bit 08: Used for IA32_XSS. Bit 09: PKRU state. Bits 31 - 10: Reserved.
	EBX	Bits 31 - 00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by enabled features in XCRO. May be different than ECX if some features at the end of the XSAVE save area are not enabled.
	ECX	Bit 31 - 00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e all the valid bit fields in XCRO.
	EDX	Bit 31 - 00: Reports the supported bits of the upper 32 bits of XCR0. $XCR0[n+32]$ can be set to 1 only if $EDX[n]$ is 1. Bits 31 - 00: Reserved.
	Processo	or Extended State Enumeration Sub-leaf (EAX = 0DH, ECX = 1)
ODH	EAX	Bit 00: XSAVEOPT is available. Bit 01: Supports XSAVEC and the compacted form of XRSTOR if set. Bit 02: Supports XGETBV with ECX = 1 if set. Bit 03: Supports XSAVES/XRSTORS and IA32_XSS if set. Bits 31 - 04: Reserved.
	EBX	Bits 31 - 00: The size in bytes of the XSAVE area containing all states enabled by XCRO IA32_XSS.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX		Table 3-17 Information Returned by CPOID Instruction (Contd.)
Value		Information Provided about the Processor
	ECX	Bits 31 - 00: Reports the supported bits of the lower 32 bits of the IA32_XSS MSR. IA32_XSS[n] can be set to 1 only if ECX[n] is 1. Bits 07 - 00: Used for XCR0. Bit 08: PT state. Bit 09: Used for XCR0. Bits 31 - 10: Reserved.
	EDX	Bits 31 - 00: Reports the supported bits of the upper 32 bits of the IA32_XSS MSR. IA32_XSS[n+32] can be set to 1 only if EDX[n] is 1. Bits 31 - 00: Reserved.
	Processor	r Extended State Enumeration Sub-leaves (EAX = ODH, ECX = n, n > 1)
ODH		NOTES: Leaf ODH output depends on the initial value in ECX. Each sub-leaf index (starting at position 2) is supported if it corresponds to a supported bit in either the XCRO register or the IA32_XSS MSR. * If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf n (0 ≤ n ≤ 31) is invalid if sub-leaf 0 returns 0 in EAX[n] and sub-leaf 1 returns 0 in ECX[n]. Sub-leaf n (32 ≤ n ≤ 63) is invalid if sub-leaf 0 returns 0 in EDX[n-32] and sub-leaf 1 returns 0 in EDX[n-32].
	EAX	Bits 31 - 0: The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid sub-leaf index, <i>n</i> .
	EBX	Bits 31 - 0: The offset in bytes of this extended state component's save area from the beginning of the XSAVE/XRSTOR area. This field reports 0 if the sub-leaf index, n, does not map to a valid bit in the XCRO register*.
	ECX	Bit 00 is set if the bit n (corresponding to the sub-leaf index) is supported in the IA32_XSS MSR; it is clear if bit n is instead supported in XCRO. Bit 01 is set if, when the compacted format of an XSAVE area is used, this extended state component located on the next 64-byte boundary following the preceding state component (otherwise, it is located immediately following the preceding state component). Bits 31 - 02 are reserved. This field reports 0 if the sub-leaf index, n, is invalid*.
	EDX	This field reports 0 if the sub-leaf index, <i>n</i> , is invalid*; otherwise it is reserved.
	Platform	QoS Monitoring Enumeration Sub-leaf (EAX = 0FH, ECX = 0)
0FH		NOTES: Leaf OFH output depends on the initial value in ECX. Sub-leaf index 0 reports valid resource type starting at bit position 1 of EDX.
	EAX	Reserved.
	EBX	Bits 31 - 00: Maximum range (zero-based) of RMID within this physical processor of all types.
	ECX	Reserved.
	EDX	Bit 00: Reserved. Bit 01: Supports L3 Cache QoS Monitoring if 1. Bits 31 - 02: Reserved.
	L3 Cache	QoS Monitoring Capability Enumeration Sub-leaf (EAX = 0FH, ECX = 1)
0FH		NOTES: Leaf OFH output depends on the initial value in ECX.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
	EAX	Reserved.
	EBX	Bits 31 - 00: Conversion factor from reported IA32_QM_CTR value to occupancy metric (bytes).
	ECX	Maximum range (zero-based) of RMID of this resource type.
	EDX	Bit 00: Supports L3 occupancy monitoring if 1. Bits 31 - 01: Reserved.
	Platforn	n QoS Enforcement Enumeration Sub-leaf (EAX = 10H, ECX = 0)
10H		NOTES: Leaf 10H output depends on the initial value in ECX. Sub-leaf index 0 reports valid resource identification (ResID) starting at bit position 1 of EBX.
	EAX	Reserved.
	EBX	Bit 00: Reserved. Bit 01: Supports L3 Cache QoS Enforcement if 1. Bits 31 - 02: Reserved.
	ECX	Reserved.
	EDX	Reserved.
	L3 Cach	ne QoS Enforcement Enumeration Sub-leaf (EAX = 10H, ECX = ResID =1)
10H		NOTES: Leaf 10H output depends on the initial value in ECX.
	EAX	Bits 4 - 00: Length of the capacity bit mask for the corresponding ResID. Bits 31 - 05: Reserved.
	EBX	Bits 31 - 00: Bit-granular map of isolation/contention of allocation units.
	ECX	Bit 00: Reserved. Bit 01: Updates of COS should be infrequent if 1. Bit 02: Code and Data Prioritization Technology supported if 1. Bits 31 - 03: Reserved.
	EDX	Bits 15 - 00: Highest COS number supported for this ResID. Bits 31 - 16: Reserved.
	Intel Pro	ocessor Trace Enumeration Main Leaf (EAX = 14H, ECX = 0)
14H		NOTES: Leaf 14H main leaf (ECX = 0).
	EAX	Bits 31 - 00: Reports the maximum sub-leaf supported in leaf 14H.
	EBX	Bit 00: If 1, Indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH MSR can be accessed. Bit 01: If 1, Indicates support of Configurable PSB and Cycle-Accurate Mode. Bit 02: If 1, Indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs acros warm reset. Bit 03: If 1, Indicates support of MTC timing packet and suppression of COFI-based packets. Bit 31 - 04: Reserved.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
	ECX	Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the Mas-kOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS. Bit 02: If 1, Indicates support of Single-Range Output scheme. Bit 03: If 1, Indicates support of output to Trace Transport subsystem. Bit 30 - 04: Reserved. Bit 31: If 1, Generated packets which contain IP payloads have LIP values, which include the CS base component.
	EDX	Bits 31 - 00: Reserved.
	Intel Pro	cessor Trace Enumeration Sub-leaf (EAX = 14H, ECX = 1)
14H	EAX	Bits 02 - 00: Number of configurable Address Ranges for filtering. Bits 15 - 03: Reserved. Bits 31 - 16: Bitmap of supported MTC period encodings.
	EBX	Bits 15 - 00: Bitmap of supported Cycle Threshold value encodings. Bit 31 - 16: Bitmap of supported Configurable PSB frequency encodings.
	ECX	Bits 31 - 00: Reserved.
	EDX	Bits 31 - 00: Reserved.
	Time Sta	amp Counter/Core Crystal Clock Information-leaf
15H		NOTES: If EBX[31:0] is 0, the TSC/"core crystal clock" ratio is not enumerated. EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency. "TSC frequency" = "core crystal clock frequency" * EBX/EAX. The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies.
	EAX	Bits 31 - 00: An unsigned integer which is the denominator of the TSC/"core crystal clock" ratio.
	EBX	Bits 31 - 00: An unsigned integer which is the numerator of the TSC/"core crystal clock" ratio.
	ECX	Bits 31 - 00: Reserved = 0.
	EDX	Bits 31 - 00: Reserved = 0.
	Processo	or Frequency Information Leaf
16H	EAX	Bits 15 - 00: Processor Base Frequency (in MHz). Bits 31 - 16: Reserved =0.
	EBX	Bits 15 - 00: Maximum Frequency (in MHz). Bits 31 - 16: Reserved = 0.
	ECX	Bits 15 - 00: Bus (Reference) Frequency (in MHz). Bits 31 - 16: Reserved = 0.
	EDX	Reserved.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
		NOTES: * Data is returned from this interface in accordance with the processor's specification and does not reflect actual values. Suitable use of this data includes the display of processor information in like manner to the processor brand string and for determining the appropriate range to use when displaying processor information e.g. frequency history graphs. The returned information should not be used for any other purpose as the returned information does not accurately correlate to information / counters returned by other processor interfaces.
		While a processor may support the Processor Frequency Information leaf, fields that return a value of zero are not supported.
	System-	On-Chip Vendor Attribute Enumeration Main Leaf (EAX = 17H, ECX = 0)
17H		NOTES: Leaf 17H main leaf (ECX = 0). Leaf 17H output depends on the initial value in ECX. Leaf 17H sub-leaves 1 through 3 reports SOC Vendor Brand String. Leaf 17H is valid if MaxSOCID_Index >= 3. Leaf 17H sub-leaves 4 and above are reserved.
	EAX EBX	Bits 31 - 00: MaxSOCID_Index. Reports the maximum input value of supported sub-leaf in leaf 17H. Bits 15 - 00: SOC Vendor ID. Bit 16: IsVendorScheme. If 1, the SOC Vendor ID field is assigned via an industry standard enumeration
		scheme. Otherwise, the SOC Vendor ID field is assigned by Intel. Bits 31 - 17: Reserved = 0.
	ECX	Bits 31 - 00: Project ID. A unique number an SOC vendor assigns to its SOC projects.
	EDX	Bits 31 - 00: Stepping ID. A unique number within an SOC project that an SOC vendor assigns.
	System-	On-Chip Vendor Attribute Enumeration Sub-leaf (EAX = 17H, ECX = 13)
17H	EAX	Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string.
	EBX	Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string.
	ECX	Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string.
	EDX	Bit 31 - 00: SOC Vendor Brand String. UTF-8 encoded string.
		NOTES: Leaf 17H output depends on the initial value in ECX. SOC Vendor Brand String is a UTF-8 encoded string padded with trailing bytes of 00H. The complete SOC Vendor Brand String is constructed by concatenating in ascending order of EAX:EBX:ECX:EDX and from the sub-leaf 1 fragment towards sub-leaf 3.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
	System-	On-Chip Vendor Attribute Enumeration Sub-leaves (EAX = 17H, ECX > MaxSOCID_Index)
17H		NOTES: Leaf 17H output depends on the initial value in ECX.
	EAX	Bits 31 - 00: Reserved = 0.
	EBX	Bits 31 - 00: Reserved = 0.
	ECX	Bits 31 - 00: Reserved = 0.
	EDX	Bits 31 - 00: Reserved = 0.
	Unimple	mented CPUID Leaf Functions
40000000H - 4FFFFFFFH		Invalid. No existing or future CPU will return processor identification or feature information if the initial EAX value is in the range 40000000H to 4FFFFFFH.
	Extende	d Function CPUID Information
H00000008	EAX	Maximum Input Value for Extended Function CPUID Information.
	EBX	Reserved.
	ECX	Reserved.
	EDX	Reserved.
8000001H	EAX	Extended Processor Signature and Feature Bits.
	EBX	Reserved.
	ECX	Bit 00: LAHF/SAHF available in 64-bit mode. Bits 04 - 01: Reserved. Bit 05: LZCNT. Bits 07 - 06: Reserved. Bit 08: PREFETCHW. Bits 31 - 09: Reserved.
	EDX	Bits 10 - 00: Reserved. Bit 11: SYSCALL/SYSRET available in 64-bit mode. Bits 19 - 12: Reserved = 0. Bit 20: Execute Disable Bit available. Bits 25 - 21: Reserved = 0. Bit 26: 1-GByte pages are available if 1. Bit 27: RDTSCP and IA32_TSC_AUX are available if 1. Bit 28: Reserved = 0. Bit 29: Intel [®] 64 Architecture available if 1. Bits 31 - 30: Reserved = 0.
80000002H	EAX EBX ECX EDX	Processor Brand String. Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued.

Table 3-17 Information Returned by CPUID Instruction (Contd.)

Initial EAX Value		Information Provided about the Processor
80000003H	EAX EBX ECX EDX	Processor Brand String Continued.
80000004H	EAX EBX ECX EDX	Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued.
80000005H	EAX EBX ECX EDX	Reserved = 0. Reserved = 0. Reserved = 0. Reserved = 0.
80000006H	EAX EBX	Reserved = 0. Reserved = 0.
	ECX	Bits 07 - 00: Cache Line size in bytes. Bits 11 - 08: Reserved. Bits 15 - 12: L2 Associativity field *. Bits 31 - 16: Cache size in 1K units. Reserved = 0.
		NOTES: * L2 associativity field encodings: OH - Disabled. O1H - Direct mapped. O2H - 2-way. O4H - 4-way. O6H - 8-way. O8H - 16-way. OFH - Fully associative.
8000007H	EAX EBX ECX EDX	Reserved = 0. Reserved = 0. Reserved = 0. Reserved = 0. Bits 07 - 00: Reserved = 0. Bit 08: Invariant TSC available if 1. Bits 31 - 09: Reserved = 0.
H80000008H	EAX	Linear/Physical Address size. Bits 07 - 00: #Physical Address Bits*. Bits 15 - 08: #Linear Address Bits. Bits 31 - 16: Reserved = 0.
	EBX ECX EDX	Reserved = 0. Reserved = 0. Reserved = 0.
		NOTES: * If CPUID.80000008H:EAX[7:0] is supported, the maximum physical address number supported should come from this field.

INPUT EAX = 0: Returns CPUID's Highest Value for Basic Processor Information and the Vendor Identification String

When CPUID executes with EAX set to 0, the processor returns the highest value the CPUID recognizes for returning basic processor information. The value is returned in the EAX register and is processor specific.

A vendor identification string is also returned in EBX, EDX, and ECX. For Intel processors, the string is "Genuin-eIntel" and is expressed:

EBX \leftarrow 756e6547h (* "Genu", with G in the low eight bits of BL *) EDX \leftarrow 49656e69h (* "inel", with i in the low eight bits of DL *) ECX \leftarrow 6c65746eh (* "ntel", with n in the low eight bits of CL *)

INPUT EAX = 80000000H: Returns CPUID's Highest Value for Extended Processor Information

When CPUID executes with EAX set to 80000000H, the processor returns the highest value the processor recognizes for returning extended processor information. The value is returned in the EAX register and is processor specific.

IA32_BIOS_SIGN_ID Returns Microcode Update Signature

For processors that support the microcode update facility, the IA32_BIOS_SIGN_ID MSR is loaded with the update signature whenever CPUID executes. The signature is returned in the upper DWORD. For details, see Chapter 9 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

INPUT EAX = 01H: Returns Model, Family, Stepping Information

When CPUID executes with EAX set to 01H, version information is returned in EAX (see Figure 3-6). For example: model, family, and processor type for the Intel Xeon processor 5100 series is as follows:

- Model 1111B
- Family 0101B
- Processor Type 00B

See Table 3-18 for available processor type values. Stepping IDs are provided as needed.




Figure 3-6 Version Information Returned by CPUID in EAX

Table 3-18 Processor Type Field

Туре	Encoding
Original OEM Processor	00B
Intel OverDrive® Processor	01B
Dual processor (not applicable to Intel486 processors)	10B
Intel reserved	11B

NOTE

See Chapter 18 in the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for information on identifying earlier IA-32 processors.

The Extended Family ID needs to be examined only when the Family ID is 0FH. Integrate the fields into a display using the following rule:

```
IF Family_ID ≠ 0FH
THEN DisplayFamily = Family_ID;
ELSE DisplayFamily = Extended_Family_ID + Family_ID;
(* Right justify and zero-extend 4-bit field. *)
FI;
(* Show DisplayFamily as HEX field. *)
```

The Extended Model ID needs to be examined only when the Family ID is 06H or 0FH. Integrate the field into a display using the following rule:

```
IF (Family_ID = 06H or Family_ID = 0FH)
    THEN DisplayModel = (Extended_Model_ID « 4) + Model_ID;
    (* Right justify and zero-extend 4-bit field; display Model_ID as HEX field.*)
```

```
ELSE DisplayModel = Model_ID;
FI;
(* Show DisplayModel as HEX field. *)
```

INPUT EAX = 01H: Returns Additional Information in EBX

When CPUID executes with EAX set to 01H, additional information is returned to the EBX register:

- Brand index (low byte of EBX) this number provides an entry into a brand string table that contains brand strings for IA-32 processors. More information about this field is provided later in this section.
- CLFLUSH instruction cache line size (second byte of EBX) this number indicates the size of the cache line
 flushed by the CLFLUSH and CLFLUSHOPT instructions in 8-byte increments. This field was introduced in the
 Pentium 4 processor.
- Local APIC ID (high byte of EBX) this number is the 8-bit ID that is assigned to the local APIC on the processor during power up. This field was introduced in the Pentium 4 processor.

INPUT EAX = 01H: Returns Feature Information in ECX and EDX

When CPUID executes with EAX set to 01H, feature information is returned in ECX and EDX.

- Figure 3-7 and Table 3-19 show encodings for ECX.
- Figure 3-8 and Table 3-20 show encodings for EDX.

For all feature flags, a 1 indicates that the feature is supported. Use Intel to properly interpret feature flags.

NOTE

Software must confirm that a processor feature is present using feature flags returned by CPUID prior to using the feature. Software should not depend on future offerings retaining all features.




Figure 3-7 Feature Information Returned in the ECX Register

Table 3-19 Feature Information Returned in the ECX Register

Bit #	Mnemonic	Description
0	SSE3	Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.
1	PCLMULQDQ	PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction.
2	DTES64	64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout.
3	MONITOR	MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.
4	DS-CPL	CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.
5	VMX	Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.
6	SMX	Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, "Safer Mode Extensions Reference".

Table 3-19 Feature Information Returned in the ECX Register (Contd.)

Bit #	Mnemonic	Description
7	EIST	Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology.
8	TM2	Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.
9	SSSE3 A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 value of 0 indicates the instruction extensions are not present in the processor.	
10	CNXT-ID L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptor shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.	
11	SDBG	A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug.
12	FMA	A value of 1 indicates the processor supports FMA extensions using YMM state.
13	CMPXCHG16B	CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the "CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes" section in this chapter for a description.
14	xTPR Update Control	xTPR Update Control. A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[bit 23].
15	PDCM	Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES.
16	Reserved	Reserved
17	PCID	Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1.
18	DCA	A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.
19	SSE4.1	A value of 1 indicates that the processor supports SSE4.1.
20	SSE4.2	A value of 1 indicates that the processor supports SSE4.2.
21	x2APIC	A value of 1 indicates that the processor supports x2APIC feature.
22	MOVBE	A value of 1 indicates that the processor supports MOVBE instruction.
23	POPCNT	A value of 1 indicates that the processor supports the POPCNT instruction.
24	TSC-Deadline	A value of 1 indicates that the processor's local APIC timer supports one-shot operation using a TSC deadline value.
25	AESNI	A value of 1 indicates that the processor supports the AESNI instruction extensions.
26	XSAVE	A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCRO.
27	OSXSAVE	A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable XSETBV/XGETBV instructions to access XCRO and to support processor extended state management using XSAVE/XRSTOR.
28	AVX	A value of 1 indicates the processor supports the AVX instruction extensions.
29	F16C	A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.
30	RDRAND	A value of 1 indicates that processor supports RDRAND instruction.
31	Not Used	Always returns 0.




Figure 3-8 Feature Information Returned in the EDX Register

Table 3-20 More on Feature Information Returned in the EDX Register

Bit #	Mnemonic	Description
0	FPU	Floating Point Unit On-Chip. The processor contains an x87 FPU.
1	VME	Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.
2	DE	Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.
3	PSE	Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.

Table 3-20 More on Feature Information Returned in the EDX Register (Contd.)

Bit #	Mnemonic	Description
4	TSC	Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.
5	MSR	Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.
6	PAE	Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.
7	MCE	Machine Check Exception . Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.
8	CX8	CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).
9	APIC	APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).
10	Reserved	Reserved
11	SEP	SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.
12	MTRR	Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.
13	PGE	Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.
14	MCA	Machine Check Architecture . The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.
15	CMOV	Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported
16	PAT	Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.
17	PSE-36	36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.
18	PSN	Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.
19	CLFSH	CLFLUSH Instruction. CLFLUSH Instruction is supported.
20	Reserved	Reserved
21	DS	Debug Store . The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, "Introduction to Virtual-Machine Extensions," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C).

Table 3-20 More on Feature Information Returned in the EDX Register (Contd.)

Bit #	Mnemonic	Description	
22	ACPI	Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.	
23	MMX	Intel MMX Technology. The processor supports the Intel MMX technology.	
24	FXSR	FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.	
25	SSE	SSE. The processor supports the SSE extensions.	
26	SSE2	SSE2. The processor supports the SSE2 extensions.	
27	SS	Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.	
28	НТТ	Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package.	
29	TM	Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).	
30	Reserved	Reserved	
31	PBE	Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.	

INPUT EAX = 02H: TLB/Cache/Prefetch Information Returned in EAX, EBX, ECX, EDX

When CPUID executes with EAX set to 02H, the processor returns information about the processor's internal TLBs, cache and prefetch hardware in the EAX, EBX, ECX, and EDX registers. The information is reported in encoded form and fall into the following categories:

- The least-significant byte in register EAX (register AL) will always return 01H. Software should ignore this value and not interpret it as an informational descriptor.
- The most significant bit (bit 31) of each register indicates whether the register contains valid information (set to 0) or is reserved (set to 1).
- If a register contains valid information, the information is contained in 1 byte descriptors. There are four types of encoding values for the byte descriptor, the encoding type is noted in the second column of Table 3-21. Table 3-21 lists the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache, prefetch, or TLB types. The descriptors may appear in any order. Note also a processor may report a general descriptor type (FFH) and not report any byte descriptor of "cache type" via CPUID leaf 2.

Table 3-21 Encoding of CPUID Leaf 2 Descriptors

Value	Туре	Description
00H	General	Null descriptor, this byte contains no information
01H	TLB	Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries
02H	TLB	Instruction TLB: 4 MByte pages, fully associative, 2 entries

Table 3-21 Encoding of CPUID Leaf 2 Descriptors (Contd.)

Value	Туре	Description				
03H	TLB	Data TLB: 4 KByte pages, 4-way set associative, 64 entries				
04H	TLB	Data TLB: 4 MByte pages, 4-way set associative, 8 entries				
05H	TLB	Data TLB1: 4 MByte pages, 4-way set associative, 32 entries				
06H	Cache	1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size				
08H	Cache	1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size				
09H	Cache	1st-level instruction cache: 32KBytes, 4-way set associative, 64 byte line size				
OAH	Cache	1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size				
0BH	TLB	Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries				
0CH	Cache	1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size				
ODH	Cache	1st-level data cache: 16 KBytes, 4-way set associative, 64 byte line size				
0EH	Cache	1st-level data cache: 24 KBytes, 6-way set associative, 64 byte line size				
1DH	Cache	2nd-level cache: 128 KBytes, 2-way set associative, 64 byte line size				
21H	Cache	2nd-level cache: 256 KBytes, 8-way set associative, 64 byte line size				
22H	Cache	3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector				
23H	Cache	3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector				
24H	Cache	2nd-level cache: 1 MBytes, 16-way set associative, 64 byte line size				
25H	Cache	3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector				
29H	Cache	rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector				
2CH	Cache	1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size				
30H	Cache	1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size				
40H	Cache	No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache				
41H	Cache	2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size				
42H	Cache	2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size				
43H	Cache	2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size				
44H	Cache	2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size				
45H	Cache	2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size				
46H	Cache	3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size				
47H	Cache	3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size				
48H	Cache	2nd-level cache: 3MByte, 12-way set associative, 64 byte line size				
49H	Cache	3rd-level cache: 4MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0FH, Model 06H);				
		2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size				
4AH	Cache	3rd-level cache: 6MByte, 12-way set associative, 64 byte line size				
4BH	Cache	3rd-level cache: 8MByte, 16-way set associative, 64 byte line size				
4CH	Cache	3rd-level cache: 12MByte, 12-way set associative, 64 byte line size				
4DH	Cache	3rd-level cache: 16MByte, 16-way set associative, 64 byte line size				
4EH	Cache	2nd-level cache: 6MByte, 24-way set associative, 64 byte line size				
4FH	TLB	Instruction TLB: 4 KByte pages, 32 entries				

Table 3-21 Encoding of CPUID Leaf 2 Descriptors (Contd.)

TLB instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries TLB Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries TLB Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries TLB Instruction TLB: 2-MByte or 4-MByte pages, 128 entries TLB Instruction TLB: 2-MByte or 4-MByte pages, 128 entries TLB Instruction TLB: 2-MByte or 4-MByte pages, 128 entries TLB Data TLB0: 4 MByte pages, 4-way set associative, 16 entries TLB Data TLB0: 4 KByte pages, 4-way set associative, 16 entries TLB Data TLB0: 4 KByte pages, 4-way set associative, 32 entries TLB Data TLB0: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB0: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries TLB Data TLB: 4 KByte data cache: 16 KByte, 4-way set associative, 64 byte line size TLB Data TLB: 4 KByte pages, 128 entries TLB Data TLB: 4 KByte pages, 128 entries TLB Data TLB: 4 KByte pages, 128 entries TLB DATE TLB	Value	Туре	Description
TLB Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries			·
TLB Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries SSH TLB Instruction TLB: 2-MByte or 4-MByte pages, fully associative, 7 entries Data TLBO: 4 KByte pages, 4-way set associative, 16 entries TLB Data TLBO: 4 KByte pages, 4-way set associative, 32 entries Data TLBO: 4 KByte pages, 4-way set associative, 32 entries Data TLBO: 4 KByte pages, 4-way set associative, 32 entries Data TLBO: 4 KByte and 4 MByte pages, 4-way set associative, 32 entries Data TLB: 4 KByte and 4 MByte pages, 12 entries DATA TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte and 4 MByte pages, 12 entries DH TLB Data TLB: 4 KByte pages, 12 entries DH TLB Data TLB: 4 KByte pages, 14 way set associative, 64 byte line size DH TLB Data TLB: 1 GByte pages, 4-way set associative, 64 byte line size DH TLB Data TLB: 1 GByte pages, 8-way set associative, 64 byte line size DH Cache DHLB: 4 KByte pages, 8-way set associative, 64 byte line size DH Cache DHLB: 4 KByte pages, 8-way set associative, 64 byte line size DH Cache DHLB: 4 KByte pages, 8-way set associative, 12 entries DHLB: 1 GByte pages, 8-way set associative, 12 entries DHLB: 1 GByte pages, 8-way set associative, 12 entries DHLB: 1 GByte pages, 8-way set associative DHLB: 1 GByte pages, 8-way set associative THLB: 1 Trace cache: 12 Kypop, 8-way set associative THLB: 1 Trace cache: 12 Kypop, 8-way set associative THLB: 1 Trace cache: 12 Kypop, 8-way set associative DHLB: 1 Cache DAI-Evel Cache: 1 MByte, 8-way set associative, 64 byte line size DHLB: 1 Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector THLB: 1 Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector THLB: 1 Cache 2			
TLB Instruction TLB: 2-MByte or 4-MByte pages, fully associative, 7 entries 56H TLB Data TLB0: 4 MByte pages, 4-way set associative, 16 entries 57H TLB Data TLB0: 4 KByte pages, 4-way set associative, 16 entries 58H TLB Data TLB0: 4 KByte pages, 4-way set associative, 32 entries 58H TLB Data TLB0: 2-MByte or 4 MByte pages, 4-way set associative, 32 entries 58H TLB Data TLB: 4 KByte and 4 MByte pages, 64 entries 58H TLB Data TLB: 4 KByte and 4 MByte pages, 16 entries 59H TLB Data TLB: 4 KByte and 4 MByte pages, 55 entries 50H TLB Data TLB: 4 KByte and 4 MByte pages, 255 entries 50H TLB Data TLB: 4 KByte and 4 MByte pages, 255 entries 50H TLB Data TLB: 4 KByte pages, 4-way set associative, 64 byte line size 61H TLB Instruction TLB: 4 KByte pages, 19 lly associative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 64 byte line size 65H Cache 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 66H Cache 0TLB: 4 KByte pages, 8-way set associative, 64 byte line size 67H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 67H Cache 0TLB: 4 KByte pages, 8-way set associative, 64 entries 68H Cache 0TLB: 4 KByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 GByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 2 MMM pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 GByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 CByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 CByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 CByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 CByte pages, 8-way set associative, 64 entries 67H Cache 0TLB: 1 CByte pages, 8-way set associative, 64 entries 67H Cache 1 Trace cache: 12 K-pop, 8-way set associative, 64 entries 67H Cache 1 Trace cache: 12 K-pop, 8-			
TLB Data TLB0: 4 MByte pages, 4-way set associative, 16 entries			
TLB Data TLB0: 4 KByte pages, 4-way associative, 16 entries 59H TLB Data TLB0: 4 KByte pages, fully associative, 16 entries 58H TLB Data TLB: 4 KByte and 4 MByte pages, 4-way set associative, 32 entries 58H TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 50H TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 50H TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 50H TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 60H Cache 1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size 61H TLB Instruction TLB: 4 KByte pages, 5-way set associative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 4 entries 66H Cache 1st-level data cache: 8 KByte, 4-way set associative, 4 byte line size 67H Cache 1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 12 K-yap, 8-way set associative, 128 entries 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 128 entries 69H Cache 1st-level cache: 12 K-yap, 8-way set associative, 128 entries 60H Cache 1st-level cache: 12 K-yap, 8-way set associative 70H Cache 1st-level cache: 12 K-yap, 8-way set associative 70H Cache 1st-level cache: 12 K-yap, 8-way set associative 70H Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size 70H Cache 2nd-level cache: 51 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 70H Cache 2nd-level cache: 51 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 70H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 80H Cache 2nd-level cache: 512			
TLB Data TLB0: 4 KByte pages, fully associative, 16 entries 5AH TLB Data TLB0: 2-MByte or 4 MByte pages, 4-way set associative, 32 entries 5BH TLB Data TLB: 4 KByte and 4 MByte pages, 64 entries 5CH TLB Data TLB: 4 KByte and 4 MByte pages, 64 entries 5CH TLB Data TLB: 4 KByte and 4 MByte pages, 52 entries 5CH TLB Data TLB: 4 KByte and 4 MByte pages, 52 entries 6CH TLB Data TLB: 4 KByte and 4 MByte pages, 52 entries 6CH Cache Ist-level data cache: 16 KByte, 8-way set associative, 64 byte line size 6CH TLB Instruction TLB: 4 KByte pages, fully associative, 48 entries 6CH Cache Ist-level data cache: 8 KByte, 4-way set associative, 4 entries 6CH Cache Ist-level data cache: 16 KByte, 4-way set associative, 64 byte line size 6CH Cache Ist-level data cache: 16 KByte, 4-way set associative, 64 byte line size 6CH Cache Ist-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6CH Cache Ist-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6CH Cache Ist-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6CH Cache IntlB: 4 KByte pages, 8-way set associative, 64 entries 6CH Cache IntlB: 1 GByte pages, 8-way set associative, 126 entries 6CH Cache IntlB: 1 GByte pages, 8-way set associative, 126 entries 6CH Cache IntlB: 1 GByte pages, 8-way set associative, 126 entries 6CH Cache IntlB: 1 GByte pages, 8-way set associative, 126 entries 7CH Cache Intrace cache: 12 K-jup, 8-way set associative 7CH Cache Intrace cache: 12 K-jup, 8-way set associative 7CH Cache Intrace cache: 12 K-jup, 8-way set associative 7CH Cache Intrace cache: 12 K-jup, 8-way set associative, 8 entries 7CH Cache Intrace cache: 12 K-jup, 8-way set associative, 64 byte line size 7CH Cache Intrace cache: 12 K-jup, 8-way set associative, 64 byte line size 7CH Cache Intrace cache: 12 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache Intrace cache: 12 KByte, 8-way set associative, 64 byte line size 7CH Cache Intrace cache: 12 KByte, 8-way set associative, 64			
SAH TLB Data TLB:0 2-MByte or 4 MByte pages, 4-way set associative, 32 entries 5BH TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 5CH TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 5DH TLB Data TLB: 4 KByte and 4 MByte pages, 256 entries 6OH Cache 1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size 61H TLB Instruction TLB: 4 KByte pages, 128 sociative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 64 byte line size 66H Cache 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache 1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 3 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6BH Cache DTLB: 4 KByte pages, 8-way set associative, 64 byte line size 6CH Cache DTLB: 4 KByte pages, 8-way set associative, 64 byte line size 6CH Cache DTLB: 1 GByte pages, fully associative, 64 byte line size 6CH Cache<			
TLB Data TLB: 4 KByte and 4 MByte pages, 64 entries 5CH TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 5CH TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 6CH Cache Ist-level data cache: 16 KByte, 8-way set associative, 64 byte line size 6CH TLB Data TLB: 4 KByte and 4 MByte pages, 256 entries 6CH TLB Instruction TLB: 4 KByte pages, fully associative, 48 entries 6CH TLB Data TLB: 1 GByte pages, 4-way set associative, 48 entries 6CH Cache Ist-level data cache: 16 KByte, 4-way set associative, 64 byte line size 6CH Cache Ist-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6CH Cache Ist-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6CH Cache UTLB: 4 KByte pages, 8-way set associative, 64 byte line size 6CH Cache DTLB: 4 KByte pages, 8-way set associative, 64 entries 6CH Cache DTLB: 4 KByte pages, 8-way set associative, 64 entries 6CH Cache DTLB: 1 GByte pages, 8-way set associative, 128 entries 6CH Cache DTLB: 1 GByte pages, 10 say set associative, 128 entries 6CH Cache DTLB: 1 GByte pages, 10 say set associative 7CH Cache Trace cache: 12 K-µop, 8-way set associative 7CH Cache Trace cache: 12 K-µop, 8-way set associative 7CH Cache Trace cache: 13 K-µop, 8-way set associative 7CH Cache Znd-level cache: 1 MByte, 4-way set associative, 8 entries 7CH Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 12 KByte, 8-way set associative, 64 byte line size 8CH Cache 2nd-level cache: 11 KByte, 8-way set associative, 64 byte line size 8CH Cache 2nd-level cache: 11 KByte, 8-way set associative			
TLB Data TLB: 4 KByte and 4 MByte pages, 128 entries 5DH TLB Data TLB: 4 KByte and 4 MByte pages, 256 entries 60H Cache Ist-level data cache: 16 KByte, 8-way set associative, 64 byte line size 61H TLB Instruction TLB: 4 KByte pages, fully associative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 49 byte line size 66H Cache Ist-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache Ist-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache Ist-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache UTLB: 4 KByte pages, 8-way set associative, 64 byte line size 68H Cache DTLB: 4 KByte pages, 8-way set associative, 64 entries 68H Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries 60H Cache DTLB: 2M/4M pages, 8-way set associative, 256 entries 60H Cache DTLB: 1 GByte pages, fully associative, 128 entries 70H Cache Trace cache: 12 K-µop, 8-way set associative 71H Cache Trace cache: 16 K-µop, 8-way set associative 72H Cache Trace cache: 32 K-µop, 8-way set associative 75H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 77H Cache 2nd-level cache: 118 KByte, 8-way set associative, 64 byte line size 77H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 70H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 70H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 70H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 81H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 82H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 82H Cache 2nd-l			
5DH TLB Data TLB: 4 KByte and 4 MByte pages, 256 entries 60H Cache 1st-level data cache: 16 KByte, 8-way set associative, 48 entries 61H TLB Instruction TLB: 4 KByte pages, fully associative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 4 entries 66H Cache 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache UTLB: 4 KByte pages, 8-way set associative, 64 entries 6BH Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries 6CH Cache DTLB: 4 KByte pages, 8-way set associative, 128 entries 6DH Cache DTLB: 1 GByte pages, 10lly associative, 128 entries 7DH Cache Trace cache: 12 K-µop, 8-way set associative 7DH Cache Trace cache: 32 K-µop, 8-way set associative 7BH Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 7BH Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size, 2 lines per sector			
60H Cache 1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size 61H TLB Instruction TLB: 4 KByte pages, fully associative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 64 byte line size 66H Cache 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 0 TLB: 4 KByte pages, 8-way set associative, 64 byte line size 68H Cache 0 TLB: 4 KByte pages, 8-way set associative, 55 entries 66H Cache 0 TLB: 2 M/4M pages, 8-way set associative, 256 entries 66H Cache 0 TLB: 1 GByte pages, fully associative, 128 entries 66H Cache 0 TLB: 1 GByte pages, fully associative, 16 entries 70H Cache 1 Trace cache: 12 K-μορ, 8-way set associative 71H Cache 1 Trace cache: 12 K-μορ, 8-way set associative 72H Cache 1 Trace cache: 18 K-μορ, 8-way set associative 75H Cache 1 Instruction TLB: 2M/4M pages, fully associative, 8 entries 76H TLB Instruction TLB: 2M/4M pages, fully associative, 64 byte line size 76H Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 76H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 77H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 77H Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 77H Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size 77H Cache 2nd-level cache: 218 KByte, 8-way set associative, 64 byte line size 77H Cache 2nd-level cache: 218 KByte, 8-way set associative, 64 byte line size 77H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 78H Cache 2nd-level cache: 518 KByte, 8-way set associative, 64 byte line size 78H Cache 2nd-level cache: 518 KByte, 8-way set associative			
61H TLB Instruction TLB: 4 KByte pages, fully associative, 48 entries 63H TLB Data TLB: 1 GByte pages, 4-way set associative, 4 entries 66H Cache 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache 1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache DTLB: 4 KByte pages, 8-way set associative, 64 entries 68H Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries 6CH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries 6CH Cache DTLB: 1 GByte pages, fully associative, 128 entries 6CH Cache DTLB: 1 GByte pages, fully associative, 16 entries 70H Cache Trace cache: 12 K-µop, 8-way set associative 71H Cache Trace cache: 16 K-µop, 8-way set associative 72H Cache Trace cache: 18 K-µop, 8-way set associative 72H Cache Trace cache: 18 K-µop, 8-way set associative 78H Cache 2nd-level cache: 18 KByte, 8-way set associative, 64 byte line size 79H Cache 2nd-level cache: 18 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 88H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 88H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 88H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 88H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 88H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
TLB Data TLB: 1 GByte pages, 4-way set associative, 4 entries 66H Cache 1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size 67H Cache 1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache uTLB: 4 KByte pages, 8-way set associative, 64 byte line size 68H Cache DTLB: 4 KByte pages, 8-way set associative, 64 entries 68H Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries 6CH Cache DTLB: 1 GByte pages, 8-way set associative, 128 entries 6DH Cache DTLB: 1 GByte pages, 14 sway set associative, 128 entries 70H Cache DTLB: 1 GByte pages, 14 sway set associative 71H Cache Trace cache: 12 K-μορ, 8-way set associative 72H Cache Trace cache: 16 K-μορ, 8-way set associative 72H Cache Trace cache: 18 K-μορ, 8-way set associative 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 18 KByte, 8-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
66HCache1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size67HCache1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size68HCache1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size6AHCacheuTLB: 4 KByte pages, 8-way set associative, 64 entries6BHCacheDTLB: 4 KByte pages, 8-way set associative, 256 entries6CHCacheDTLB: 2M/4M pages, 8-way set associative, 128 entries6DHCacheDTLB: 1 GByte pages, fully associative, 128 entries70HCacheTrace cache: 12 K-µop, 8-way set associative71HCacheTrace cache: 16 K-µop, 8-way set associative72HCacheTrace cache: 32 K-µop, 8-way set associative76HTLBInstruction TLB: 2M/4M pages, fully associative, 8 entries78HCache2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size79HCache2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector7AHCache2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector7CHCache2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector7CHCache2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size7FHCache2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size80HCache2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size82HCache2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
67H Cache 1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size 68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 68H Cache uTLB: 4 KByte pages, 8-way set associative, 64 entries 68H Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries 6CH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries 6CH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries 6CH Cache DTLB: 1 GByte pages, fully associative, 16 entries 7CH Cache Trace cache: 12 K-µop, 8-way set associative 7CH Cache Trace cache: 16 K-µop, 8-way set associative 7CH Cache Trace cache: 32 K-µop, 8-way set associative 7CH Cache Trace cache: 32 K-µop, 8-way set associative 7CH TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 7CH Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 7CH Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
68H Cache 1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size 6AH Cache uTLB: 4 KByte pages, 8-way set associative, 64 entries 6BH Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries 6CH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries 6DH Cache DTLB: 1 GByte pages, fully associative, 16 entries 70H Cache Trace cache: 12 K-μop, 8-way set associative 71H Cache Trace cache: 16 K-μop, 8-way set associative 72H Cache Trace cache: 32 K-μop, 8-way set associative 72H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
GAH Cache uTLB: 4 KByte pages, 8-way set associative, 64 entries GBH Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries GCH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries GDH Cache DTLB: 1 GByte pages, fully associative, 16 entries 70H Cache Trace cache: 12 K-µop, 8-way set associative 71H Cache Trace cache: 16 K-µop, 8-way set associative 72H Cache Trace cache: 32 K-µop, 8-way set associative 72H Cache Trace cache: 32 K-µop, 8-way set associative 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 8CH Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
GBH Cache DTLB: 4 KByte pages, 8-way set associative, 256 entries GCH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries GDH Cache DTLB: 1 GByte pages, fully associative, 16 entries 70H Cache Trace cache: 12 K-µop, 8-way set associative 71H Cache Trace cache: 16 K-µop, 8-way set associative 72H Cache Trace cache: 32 K-µop, 8-way set associative 72H Cache Trace cache: 32 K-µop, 8-way set associative 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size 7FH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size			
GCH Cache DTLB: 2M/4M pages, 8-way set associative, 128 entries 6DH Cache DTLB: 1 GByte pages, fully associative, 16 entries 70H Cache Trace cache: 12 K-μop, 8-way set associative 71H Cache Trace cache: 16 K-μop, 8-way set associative 72H Cache Trace cache: 32 K-μop, 8-way set associative 72H Cache Trace cache: 32 K-μop, 8-way set associative 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 78H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 83H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size			
GDH Cache DTLB: 1 GByte pages, fully associative, 16 entries 70H Cache Trace cache: 12 K-μop, 8-way set associative 71H Cache Trace cache: 16 K-μop, 8-way set associative 72H Cache Trace cache: 32 K-μop, 8-way set associative 72H Cache Trace cache: 32 K-μop, 8-way set associative 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size			
To Cache Trace cache: 12 K-μop, 8-way set associative The Cache Trace cache: 16 K-μop, 8-way set associative Table Cache Trace cache: 32 K-μop, 8-way set associative The Instruction Tle: 2M/4M pages, fully associative, 8 entries The Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size The Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector The Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector The Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector The Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector The Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size The Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size The Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size			
Tace cache: 16 K-μop, 8-way set associative 72H Cache Trace cache: 32 K-μop, 8-way set associative 76H TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size		Cache	
Table Cache Trace cache: 32 K-μop, 8-way set associative TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries TRBH Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size TRBH Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector TRBH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector TRBH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector TRBH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector TRBH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size TRBH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size TRBH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size REPROFICE STREAM S	70H	Cache	
TLB Instruction TLB: 2M/4M pages, fully associative, 8 entries 78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64 byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	71H	Cache	Trace cache: 16 K-μop, 8-way set associative
78H Cache 2nd-level cache: 1 MByte, 4-way set associative, 64byte line size 79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	72H	Cache	Trace cache: 32 K-μop, 8-way set associative
79H Cache 2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64 byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	76H	TLB	Instruction TLB: 2M/4M pages, fully associative, 8 entries
7AH Cache 2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	78H	Cache	2nd-level cache: 1 MByte, 4-way set associative, 64byte line size
7BH Cache 2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector 7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	79H	Cache	2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector
7CH Cache 2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector 7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	7AH	Cache	2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector
7DH Cache 2nd-level cache: 2 MByte, 8-way set associative, 64byte line size 7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	7BH	Cache	2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector
7FH Cache 2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size 80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	7CH	Cache	2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector
80H Cache 2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size 82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	7DH	Cache	2nd-level cache: 2 MByte, 8-way set associative, 64byte line size
82H Cache 2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size 83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	7FH	Cache	2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size
83H Cache 2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size 84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	80H	Cache	2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size
84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	82H	Cache	2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size
84H Cache 2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size 85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	83H	Cache	2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size
85H Cache 2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size	84H	Cache	
86H Cache 2nd-level cache: 512 KByte, 4-way set associative. 64 byte line size	85H	Cache	2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size
	86H	Cache	2nd-level cache: 512 KByte, 4-way set associative, 64 byte line size

Table 3-21 Encoding of CPUID Leaf 2 Descriptors (Contd.)

Value	Туре	Description
87H	Cache	2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size
AOH	DTLB	DTLB: 4k pages, fully associative, 32 entries
BOH	TLB	Instruction TLB: 4 KByte pages, 4-way set associative, 128 entries
B1H	TLB	Instruction TLB: 2M pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
B2H	TLB	Instruction TLB: 4KByte pages, 4-way set associative, 64 entries
ВЗН	TLB	Data TLB: 4 KByte pages, 4-way set associative, 128 entries
B4H	TLB	Data TLB1: 4 KByte pages, 4-way associative, 256 entries
B5H	TLB	Instruction TLB: 4KByte pages, 8-way set associative, 64 entries
В6Н	TLB	Instruction TLB: 4KByte pages, 8-way set associative, 128 entries
BAH	TLB	Data TLB1: 4 KByte pages, 4-way associative, 64 entries
COH	TLB	Data TLB: 4 KByte and 4 MByte pages, 4-way associative, 8 entries
C1H	STLB	Shared 2nd-Level TLB: 4 KByte/2MByte pages, 8-way associative, 1024 entries
C2H	DTLB	DTLB: 4 KByte/2 MByte pages, 4-way associative, 16 entries
C3H	STLB	Shared 2nd-Level TLB: 4 KByte /2 MByte pages, 6-way associative, 1536 entries. Also 1GBbyte pages, 4-way, 16 entries.
CAH	STLB	Shared 2nd-Level TLB: 4 KByte pages, 4-way associative, 512 entries
DOH	Cache	3rd-level cache: 512 KByte, 4-way set associative, 64 byte line size
D1H	Cache	3rd-level cache: 1 MByte, 4-way set associative, 64 byte line size
D2H	Cache	3rd-level cache: 2 MByte, 4-way set associative, 64 byte line size
D6H	Cache	3rd-level cache: 1 MByte, 8-way set associative, 64 byte line size
D7H	Cache	3rd-level cache: 2 MByte, 8-way set associative, 64 byte line size
D8H	Cache	3rd-level cache: 4 MByte, 8-way set associative, 64 byte line size
DCH	Cache	3rd-level cache: 1.5 MByte, 12-way set associative, 64 byte line size
DDH	Cache	3rd-level cache: 3 MByte, 12-way set associative, 64 byte line size
DEH	Cache	3rd-level cache: 6 MByte, 12-way set associative, 64 byte line size
E2H	Cache	3rd-level cache: 2 MByte, 16-way set associative, 64 byte line size
E3H	Cache	3rd-level cache: 4 MByte, 16-way set associative, 64 byte line size
E4H	Cache	3rd-level cache: 8 MByte, 16-way set associative, 64 byte line size
EAH	Cache	3rd-level cache: 12MByte, 24-way set associative, 64 byte line size
EBH	Cache	3rd-level cache: 18MByte, 24-way set associative, 64 byte line size
ECH	Cache	3rd-level cache: 24MByte, 24-way set associative, 64 byte line size
FOH	Prefetch	64-Byte prefetching
F1H	Prefetch	128-Byte prefetching
FFH	General	CPUID leaf 2 does not report cache descriptor information, use CPUID leaf 4 to query cache parameters

Example 3-1 Example of Cache and TLB Interpretation

The first member of the family of Pentium 4 processors returns the following information about caches and TLBs when the CPUID executes with an input value of 2:

```
EAX 66 5B 50 01H
EBX 0H
ECX 0H
```

EDX 00 7A 70 00H

Which means:

- The least-significant byte (byte 0) of register EAX is set to 01H. This value should be ignored.
- The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register contains valid 1-byte descriptors.
- Bytes 1, 2, and 3 of register EAX indicate that the processor has:
 - 50H a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4-MByte pages.
 - 5BH a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages.
 - 66H an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size.
- The descriptors in registers EBX and ECX are valid, but contain NULL descriptors.
- Bytes 0, 1, 2, and 3 of register EDX indicate that the processor has:
 - 00H NULL descriptor.
 - 70H Trace cache: 12 K-μop, 8-way set associative.
 - 7AH a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size.
 - 00H NULL descriptor.

INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level

When CPUID executes with EAX set to 04H and ECX contains an index value, the processor returns encoded data that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid index values start from 0.

Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the cache type field is 0. The architecturally defined fields reported by deterministic cache parameters are documented in Table 3-17.

This Cache Size in Bytes

```
= (Ways + 1) * (Partitions + 1) * (Line_Size + 1) * (Sets + 1)
= (EBX[31:22] + 1) * (EBX[21:12] + 1) * (EBX[11:0] + 1) * (ECX + 1)
```

The CPUID leaf 04H also reports data that can be used to derive the topology of processor cores in a physical package. This information is constant for all valid index values. Software can query the raw data reported by executing CPUID with EAX=04H and ECX=0 and use it as part of the topology enumeration algorithm described in Chapter 8, "Multiple-Processor Management," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

INPUT EAX = 05H: Returns MONITOR and MWAIT Features

When CPUID executes with EAX set to 05H, the processor returns information about features available to MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power management. See Table 3-17.

INPUT EAX = 06H: Returns Thermal and Power Management Features

When CPUID executes with EAX set to 06H, the processor returns information about thermal and power management features. See Table 3-17.

INPUT EAX = 07H: Returns Structured Extended Feature Enumeration Information

When CPUID executes with EAX set to 07H and ECX = 0, the processor returns information about the maximum input value for sub-leaves that contain extended feature flags. See Table 3-17.

When CPUID executes with EAX set to 07H and the input value of ECX is invalid (see leaf 07H entry in Table 3-17), the processor returns 0 in EAX/EBX/ECX/EDX. In subleaf 0, EAX returns the maximum input value of the highest leaf 7 sub-leaf, and EBX, ECX & EDX contain information of extended feature flags.

INPUT EAX = 09H: Returns Direct Cache Access Information

When CPUID executes with EAX set to 09H, the processor returns information about Direct Cache Access capabilities. See Table 3-17.

INPUT EAX = OAH: Returns Architectural Performance Monitoring Features

When CPUID executes with EAX set to 0AH, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see Table 3-17) is greater than Pn 0. See Table 3-17.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 23, "Introduction to Virtual-Machine Extensions," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C.

INPUT EAX = 0BH: Returns Extended Topology Information

When CPUID executes with EAX set to 0BH, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf 0BH by verifying (a) the highest leaf index supported by CPUID is >= 0BH, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value. See Table 3-17.

INPUT EAX = ODH: Returns Processor Extended States Enumeration Information

When CPUID executes with EAX set to 0DH and ECX = 0, the processor returns information about the bit-vector representation of all processor state extensions that are supported in the processor and storage size requirements of the XSAVE/XRSTOR area. See Table 3-17.

When CPUID executes with EAX set to 0DH and ECX = n (n > 1, and is a valid sub-leaf index), the processor returns information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. See Table 3-17. Software can use the forward-extendable technique depicted below to query the valid sub-leaves and obtain size and offset information for each processor extended state save area:

```
For i = 2 to 62 // sub-leaf 1 is reserved

IF (CPUID.(EAX=0DH, ECX=0):VECTOR[i] = 1 ) // VECTOR is the 64-bit value of EDX:EAX

Execute CPUID.(EAX=0DH, ECX = i) to examine size and offset for sub-leaf i;

FI;
```

INPUT EAX = OFH: Returns Platform Quality of Service (PQoS) Monitoring Enumeration Information

When CPUID executes with EAX set to 0FH and ECX = 0, the processor returns information about the bit-vector representation of QoS monitoring resource types that are supported in the processor and maximum range of RMID values the processor can use to monitor of any supported resource types. Each bit, starting from bit 1,

corresponds to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that software must use to query QoS monitoring capability available for that type. See Table 3-17.

When CPUID executes with EAX set to 0FH and ECX = n ($n \ge 1$, and is a valid ResID), the processor returns information software can use to program IA32_PQR_ASSOC, IA32_QM_EVTSEL MSRs before reading QoS data from the IA32_QM_CTR MSR.

INPUT EAX = 10H: Returns Platform Quality of Service (PQoS) Enforcement Enumeration Information

When CPUID executes with EAX set to 10H and ECX = 0, the processor returns information about the bit-vector representation of QoS Enforcement resource types that are supported in the processor. Each bit, starting from bit 1, corresponds to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that software must use to query QoS enforcement capability available for that type. See Table 3-17.

When CPUID executes with EAX set to 10H and ECX = n (n >= 1, and is a valid ResID), the processor returns information about available classes of service and range of QoS mask MSRs that software can use to configure each class of services using capability bit masks in the QoS Mask registers, IA32_resourceType_Mask_n.

INPUT EAX = 14H: Returns Intel Processor Trace Enumeration Information

When CPUID executes with EAX set to 14H and ECX = 0H, the processor returns information about Intel Processor Trace extensions. See Table 3-17.

When CPUID executes with EAX set to 14H and ECX = n (n > 0) and less than the number of non-zero bits in CPUID.(EAX=14H, ECX= 0H).EAX), the processor returns information about packet generation in Intel Processor Trace. See Table 3-17.

INPUT EAX = 15H: Returns Time Stamp Counter/Core Crystal Clock Information

When CPUID executes with EAX set to 15H and ECX = 0H, the processor returns information about Time Stamp Counter/Core Crystal Clock. See Table 3-17.

INPUT EAX = 16H: Returns Processor Frequency Information

When CPUID executes with EAX set to 16H, the processor returns information about Processor Frequency Information. See Table 3-17.

INPUT EAX = 17H: Returns System-On-Chip Information

When CPUID executes with EAX set to 17H, the processor returns information about the System-On-Chip Vendor Attribute Enumeration. See Table 3-17.

METHODS FOR RETURNING BRANDING INFORMATION

Use the following techniques to access branding information:

- 1. Processor brand string method.
- 2. Processor brand index; this method uses a software supplied brand string table.

These two methods are discussed in the following sections. For methods that are available in early processors, see Section: "Identification of Earlier IA-32 Processors" in Chapter 18 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

The Processor Brand String Method

Figure 3-9 describes the algorithm used for detection of the brand string. Processor brand identification software should execute this algorithm on all Intel 64 and IA-32 processors.

This method (introduced with Pentium 4 processors) returns an ASCII brand identification string and the Processor Base frequency of the processor to the EAX, EBX, ECX, and EDX registers.




Figure 3-9 Determination of Support for the Processor Brand String

How Brand Strings Work

To use the brand string method, execute CPUID with EAX input of 8000002H through 80000004H. For each input value, CPUID returns 16 ASCII characters using EAX, EBX, ECX, and EDX. The returned string will be NULL-terminated.

Table 3-22 shows the brand string that is returned by the first processor in the Pentium 4 processor family.

EAX Input Value	Return Values	ASCII Equivalent
80000002H	EAX = 20202020H	" "
	EBX = 20202020H	и и
	ECX = 20202020H	и и
	EDX = 6E492020H	"nl "

Table 3-22 Processor Brand String Returned with Pentium 4 Processor

Table 3-22 Processor Brand String Returned with Pentium 4 Processor (Contd.)

EAX Input Value	Return Values	ASCII Equivalent
80000003H	EAX = 286C6574H	"(let"
	EBX = 50202952H	"P)R"
	ECX = 69746E65H	"itne"
	EDX = 52286D75H	"R(mu"
80000004H	EAX = 20342029H	" 4)"
	EBX = 20555043H	" UPC"
	ECX = 30303531H	"0051"
	EDX = 007A484DH	"\0zHM"

Extracting the Processor Frequency from Brand Strings

Figure 3-10 provides an algorithm which software can use to extract the Processor Base frequency from the processor brand string.




Figure 3-10 Algorithm for Extracting Processor Frequency

The Processor Brand Index Method

The brand index method (introduced with Pentium[®] III Xeon[®] processors) provides an entry point into a brand identification table that is maintained in memory by system software and is accessible from system- and user-level code. In this table, each brand index is associate with an ASCII brand identification string that identifies the official Intel family and model number of a processor.

When CPUID executes with EAX set to 1, the processor returns a brand index to the low byte in EBX. Software can then use this index to locate the brand identification string for the processor in the brand identification table. The first entry (brand index 0) in this table is reserved, allowing for backward compatibility with processors that do not support the brand identification feature. Starting with processor signature family ID = 0FH, model = 03H, brand index method is no longer supported. Use brand string method instead.

Table 3-23 shows brand indices that have identification strings associated with them.

Table 3-23 Mapping of Brand Indices; and Intel 64 and IA-32 Processor Brand Strings

Brand Index	Brand String
00H	This processor does not support the brand identification feature
01H	Intel(R) Celeron(R) processor ¹
02H	Intel(R) Pentium(R) III processor ¹
03H	Intel(R) Pentium(R) III Xeon(R) processor; If processor signature = 000006B1h, then Intel(R) Celeron(R) processor
04H	Intel(R) Pentium(R) III processor
06H	Mobile Intel(R) Pentium(R) III processor-M
07H	Mobile Intel(R) Celeron(R) processor ¹
08H	Intel(R) Pentium(R) 4 processor
09H	Intel(R) Pentium(R) 4 processor
OAH	Intel(R) Celeron(R) processor ¹
OBH	Intel(R) Xeon(R) processor; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor MP
0CH	Intel(R) Xeon(R) processor MP
0EH	Mobile Intel(R) Pentium(R) 4 processor-M; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor
0FH	Mobile Intel(R) Celeron(R) processor ¹
11H	Mobile Genuine Intel(R) processor
12H	Intel(R) Celeron(R) M processor
13H	Mobile Intel(R) Celeron(R) processor ¹
14H	Intel(R) Celeron(R) processor
15H	Mobile Genuine Intel(R) processor
16H	Intel(R) Pentium(R) M processor
17H	Mobile Intel(R) Celeron(R) processor ¹
18H - 0FFH	RESERVED

NOTES:

1. Indicates versions of these processors that were introduced after the Pentium III

IA-32 Architecture Compatibility

CPUID is not supported in early models of the Intel486 processor or in any IA-32 processor earlier than the Intel486 processor.

Operation

IA32_BIOS_SIGN_ID MSR ← Update with installed microcode revision number; CASE (EAX) OF EAX = 0: EAX ← Highest basic function input value understood by CPUID; $EBX \leftarrow Vendor identification string;$ $EDX \leftarrow Vendor identification string;$ ECX ← Vendor identification string; BREAK: EAX = 1H: $EAX[3:0] \leftarrow Stepping ID;$ $EAX[7:4] \leftarrow Model;$ $EAX[11:8] \leftarrow Family;$ $EAX[13:12] \leftarrow Processor type;$ $EAX[15:14] \leftarrow Reserved;$ $EAX[19:16] \leftarrow Extended Model;$ $EAX[27:20] \leftarrow Extended Family;$ $EAX[31:28] \leftarrow Reserved;$ $EBX[7:0] \leftarrow Brand Index; (* Reserved if the value is zero. *)$ $EBX[15:8] \leftarrow CLFLUSH Line Size;$ EBX[16:23] ← Reserved; (* Number of threads enabled = 2 if MT enable fuse set. *) $EBX[24:31] \leftarrow Initial APIC ID;$ ECX ← Feature flags; (* See Figure 3-7. *) EDX ← Feature flags; (* See Figure 3-8. *) BREAK: FAX = 2H: $EAX \leftarrow Cache and TLB information;$ EBX ← Cache and TLB information; $ECX \leftarrow Cache and TLB information;$ EDX ← Cache and TLB information; BREAK: EAX = 3H: $EAX \leftarrow Reserved$: $EBX \leftarrow Reserved;$ $ECX \leftarrow ProcessorSerialNumber[31:0];$ (* Pentium III processors only, otherwise reserved. *) $EDX \leftarrow ProcessorSerialNumber[63:32];$ (* Pentium III processors only, otherwise reserved. * BRFAK EAX = 4H: EAX ← Deterministic Cache Parameters Leaf; (* See Table 3-17. *) $EBX \leftarrow Deterministic Cache Parameters Leaf$: ECX ← Deterministic Cache Parameters Leaf: EDX ← Deterministic Cache Parameters Leaf:

```
BREAK;
EAX = 5H:
    EAX ← MONITOR/MWAIT Leaf; (* See Table 3-17. *)
    EBX ← MONITOR/MWAIT Leaf;
    ECX ← MONITOR/MWAIT Leaf;
    EDX ← MONITOR/MWAIT Leaf;
BREAK;
EAX = 6H:
    EAX ← Thermal and Power Management Leaf; (* See Table 3-17. *)
    EBX ← Thermal and Power Management Leaf;
    ECX ← Thermal and Power Management Leaf;
    EDX ← Thermal and Power Management Leaf;
BREAK;
EAX = 7H:
    EAX ← Structured Extended Feature Flags Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Structured Extended Feature Flags Enumeration Leaf;
    ECX ← Structured Extended Feature Flags Enumeration Leaf;
    EDX ← Structured Extended Feature Flags Enumeration Leaf;
BREAK;
EAX = 8H:
    EAX \leftarrow Reserved = 0;
    EBX \leftarrow Reserved = 0;
    ECX \leftarrow Reserved = 0;
    EDX \leftarrow Reserved = 0;
BREAK;
EAX = 9H:
    EAX ← Direct Cache Access Information Leaf; (* See Table 3-17. *)
    EBX ← Direct Cache Access Information Leaf;
    ECX ← Direct Cache Access Information Leaf;
    EDX ← Direct Cache Access Information Leaf;
BREAK;
EAX = AH:
    EAX ← Architectural Performance Monitoring Leaf; (* See Table 3-17. *)
    EBX ← Architectural Performance Monitoring Leaf;
    ECX ← Architectural Performance Monitoring Leaf;
    EDX ← Architectural Performance Monitoring Leaf;
    BREAK
EAX = BH:
    EAX ← Extended Topology Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Extended Topology Enumeration Leaf;
    ECX ← Extended Topology Enumeration Leaf;
    EDX ← Extended Topology Enumeration Leaf;
BREAK;
EAX = CH:
    EAX \leftarrow Reserved = 0;
    EBX \leftarrow Reserved = 0;
    ECX \leftarrow Reserved = 0;
    EDX \leftarrow Reserved = 0;
BREAK;
EAX = DH:
```

```
EAX ← Processor Extended State Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Processor Extended State Enumeration Leaf;
    ECX ← Processor Extended State Enumeration Leaf;
    EDX ← Processor Extended State Enumeration Leaf;
BREAK;
EAX = EH:
    EAX \leftarrow Reserved = 0;
    EBX \leftarrow Reserved = 0;
    ECX \leftarrow Reserved = 0;
    EDX \leftarrow Reserved = 0;
BREAK;
EAX = FH:
    EAX ← Platform Quality of Service Monitoring Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Platform Quality of Service Monitoring Enumeration Leaf;
    ECX ← Platform Quality of Service Monitoring Enumeration Leaf;
    EDX ← Platform Quality of Service Monitoring Enumeration Leaf;
BREAK;
EAX = 10H:
    EAX ← Platform Quality of Service Enforcement Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Platform Quality of Service Enforcement Enumeration Leaf;
    ECX ← Platform Quality of Service Enforcement Enumeration Leaf;
    EDX ← Platform Quality of Service Enforcement Enumeration Leaf;
BREAK;
    EAX = 14H:
    EAX ← Intel Processor Trace Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Intel Processor Trace Enumeration Leaf;
    ECX ← Intel Processor Trace Enumeration Leaf;
    EDX ← Intel Processor Trace Enumeration Leaf;
BREAK;
EAX = 15H:
    EAX ← Time Stamp Counter/Core Crystal Clock Information Leaf; (* See Table 3-17. *)
    EBX ← Time Stamp Counter/Core Crystal Clock Information Leaf;
    ECX ← Time Stamp Counter/Core Crystal Clock Information Leaf;
    EDX ← Time Stamp Counter/Core Crystal Clock Information Leaf;
BREAK;
EAX = 16H:
    EAX ← Processor Frequency Information Enumeration Leaf; (* See Table 3-17. *)
    EBX ← Processor Frequency Information Enumeration Leaf;
    ECX ← Processor Frequency Information Enumeration Leaf;
    EDX ← Processor Frequency Information Enumeration Leaf;
BREAK;
EAX = 17H:
    EAX ← System-On-Chip Vendor Attribute Enumeration Leaf; (* See Table 3-17. *)
    EBX ← System-On-Chip Vendor Attribute Enumeration Leaf;
    ECX ← System-On-Chip Vendor Attribute Enumeration Leaf;
    EDX ← System-On-Chip Vendor Attribute Enumeration Leaf;
BREAK:
EAX = 80000000H:
    EAX ← Highest extended function input value understood by CPUID;
    EBX ← Reserved;
```

```
ECX \leftarrow Reserved;
    EDX \leftarrow Reserved;
BREAK:
EAX = 80000001H:
    EAX \leftarrow Reserved;
    EBX \leftarrow Reserved;
    ECX ← Extended Feature Bits (* See Table 3-17.*);
    EDX ← Extended Feature Bits (* See Table 3-17. *);
BREAK;
EAX = 80000002H:
    EAX ← Processor Brand String;
    EBX ← Processor Brand String, continued;
    ECX ← Processor Brand String, continued;
    EDX ← Processor Brand String, continued;
BREAK;
EAX = 80000003H:
    EAX ← Processor Brand String, continued;
    EBX ← Processor Brand String, continued;
    ECX ← Processor Brand String, continued;
    EDX ← Processor Brand String, continued;
BREAK;
EAX = 80000004H:
    EAX ← Processor Brand String, continued;
    EBX ← Processor Brand String, continued;
    ECX ← Processor Brand String, continued;
    EDX ← Processor Brand String, continued;
BREAK;
EAX = 80000005H:
    EAX \leftarrow Reserved = 0;
    EBX \leftarrow Reserved = 0;
    ECX \leftarrow Reserved = 0;
    EDX \leftarrow Reserved = 0;
BREAK;
EAX = 80000006H:
    EAX \leftarrow Reserved = 0;
    EBX \leftarrow Reserved = 0;
    ECX \leftarrow Cache information;
    EDX \leftarrow Reserved = 0;
BREAK;
EAX = 80000007H:
    EAX \leftarrow Reserved = 0;
    EBX \leftarrow Reserved = 0;
    ECX \leftarrow Reserved = 0;
    EDX ← Reserved = Misc Feature Flags;
BREAK;
EAX = 80000008H:
    EAX ← Reserved = Physical Address Size Information;
    EBX ← Reserved = Virtual Address Size Information;
    ECX \leftarrow Reserved = 0;
    EDX \leftarrow Reserved = 0;
```

```
BREAK;
EAX >= 40000000H and EAX <= 4FFFFFFH:
DEFAULT: (* EAX = Value outside of recognized range for CPUID. *)

(* If the highest basic information leaf data depend on ECX input value, ECX is honored.*)

EAX ← Reserved; (* Information returned for highest basic information leaf. *)

EBX ← Reserved; (* Information returned for highest basic information leaf. *)

ECX ← Reserved; (* Information returned for highest basic information leaf. *)

EDX ← Reserved; (* Information returned for highest basic information leaf. *)

BREAK;
ESAC;
```

Flags Affected

None.

Exceptions (All Operating Modes)

#UD

If the LOCK prefix is used.

In earlier IA-32 processors that do not support the CPUID instruction, execution of the

instruction results in an invalid opcode (#UD) exception being generated.

...

FXSAVE—Save x87 FPU, MMX Technology, and SSE State

Opcode/ Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AE /O FXSAVE m512byte	М	Valid	Valid	Save the x87 FPU, MMX, XMM, and MXCSR register state to <i>m512byte</i> .
REX.W+ 0F AE /0 FXSAVE64 <i>m512byte</i>	М	Valid	N.E.	Save the x87 FPU, MMX, XMM, and MXCSR register state to <i>m512byte</i> .

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

Description

Saves the current state of the x87 FPU, MMX technology, XMM, and MXCSR registers to a 512-byte memory location specified in the destination operand. The content layout of the 512 byte region depends on whether the processor is operating in non-64-bit operating modes or 64-bit sub-mode of IA-32e mode.

Bytes 464:511 are available to software use. The processor does not write to bytes 464:511 of an FXSAVE area.

The operation of FXSAVE in non-64-bit modes is described first.

Non-64-Bit Mode Operation

Table 3-52 shows the layout of the state information in memory when the processor is operating in legacy modes.

Table 3-52 Non-64-bit-Mode Layout of FXSAVE and FXRSTOR Memory Region

			Thory Region			1		
15 14 13 12	11 10	9 8	7 6	5	4	3 2	1 0	
Rsvd FCS	31:0]				1	0		
MXCSR_MASK	MXCSR_MASK MXC				DS	FDP	[31:0]	16
Reserved			STO	/MM0			32	
Reserved				ST1	/MM1			48
Reserved				ST2	/MM2			64
Reserved				ST3	/MM3			80
Reserved				ST4	/MM4			96
Reserved				ST5	/MM5			112
Reserved				ST6	/MM6			128
Reserved				ST7	/MM7			144
		X	MM0					160
		X	MM1					176
		X	MM2					192
		X	MM3					208
		Х	MM4					224
		X	MM5					240
		X	MM6					256
		Х	MM7					272
		Res	served					288
		Res	served					304
		Res	served					320
		Res	served					336
		Res	served					352
		Res	served					368
		Res	served					384
		Res	served					400
		Res	served					416
		Res	served					432
		Res	served					448
		Ava	ailable					464
		Ava	ailable					480
		Ava	ailable					496

The destination operand contains the first byte of the memory image, and it must be aligned on a 16-byte boundary. A misaligned destination operand will result in a general-protection (#GP) exception being generated (or in some cases, an alignment check exception [#AC]).

The FXSAVE instruction is used when an operating system needs to perform a context switch or when an exception handler needs to save and examine the current state of the x87 FPU, MMX technology, and/or XMM and MXCSR registers.

The fields in Table 3-52 are defined in Table 3-53.

Table 3-53 Field Definitions

Field	Definition
FCW	x87 FPU Control Word (16 bits). See Figure 8-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the x87 FPU control word.
FSW	x87 FPU Status Word (16 bits). See Figure 8-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the x87 FPU status word.
Abridged FTW	x87 FPU Tag Word (8 bits). The tag information saved here is abridged, as described in the following paragraphs.
FOP	x87 FPU Opcode (16 bits). The lower 11 bits of this field contain the opcode, upper 5 bits are reserved. See Figure 8-8 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the x87 FPU opcode field.
FIP	x87 FPU Instruction Pointer Offset (64 bits). The contents of this field differ depending on the current addressing mode (32-bit, 16-bit, or 64-bit) of the processor when the FXSAVE instruction was executed:
	32-bit mode — 32-bit IP offset.
	16-bit mode — low 16 bits are IP offset; high 16 bits are reserved.
	64-bit mode with REX.W — 64-bit IP offset.
	64-bit mode without REX.W — 32-bit IP offset.
	See "x87 FPU Instruction and Operand (Data) Pointers" in Chapter 8 of the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of the x87 FPU instruction pointer.
FCS	x87 FPU Instruction Pointer Selector (16 bits). If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the processor deprecates FCS and FDS, and this field is saved as 0000H.
FDP	x87 FPU Instruction Operand (Data) Pointer Offset (64 bits). The contents of this field differ depending on the current addressing mode (32-bit, 16-bit, or 64-bit) of the processor when the FXSAVE instruction was executed:
	32-bit mode — 32-bit DP offset.
	16-bit mode — low 16 bits are DP offset; high 16 bits are reserved.
	64-bit mode with REX.W — 64-bit DP offset.
	64-bit mode without REX.W — 32-bit DP offset.
	See "x87 FPU Instruction and Operand (Data) Pointers" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for a description of the x87 FPU operand pointer.
FDS	x87 FPU Instruction Operand (Data) Pointer Selector (16 bits). If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the processor deprecates FCS and FDS, and this field is saved as 0000H.

Table 3-53 Field Definitions (Contd.)

Field	Definition
MXCSR	MXCSR Register State (32 bits). See Figure 10-3 in the Intel* 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for the layout of the MXCSR register. If the OSFXSR bit in control register CR4 is not set, the FXSAVE instruction may not save this register. This behavior is implementation dependent.
MXCSR_ MASK	MXCSR_MASK (32 bits). This mask can be used to adjust values written to the MXCSR register, ensuring that reserved bits are set to 0. Set the mask bits and flags in MXCSR to the mode of operation desired for SSE and SSE2 SIMD floating-point instructions. See "Guidelines for Writing to the MXCSR Register" in Chapter 11 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for instructions for how to determine and use the MXCSR_MASK value.
STO/MM0 through ST7/ MM7	x87 FPU or MMX technology registers. These 80-bit fields contain the x87 FPU data registers or the MMX technology registers, depending on the state of the processor prior to the execution of the FXSAVE instruction. If the processor had been executing x87 FPU instruction prior to the FXSAVE instruction, the x87 FPU data registers are saved; if it had been executing MMX instructions (or SSE or SSE2 instructions that operated on the MMX technology registers), the MMX technology registers are saved. When the MMX technology registers are saved, the high 16 bits of the field are reserved.
XMM0 through XMM7	XMM registers (128 bits per field). If the OSFXSR bit in control register CR4 is not set, the FXSAVE instruction may not save these registers. This behavior is implementation dependent.

The FXSAVE instruction saves an abridged version of the x87 FPU tag word in the FTW field (unlike the FSAVE instruction, which saves the complete tag word). The tag information is saved in physical register order (R0 through R7), rather than in top-of-stack (TOS) order. With the FXSAVE instruction, however, only a single bit (1 for valid or 0 for empty) is saved for each tag. For example, assume that the tag word is currently set as follows:

```
R7 R6 R5 R4 R3 R2 R1 R0 11 xx xx xx 11 11 11 11
```

Here, 11B indicates empty stack elements and "xx" indicates valid (00B), zero (01B), or special (10B).

For this example, the FXSAVE instruction saves only the following 8 bits of information:

```
R7 R6 R5 R4 R3 R2 R1 R0 0 1 1 1 0 0 0 0
```

Here, a 1 is saved for any valid, zero, or special tag, and a 0 is saved for any empty tag.

The operation of the FXSAVE instruction differs from that of the FSAVE instruction, the as follows:

- FXSAVE instruction does not check for pending unmasked floating-point exceptions. (The FXSAVE operation in this regard is similar to the operation of the FNSAVE instruction).
- After the FXSAVE instruction has saved the state of the x87 FPU, MMX technology, XMM, and MXCSR registers, the processor retains the contents of the registers. Because of this behavior, the FXSAVE instruction cannot be used by an application program to pass a "clean" x87 FPU state to a procedure, since it retains the current state. To clean the x87 FPU state, an application must explicitly execute an FINIT instruction after an FXSAVE instruction to reinitialize the x87 FPU state.
- The format of the memory image saved with the FXSAVE instruction is the same regardless of the current addressing mode (32-bit or 16-bit) and operating mode (protected, real address, or system management). This behavior differs from the FSAVE instructions, where the memory image format is different depending on the addressing mode and operating mode. Because of the different image formats, the memory image saved with the FXSAVE instruction cannot be restored correctly with the FRSTOR instruction, and likewise the state saved with the FSAVE instruction cannot be restored correctly with the FXRSTOR instruction.

The FSAVE format for FTW can be recreated from the FTW valid bits and the stored 80-bit FP data (assuming the stored data was not the contents of MMX technology registers) using Table 3-54.

Table 3-54 Recreating FSAVE Format

Exponent all 1's	Exponent all 0's	Fraction all 0's	J and M bits	FTW valid bit	x87	7 FTW
0	0	0	0x	1	Special	10
0	0	0	1x	1	Valid	00
0	0	1	00	1	Special	10
0	0	1	10	1	Valid	00
0	1	0	0x	1	Special	10
0	1	0	1x	1	Special	10
0	1	1	00	1	Zero	01
0	1	1	10	1	Special	10
1	0	0	1x	1	Special	10
1	0	0	1x	1	Special	10
1	0	1	00	1	Special	10
1	0	1	10	1	Special	10
or all legal combir	nations above.		ı	0	Empty	11

The J-bit is defined to be the 1-bit binary integer to the left of the decimal place in the significand. The M-bit is defined to be the most significant bit of the fractional portion of the significand (i.e., the bit immediately to the right of the decimal place).

When the M-bit is the most significant bit of the fractional portion of the significand, it must be 0 if the fraction is all 0's.

IA-32e Mode Operation

In compatibility sub-mode of IA-32e mode, legacy SSE registers, XMM0 through XMM7, are saved according to the legacy FXSAVE map. In 64-bit mode, all of the SSE registers, XMM0 through XMM15, are saved. Additionally, there are two different layouts of the FXSAVE map in 64-bit mode, corresponding to FXSAVE64 (which requires REX.W=1) and FXSAVE (REX.W=0). In the FXSAVE64 map (Table 3-55), the FPU IP and FPU DP pointers are 64-bit wide. In the FXSAVE map for 64-bit mode (Table 3-56), the FPU IP and FPU DP pointers are 32-bits.

Table 3-55 Layout of the 64-bit-mode FXSAVE64 Map (requires REX.W = 1)

15 14	13 12	11 10	9 8		7	6	5	4	3 2	1 0	
FIP					FOF)	Reserved	FTW	FSW	FCW	0
MXCSR_MASK MXCSR					FDP						16
	Reserved						ST0/	MM0			32
Reserved				ST1/MM1						48	
Reserved					ST2/MM2						64
Reserved				ST3/MM3						80	
Reserved			ST4/MM4						96		
Reserved				ST5/MM5						112	

Table 3-55 Layout of the 64-bit-mode FXSAVE64 Map (requires REX.W = 1) (Contd.)

				<u> </u>	mes rexitt	1) (COIIC	,				
15 14	13 12	11 10	9	8	7 6	5	4	3 2	1	0	
Reserved				ST6/MM6							128
	Reserved			ST7/MM7							144
XMM0										160	
XMM1										176	
XMM2										192	
					XMM3						208
					XMM4						224
					XMM5						240
					XMM6						256
XMM7									272		
XMM8									288		
XMM9									304		
XMM10									320		
XMM11								336			
XMM12								352			
XMM13								368			
					XMM14						384
					XMM15						400
Reserved									416		
Reserved									432		
Reserved									448		
Available									464		
Available									480		
					Available						496
1											

Table 3-56 Layout of the 64-bit-mode FXSAVE Map (REX.W = 0)

	1 0	3 2	4	5	7 6	8	9	11 10	13 12	15 14
0	FCW	FSW	FTW	Reserved	FOP	31:0] F		FIP[FCS	Reserved
16	FDP[31:0]		FDS		CSR Reserved		MXCSR_MASK MXC		MXCSF	
32	ST0/MM0							Reserved		
48	ST1/MM1							Reserved		
64	ST2/MM2							Reserved		
80	ST3/MM3							Reserved		
96	ST4/MM4							Reserved		
112	ST5/MM5						Reserved			

Table 3-56 Layout of the 64-bit-mode FXSAVE Map (REX.W = 0) (Contd.)

15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0							
Reserved ST6/MM6								
Reserved ST7/MM7								
XMM0								
XMM1								
XMM2								
	XMM3	208						
	XMM4	224						
	XMM5	240						
XMM6								
XMM7								
XMM8								
XMM9								
XMM10								
XMM11								
XMM12								
	XMM13	368						
	XMM14	384						
	XMM15							
Reserved								
Reserved								
Reserved								
Available								
Available								
	Available	496						

Operation

```
IF 64-Bit Mode

THEN

IF REX.W = 1

THEN

DEST ← Save64BitPromotedFxsave(x87 FPU, MMX, XMM15-XMM0, MXCSR);

ELSE

DEST ← Save64BitDefaultFxsave(x87 FPU, MMX, XMM15-XMM0, MXCSR);

FI;

ELSE

DEST ← SaveLegacyFxsave(x87 FPU, MMX, XMM7-XMM0, MXCSR);

FI;
```

Protected Mode Exceptions

#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.

If a memory operand is not aligned on a 16-byte boundary, regardless of segment. (See the

description of the alignment check exception [#AC] below.)

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault. #NM If CR0.TS[bit 3] = 1.

If CR0.EM[bit 2] = 1.

#UD If CPUID.01H:EDX.FXSR[bit 24] = 0.

#UD If the LOCK prefix is used.

#AC If this exception is disabled a general protection exception (#GP) is signaled if the memory

operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte

misalignments).

Real-Address Mode Exceptions

#GP If a memory operand is not aligned on a 16-byte boundary, regardless of segment.

If any part of the operand lies outside the effective address space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

If CR0.EM[bit 2] = 1.

#UD If CPUID.01H:EDX.FXSR[bit 24] = 0.

If the LOCK prefix is used.

Virtual-8086 Mode Exceptions

Same exceptions as in real address mode.

#PF(fault-code) For a page fault.

#AC For unaligned memory reference.

#UD If the LOCK prefix is used.

Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-canonical form.

#GP(0) If the memory address is in a non-canonical form.

If memory operand is not aligned on a 16-byte boundary, regardless of segment.

#PF(fault-code) For a page fault. #NM If CR0.TS[bit 3] = 1.

If CR0.EM[bit 2] = 1.

#UD If CPUID.01H:EDX.FXSR[bit 24] = 0.

If the LOCK prefix is used.

#AC

If this exception is disabled a general protection exception (#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

Implementation Note

The order in which the processor signals general-protection (#GP) and page-fault (#PF) exceptions when they both occur on an instruction boundary is given in Table 5-2 in the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 3B.* This order vary for FXSAVE for different processor implementations.

. . .

MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description		
0F 10 /r	RM	V/V	SSE	Move packed single-precision floating-point		
MOVUPS xmm1, xmm2/m128				values from xmm2/m128 to xmm1.		
VEX.128.0F.WIG 10 /r	RM	V/V	AVX	Move unaligned packed single-precision		
VMOVUPS xmm1, xmm2/m128				floating-point from xmm2/mem to xmm1.		
VEX.256.0F.WIG 10 /r	RM	V/V	AVX	Move unaligned packed single-precision		
VMOVUPS ymm1, ymm2/m256				floating-point from ymm2/mem to ymm1.		
0F 11 /r	MR	V/V	SSE	Move packed single-precision floating-point		
MOVUPS xmm2/m128, xmm1				values from xmm1 to xmm2/m128.		
VEX.128.0F.WIG 11 /r	MR	V/V	AVX	Move unaligned packed single-precision		
VMOVUPS xmm2/m128, xmm1				floating-point from xmm1 to xmm2/mem.		
VEX.256.0F.WIG 11 /r	MR	V/V	AVX	Move unaligned packed single-precision		
VMOVUPS ymm2/m256, ymm1				floating-point from ymm1 to ymm2/mem.		

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

Description

128-bit versions: Moves a double quadword containing four packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.¹

To move packed single-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPS instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a general-protection exception (#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX.256 encoded version: Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

Operation

MOVUPS (128-bit load and register-copy form Legacy SSE version)

DEST[127:0] \leftarrow SRC[127:0] DEST[VLMAX-1:128] (Unmodified)

(V)MOVUPS (128-bit store form)

DEST[127:0] \leftarrow SRC[127:0]

VMOVUPS (VEX.128 encoded load-form)

DEST[127:0] \leftarrow SRC[127:0] DEST[VLMAX-1:128] \leftarrow 0

VMOVUPS (VEX.256 encoded version)

DEST[255:0] \leftarrow SRC[255:0]

Intel C/C++ Compiler Intrinsic Equivalent

__m128 _mm_loadu_ps(float * p) MOVUPS: void _mm_storeu_ps(float *p, __m128 a) VMOVUPS: m256 mm256 loadu ps (m256 * p); VMOVUPS: _mm256_storeu_ps(_m256 *p, __m256 a);

SIMD Floating-Point Exceptions

None.

MOVUPS:

^{1.} If alignment checking is enabled (CRO.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.

Other Exceptions

```
See Exceptions Type 4
```

Note treatment of #AC varies; additionally #UD If VEX.vvvv \neq 1111B.

...

9. Updates to Chapter 4, Volume 2B

Change bars show changes to Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference, N-Z.

...

RDPKRU—Read Protection Key Rights for User Pages

Opcode*	Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
0F 01 EE	RDPKRU	NP	V/V	OSPKE	Reads PKRU into EAX.

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

Description

The RDPKRU instruction loads the value of PKRU into EAX and clears EDX. ECX must be 0 when RDPKRU is executed; otherwise, a general-protection exception (#GP) occurs.

RDPKRU can be executed only if CR4.PKE = 1; otherwise, a general-protection exception (#GP) occurs. Software can discover the value of CR4.PKE by examining CPUID.(EAX=07H,ECX=0H):ECX.OSPKE [bit 4].

In 64-bit mode, bits 63:32 of RCX are ignored, and RDPKRU clears bits 63:32 of each of RDX and RAX.

Operation

```
\begin{aligned} \text{IF (ECX} &= 0) \\ & \text{THEN} \\ & \text{EAX} \leftarrow \text{PKRU}; \\ & \text{EDX} \leftarrow 0; \\ & \text{ELSE \#GP(0);} \\ \text{FI;} \end{aligned}
```

Flags Affected

None.

C/C++ Compiler Intrinsic Equivalent

RDPKRU: uint32_t _rdpkru_u32(void);

Protected Mode Exceptions

#GP(0) If ECX $\neq 0$

#UD If the LOCK prefix is used.

If CR4.PKE = 0.

Real-Address Mode Exceptions

Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions

Same exceptions as in protected mode.

. . .

RSM—Resume from System Management Mode

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AA	RSM	NP	Valid	Valid	Resume operation of interrupted program.

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

Description

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor's state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:

- Any reserved bit of CR4 is set to 1.
- Any illegal combination of bits in CR0, such as (PG=1 and PE=0) or (NW=1 and CD=0).
- (Intel Pentium and Intel486[™] processors only.) The value stored in the state dump base field is not a 32-KByte aligned address.

The contents of the model-specific registers are not affected by a return from SMM.

The SMM state map used by RSM supports resuming processor context for non-64-bit modes and 64-bit mode.

See Chapter 34, "System Management Mode," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about SMM and the behavior of the RSM instruction.

Operation

```
ReturnFromSMM;
```

IF (IA-32e mode supported) or (CPUID DisplayFamily_DisplayModel = 06H_0CH)

THEN

 $ProcessorState \leftarrow Restore(SMMDump(IA-32e~SMM~STATE~MAP));$

Else

ProcessorState ← Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));

FΙ

Flags Affected

All.

Protected Mode Exceptions

#UD

If an attempt is made to execute this instruction when the processor is not in SMM.

If the LOCK prefix is used.

Real-Address Mode Exceptions

Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions

Same exceptions as in protected mode.

. . .

SYSRET—Return From Fast System Call

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 07	SYSRET	NP	Valid	Invalid	Return to compatibility mode from fast system call
REX.W + 0F 07	SYSRET	NP	Valid	Invalid	Return to 64-bit mode from fast system call

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

Description

SYSRET is a companion instruction to the SYSCALL instruction. It returns from an OS system-call handler to user code at privilege level 3. It does so by loading RIP from RCX and loading RFLAGS from $R11.^1$ With a 64-bit

operand size, SYSRET remains in 64-bit mode; otherwise, it enters compatibility mode and only the low 32 bits of the registers are loaded.

SYSRET loads the CS and SS selectors with values derived from bits 63:48 of the IA32_STAR MSR. However, the CS and SS descriptor caches are **not** loaded from the descriptors (in GDT or LDT) referenced by those selectors. Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the responsibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values correspond to the fixed values loaded into the descriptor caches; the SYSRET instruction does not ensure this correspondence.

The SYSRET instruction does not modify the stack pointer (ESP or RSP). For that reason, it is necessary for software to switch to the user stack. The OS may load the user stack pointer (if it was saved after SYSCALL) before executing SYSRET; alternatively, user code may load the stack pointer (if it was saved before SYSCALL) after receiving control from SYSRET.

If the OS loads the stack pointer before executing SYSRET, it must ensure that the handler of any interrupt or exception delivered between restoring the stack pointer and successful execution of SYSRET is not invoked with the user stack. It can do so using approaches such as the following:

- External interrupts. The OS can prevent an external interrupt from being delivered by clearing EFLAGS.IF before loading the user stack pointer.
- Nonmaskable interrupts (NMIs). The OS can ensure that the NMI handler is invoked with the correct stack by using the interrupt stack table (IST) mechanism for gate 2 (NMI) in the IDT (see Section 6.14.5, "Interrupt Stack Table," in Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).
- General-protection exceptions (#GP). The SYSRET instruction generates #GP(0) if the value of RCX is not canonical. The OS can address this possibility using one or more of the following approaches:
 - Confirming that the value of RCX is canonical before executing SYSRET.
 - Using paging to ensure that the SYSCALL instruction will never save a non-canonical value into RCX.
 - Using the IST mechanism for gate 13 (#GP) in the IDT.

Operation

```
IF (CS.L \neq 1) or (IA32 EFER.LMA \neq 1) or (IA32 EFER.SCE \neq 1)
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32 EFER *)
    THEN #UD; FI;
IF (CPL \neq 0) OR (RCX is not canonical) THEN #GP(0); FI;
IF (operand size is 64-bit)
    THEN (* Return to 64-Bit Mode *)
        RIP \leftarrow RCX:
   ELSE (* Return to Compatibility Mode *)
        RIP \leftarrow ECX:
FI:
RFLAGS \leftarrow (R11 & 3C7FD7H) | 2;
                                                 (* Clear RF, VM, reserved bits; set bit 2 *)
IF (operand size is 64-bit)
    THEN CS.Selector \leftarrow IA32 STAR[63:48]+16;
   ELSE CS.Selector \leftarrow IA32_STAR[63:48];
FI:
CS.Selector ← CS.Selector OR 3;
                                                 (* RPL forced to 3 *)
(* Set rest of CS to a fixed value *)
```

^{1.} Regardless of the value of R11, the RF and VM flags are always 0 in RFLAGS after execution of SYSRET. In addition, all reserved bits in RFLAGS retain the fixed values.

```
CS.Base \leftarrow 0;
                                                        (* Flat segment *)
CS.Limit \leftarrow FFFFFH;
                                                        (* With 4-KByte granularity, implies a 4-GByte limit *)
CS.Type \leftarrow 11;
                                                        (* Execute/read code, accessed *)
CS.S \leftarrow 1;
CS.DPL \leftarrow 3;
CS.P \leftarrow 1;
IF (operand size is 64-bit)
    THEN (* Return to 64-Bit Mode *)
         CS.L \leftarrow 1;
                                                        (* 64-bit code segment *)
         CS.D \leftarrow 0;
                                                        (* Required if CS.L = 1 *)
    ELSE (* Return to Compatibility Mode *)
         CS.L \leftarrow 0;
                                                        (* Compatibility mode *)
         CS.D \leftarrow 1;
                                                        (* 32-bit code segment *)
FI;
CS.G \leftarrow 1;
                                                        (* 4-KByte granularity *)
CPL \leftarrow 3;
SS.Selector \leftarrow (IA32_STAR[63:48]+8) OR 3; (* RPL forced to 3 *)
(* Set rest of SS to a fixed value *)
SS.Base \leftarrow 0;
                                                        (* Flat segment *)
SS.Limit \leftarrow FFFFFH;
                                                        (* With 4-KByte granularity, implies a 4-GByte limit *)
SS.Type \leftarrow 3;
                                                        (* Read/write data, accessed *)
SS.S \leftarrow 1;
SS.DPL \leftarrow 3;
SS.P \leftarrow 1;
SS.B \leftarrow 1;
                                                        (* 32-bit stack segment*)
                                                        (* 4-KByte granularity *)
SS.G \leftarrow 1;
```

Flags Affected

All.

Protected Mode Exceptions

#UD The SYSRET instruction is not recognized in protected mode.

Real-Address Mode Exceptions

#UD The SYSRET instruction is not recognized in real-address mode.

Virtual-8086 Mode Exceptions

#UD The SYSRET instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions

#UD The SYSRET instruction is not recognized in compatibility mode.

64-Bit Mode Exceptions

#UD If IA32_EFER.SCE = 0.

If the LOCK prefix is used.

#GP(0) If $CPL \neq 0$.

If RCX contains a non-canonical address.

...

WRPKRU—Write Data to User Page Key Register

Opcode*	Instruction	Op/ En	64/32bit Mode Support	CPUID Feature Flag	Description
0F 01 EF	WRPKRU	NP	V/V	OSPKE	Writes EAX into PKRU.

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

Description

The WRPKRU instruction loads the value of EAX into PKRU. ECX and EDX must be 0 when WRPKRU is executed; otherwise, a general-protection exception (#GP) occurs.

WRPKRU can be executed only if CR4.PKE = 1; otherwise, a general-protection exception (#GP) occurs. Software can discover the value of CR4.PKE by examining CPUID.(EAX=07H,ECX=0H):ECX.OSPKE [bit 4].

In 64-bit mode, WRPKRU ignores bits 63:32 of each of RAX, RCX, and RDX.

Operation

```
IF (ECX = 0 AND EDX = 0)
THEN PKRU \leftarrow EAX;
ELSE #GP(0);
FI;
```

Flags Affected

None.

C/C++ Compiler Intrinsic Equivalent

WRPKRU: void _wrpkru(uint32_t);

Protected Mode Exceptions

#GP(0) If ECX \neq 0.

If EDX \neq 0.

#UD If the LOCK prefix is used.

If CR4.PKE = 0.

Real-Address Mode Exceptions

Same exceptions as in protected mode.

Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions

Same exceptions as in protected mode.

...

10. Updates to Chapter 1, Volume 3A

Change bars show changes to Chapter 1 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1.

...

1.1 INTEL® 64 AND IA-32 PROCESSORS COVERED IN THIS MANUAL

This manual set includes information pertaining primarily to the most recent Intel 64 and IA-32 processors, which include:

- Pentium[®] processors
- P6 family processors
- Pentium[®] 4 processors
- Pentium[®] M processors
- Intel[®] Xeon[®] processors
- Pentium[®] D processors
- Pentium® processor Extreme Editions
- 64-bit Intel[®] Xeon[®] processors
- Intel[®] Core[™] Duo processor
- Intel[®] Core[™] Solo processor
- Dual-Core Intel[®] Xeon[®] processor LV
- Intel[®] Core[™]2 Duo processor
- Intel[®] Core[™]2 Quad processor Q6000 series
- Intel[®] Xeon[®] processor 3000, 3200 series
- Intel[®] Xeon[®] processor 5000 series
- Intel[®] Xeon[®] processor 5100, 5300 series
- Intel[®] Core[™]2 Extreme processor X7000 and X6800 series
- Intel[®] Core[™]2 Extreme processor QX6000 series
- Intel[®] Xeon[®] processor 7100 series
- Intel[®] Pentium[®] Dual-Core processor
- Intel[®] Xeon[®] processor 7200, 7300 series
- Intel[®] Core[™]2 Extreme processor QX9000 and X9000 series
- Intel[®] Core[™]2 Quad processor Q9000 series
- Intel[®] Core[™]2 Duo processor E8000, T9000 series

- Intel[®] Atom[™] processor family
- Intel[®] Atom[™] processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are built from 45 nm and 32 nm processes
- Intel[®] Core[™] i7 processor
- Intel[®] Core[™] i5 processor
- Intel[®] Xeon[®] processor E7-8800/4800/2800 product families
- Intel[®] Core[™] i7-3930K processor
- 2nd generation Intel[®] Core[™] i7-2xxx, Intel[®] Core[™] i5-2xxx, Intel[®] Core[™] i3-2xxx processor series
- Intel[®] Xeon[®] processor E3-1200 product family
- Intel[®] Xeon[®] processor E5-2400/1400 product family
- Intel[®] Xeon[®] processor E5-4600/2600/1600 product family
- 3rd generation Intel[®] Core[™] processors
- Intel[®] Xeon[®] processor E3-1200 v2 product family
- Intel[®] Xeon[®] processor E5-2400/1400 v2 product families
- Intel[®] Xeon[®] processor E5-4600/2600/1600 v2 product families
- Intel[®] Xeon[®] processor E7-8800/4800/2800 v2 product families
- 4th generation Intel[®] Core[™] processors
- The Intel[®] Core[™] M processor family
- Intel[®] Core[™] i7-59xx Processor Extreme Edition
- Intel[®] Core[™] i7-49xx Processor Extreme Edition
- Intel[®] Xeon[®] processor E3-1200 v3 product family
- Intel[®] Xeon[®] processor E5-2600/1600 v3 product families
- Intel[®] Xeon[®] processor 5200, 5400, 7400 series
- 5th generation Intel[®] Core[™] processors
- Intel[®] Atom[™] processor X7-Z8000 and X5-Z8000 series
- Intel[®] Atom[™] processor Z3400 series
- Intel[®] Atom[™] processor Z3500 series
- 6th generation Intel[®] Core[™] processors
- Intel[®] Xeon[®] processor E3-1500m v5 product family

P6 family processors are IA-32 processors based on the P6 family microarchitecture. This includes the Pentium $^{\mathbb{R}}$ Pro, Pentium $^{\mathbb{R}}$ II, Pentium $^{\mathbb{R}}$ III, and Pentium $^{\mathbb{R}}$ III Xeon $^{\mathbb{R}}$ processors.

The Pentium $^{\mathbb{R}}$ 4, Pentium $^{\mathbb{R}}$ D, and Pentium $^{\mathbb{R}}$ processor Extreme Editions are based on the Intel NetBurst $^{\mathbb{R}}$ microarchitecture. Most early Intel $^{\mathbb{R}}$ Xeon $^{\mathbb{R}}$ processors are based on the Intel NetBurst $^{\mathbb{R}}$ microarchitecture. Intel Xeon processor 5000, 7100 series are based on the Intel NetBurst $^{\mathbb{R}}$ microarchitecture.

The Intel $^{\mathbb{R}}$ Core $^{\mathsf{TM}}$ Duo, Intel $^{\mathbb{R}}$ Core $^{\mathsf{TM}}$ Solo and dual-core Intel $^{\mathbb{R}}$ Xeon $^{\mathbb{R}}$ processor LV are based on an improved Pentium $^{\mathbb{R}}$ M processor microarchitecture.

The Intel[®] Xeon[®] processor 3000, 3200, 5100, 5300, 7200 and 7300 series, Intel[®] Pentium[®] dual-core, Intel[®] Core[™]2 Duo, Intel[®] Core[™]2 Quad, and Intel[®] Core[™]2 Extreme processors are based on Intel[®] Core[™] microarchitecture.

The Intel[®] Xeon[®] processor 5200, 5400, 7400 series, Intel[®] Core[™]2 Quad processor Q9000 series, and Intel[®] Core[™]2 Extreme processor QX9000, X9000 series, Intel[®] Core[™]2 processor E8000 series are based on Enhanced Intel[®] Core[™] microarchitecture.

The Intel[®] Atom[™] processors 200, 300, D400, D500, D2000, N200, N400, N2000, E2000, Z500, Z600, Z2000, C1000 series are based on the Intel[®] Atom[™] microarchitecture and supports Intel 64 architecture.

The Intel[®] Core[™] i7 processor and Intel[®] Xeon[®] processor 3400, 5500, 7500 series are based on 45 nm Intel[®] microarchitecture code name Nehalem. Intel[®] microarchitecture code name Westmere is a 32 nm version of Intel[®] microarchitecture code name Nehalem. Intel[®] Xeon[®] processor 5600 series, Intel Xeon processor E7 and various Intel Core i7, i5, i3 processors are based on Intel[®] microarchitecture code name Westmere. These processors support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5 family, Intel[®] Xeon[®] processor E3-1200 family, Intel[®] Xeon[®] processor E7-8800/4800/2800 product families, Intel[®] Core[™] i7-3930K processor, and 2nd generation Intel[®] Core[™] i7-2xxx, Intel[®] Core[™] i5-2xxx, Intel[®] Core[™] i3-2xxx processor series are based on the Intel[®] microarchitecture code name Sandy Bridge and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E7-8800/4800/2800 v2 product families, Intel[®] Xeon[®] processor E3-1200 v2 product family and the 3rd generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Ivy Bridge and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5-4600/2600/1600 v2 product families, Intel[®] Xeon[®] processor E5-2400/1400 v2 product families and Intel[®] Core[™] i7-49xx Processor Extreme Edition are based on the Intel[®] microarchitecture code name Ivy Bridge-E and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E3-1200 v3 product family and 4th Generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Haswell and support Intel 64 architecture.

The Intel[®] Core[™] M processor family and 5th generation Intel[®] Core[™] processors are based on the Intel[®] microarchitecture code name Broadwell and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E3-1500m v5 product family and 6th generation Intel[®] CoreTM processors are based on the Intel[®] microarchitecture code name Skylake and support Intel 64 architecture.

The Intel[®] Xeon[®] processor E5-2600/1600 v3 product families and the Intel[®] CoreTM i7-59xx Processor Extreme Edition are based on the Intel[®] microarchitecture code name Haswell-E and support Intel 64 architecture.

The Intel[®] Atom[™] processor Z8000 series is based on the Intel microarchitecture code name Airmont.

The Intel[®] Atom[™] processor Z3400 series and the Intel[®] Atom[™] processor Z3500 series are based on the Intel microarchitecture code name Silvermont.

P6 family, Pentium[®] M, Intel[®] Core[™] Solo, Intel[®] Core[™] Duo processors, dual-core Intel[®] Xeon[®] processor LV, and early generations of Pentium 4 and Intel Xeon processors support IA-32 architecture. The Intel[®] Atom[™] processor Z5xx series support IA-32 architecture.

The Intel[®] Xeon[®] processor 3000, 3200, 5000, 5100, 5200, 5300, 5400, 7100, 7200, 7300, 7400 series, Intel[®] Core[™]2 Duo, Intel[®] Core[™]2 Extreme processors, Intel Core 2 Quad processors, Pentium[®] D processors, Pentium[®] Dual-Core processor, newer generations of Pentium 4 and Intel Xeon processor family support Intel[®] 64 architecture.

IA-32 architecture is the instruction set architecture and programming environment for Intel's 32-bit microprocessors. Intel $^{@}$ 64 architecture is the instruction set architecture and programming environment which is a superset of and compatible with IA-32 architecture.

11. Updates to Chapter 2, Volume 3A

Change bars show changes to Chapter 2 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1.

Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes

2.1.4.1 Interrupt and Exception Handling IA-32e Mode

In IA-32e mode, interrupt gate descriptors are expanded to 16 bytes to support 64-bit base addresses. This is true for 64-bit mode and compatibility mode.

The IDTR register is expanded to hold a 64-bit base address. Task gates are not supported.

...

2.1.6.1 System Registers in IA-32e Mode

In IA-32e mode, the four system-descriptor-table registers (GDTR, IDTR, LDTR, and TR) are expanded in hardware to hold 64-bit base addresses. EFLAGS becomes the 64-bit RFLAGS register. CR0–CR4 are expanded to 64 bits. CR8 becomes available. CR8 provides read-write access to the task priority register (TPR) so that the operating system can control the priority classes of external interrupts.

In 64-bit mode, debug registers DR0-DR7 are 64 bits. In compatibility mode, address-matching in DR0-DR3 is also done at 64-bit granularity.

On systems that support IA-32e mode, the extended feature enable register (IA32_EFER) is available. This model-specific register controls activation of IA-32e mode and other IA-32e mode operations. In addition, there are several model-specific registers that govern IA-32e mode instructions:

- IA32_KERNAL_GS_BASE Used by SWAPGS instruction.
- IA32_LSTAR Used by SYSCALL instruction.
- IA32_FMASK Used by SYSCALL instruction.
- IA32_STAR Used by SYSCALL and SYSRET instruction.

...

2.5 CONTROL REGISTERS

Control registers (CR0, CR1, CR2, CR3, and CR4; see Figure 2-7) determine operating mode of the processor and the characteristics of the currently executing task. These registers are 32 bits in all 32-bit modes and compatibility mode.

In 64-bit mode, control registers are expanded to 64 bits. The MOV CRn instructions are used to manipulate the register bits. Operand-size prefixes for these instructions are ignored. The following is also true:

- The control registers can be read and loaded (or modified) using the move-to-or-from-control-registers forms of the MOV instruction. In protected mode, the MOV instructions allow the control registers to be read or loaded (at privilege level 0 only). This restriction means that application programs or operating-system procedures (running at privilege levels 1, 2, or 3) are prevented from reading or loading the control registers.
- Bits 63:32 of CR0 and CR4 are reserved and must be written with zeros. Writing a nonzero value to any of the upper 32 bits results in a general-protection exception, #GP(0).
- All 64 bits of CR2 are writable by software.
- Bits 51:40 of CR3 are reserved and must be 0.
- The MOV CRn instructions do not check that addresses written to CR2 and CR3 are within the linear-address or physical-address limitations of the implementation.
- Register CR8 is available in 64-bit mode only.

The control registers are summarized below, and each architecturally defined control field in these control registers is described individually. In Figure 2-7, the width of the register in 64-bit mode is indicated in parenthesis (except for CR0).

• CRO — Contains system control flags that control operating mode and states of the processor.

- CR1 Reserved.
- CR2 Contains the page-fault linear address (the linear address that caused a page fault).
- CR3 Contains the physical address of the base of the paging-structure hierarchy and two flags (PCD and PWT). Only the most-significant bits (less the lower 12 bits) of the base address are specified; the lower 12 bits of the address are assumed to be 0. The first paging structure must thus be aligned to a page (4-KByte) boundary. The PCD and PWT flags control caching of that paging structure in the processor's internal data caches (they do not control TLB caching of page-directory information).

When using the physical address extension, the CR3 register contains the base address of the page-directory-pointer table. In IA-32e mode, the CR3 register contains the base address of the PML4 table.

See also: Chapter 4, "Paging."

- **CR4** Contains a group of flags that enable several architectural extensions, and indicate operating system or executive support for specific processor capabilities.
- CR8 Provides read and write access to the Task Priority Register (TPR). It specifies the priority threshold
 value that operating systems use to control the priority class of external interrupts allowed to interrupt the
 processor. This register is available only in 64-bit mode. However, interrupt filtering continues to apply in
 compatibility mode.




Figure 2-7 Control Registers

When loading a control register, reserved bits should always be set to the values previously read. The flags in control registers are:

PG Paging (bit 31 of CRO) — Enables paging when set; disables paging when clear. When paging is disabled, all linear addresses are treated as physical addresses. The PG flag has no effect if the PE flag (bit 0 of register CRO) is not also set; setting the PG flag when the PE flag is clear causes a general-protection exception (#GP). See also: Chapter 4, "Paging."

On Intel 64 processors, enabling and disabling IA-32e mode operation also requires modifying CR0.PG.

CD Cache Disable (bit 30 of CRO) — When the CD and NW flags are clear, caching of memory locations for the whole of physical memory in the processor's internal (and external) caches is enabled. When the CD flag is set, caching is restricted as described in Table 11-5. To prevent the processor from accessing and updating its caches, the CD flag must be set and the caches must be invalidated so that no cache hits can occur.

See also: Section 11.5.3, "Preventing Caching," and Section 11.5, "Cache Control."

- NW Not Write-through (bit 29 of CRO) When the NW and CD flags are clear, write-back (for Pentium 4, Intel Xeon, P6 family, and Pentium processors) or write-through (for Intel486 processors) is enabled for writes that hit the cache and invalidation cycles are enabled. See Table 11-5 for detailed information about the effect of the NW flag on caching for other settings of the CD and NW flags.
- AM Alignment Mask (bit 18 of CRO) Enables automatic alignment checking when set; disables alignment checking when clear. Alignment checking is performed only when the AM flag is set, the AC flag in the EFLAGS register is set, CPL is 3, and the processor is operating in either protected or virtual-8086 mode.
- WP Write Protect (bit 16 of CRO) When set, inhibits supervisor-level procedures from writing into read-only pages; when clear, allows supervisor-level procedures to write into read-only pages (regardless of the U/S bit setting; see Section 4.1.3 and Section 4.6). This flag facilitates implementation of the copy-on-write method of creating a new process (forking) used by operating systems such as UNIX.
- NE Numeric Error (bit 5 of CRO) Enables the native (internal) mechanism for reporting x87 FPU errors when set; enables the PC-style x87 FPU error reporting mechanism when clear. When the NE flag is clear and the IGNNE# input is asserted, x87 FPU errors are ignored. When the NE flag is clear and the IGNNE# input is deasserted, an unmasked x87 FPU error causes the processor to assert the FERR# pin to generate an external interrupt and to stop instruction execution immediately before executing the next waiting floating-point instruction or WAIT/FWAIT instruction.

The FERR# pin is intended to drive an input to an external interrupt controller (the FERR# pin emulates the ERROR# pin of the Intel 287 and Intel 387 DX math coprocessors). The NE flag, IGNNE# pin, and FERR# pin are used with external logic to implement PC-style error reporting. Using FERR# and IGNNE# to handle floating-point exceptions is deprecated by modern operating systems; this non-native approach also limits newer processors to operate with one logical processor active.

See also: Section 8.7, "Handling x87 FPU Exceptions in Software" in Chapter 8, "Programming with the x87 FPU," and Appendix A, "EFLAGS Cross-Reference," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

- EXTERISION Type (bit 4 of CRO) Reserved in the Pentium 4, Intel Xeon, P6 family, and Pentium processors. In the Pentium 4, Intel Xeon, and P6 family processors, this flag is hardcoded to 1. In the Intel386 and Intel486 processors, this flag indicates support of Intel 387 DX math coprocessor instructions when set.
- Task Switched (bit 3 of CRO) Allows the saving of the x87 FPU/MMX/SSE/SSE2/SSE3/SSE3/SSE4 context on a task switch to be delayed until an x87 FPU/MMX/SSE/SSE2/SSE3/SSE3/SSE4 instruction is actually executed by the new task. The processor sets this flag on every task switch and tests it when executing x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instructions.
 - If the TS flag is set and the EM flag (bit 2 of CR0) is clear, a device-not-available exception (#NM) is raised prior to the execution of any x87 FPU/MMX/SSE/SSE2/SSE3/SSE3/SSE4 instruction; with the exception of PAUSE, PREFETCH*h*, SFENCE, LFENCE, MFENCE, MOVNTI, CLFLUSH, CRC32, and POPCNT. See the paragraph below for the special case of the WAIT/FWAIT instructions.
 - If the TS flag is set and the MP flag (bit 1 of CR0) and EM flag are clear, an #NM exception is not raised prior to the execution of an x87 FPU WAIT/FWAIT instruction.
 - If the EM flag is set, the setting of the TS flag has no effect on the execution of x87 FPU/MMX/SSE/ SSE2/SSE3/SSE3/SSE4 instructions.

Table 2-2 shows the actions taken when the processor encounters an x87 FPU instruction based on the settings of the TS, EM, and MP flags. Table 12-1 and 13-1 show the actions taken when the processor encounters an MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction.

The processor does not automatically save the context of the x87 FPU, XMM, and MXCSR registers on a task switch. Instead, it sets the TS flag, which causes the processor to raise an #NM exception whenever it encounters an x87 FPU/MMX/SSE/SSE2/SSE3/SSSE3/SSE4 instruction in the instruction stream for the new task (with the exception of the instructions listed above).

The fault handler for the #NM exception can then be used to clear the TS flag (with the CLTS instruction) and save the context of the x87 FPU, XMM, and MXCSR registers. If the task never encounters an x87 FPU/MMX/SSE/SSE2/SSE3/SSE4 instruction, the x87 FPU/MMX/SSE/SSE2/SSE3/SSE3/SSE4 context is never saved.

	CRO Flags		x87 (x87 FPU Instruction Type		
EM	MP	TS	Floating-Point	WAIT/FWAIT		
0	0	0	Execute	Execute.		
0	0	1	#NM Exception	Execute.		
0	1	0	Execute	Execute.		
0	1	1	#NM Exception	#NM exception.		
1	0	0	#NM Exception	Execute.		
1	0	1	#NM Exception	Execute.		
1	1	0	#NM Exception	Execute.		
1	1	1	#NM Exception	#NM exception.		

Table 2-2 Action Taken By x87 FPU Instructions for Different Combinations of EM, MP, and TS

Emulation (bit 2 of CR0) — Indicates that the processor does not have an internal or external x87 FPU when set; indicates an x87 FPU is present when clear. This flag also affects the execution of MMX/SSE/SSE2/SSE3/SSSE4 instructions.

When the EM flag is set, execution of an x87 FPU instruction generates a device-not-available exception (#NM). This flag must be set when the processor does not have an internal x87 FPU or is not connected to an external math coprocessor. Setting this flag forces all floating-point instructions to be handled by software emulation. Table 9-2 shows the recommended setting of this flag, depending on the IA-32 processor and x87 FPU or math coprocessor present in the system. Table 2-2 shows the interaction of the EM, MP, and TS flags.

Also, when the EM flag is set, execution of an MMX instruction causes an invalid-opcode exception (#UD) to be generated (see Table 12-1). Thus, if an IA-32 or Intel 64 processor incorporates MMX technology, the EM flag must be set to 0 to enable execution of MMX instructions.

Similarly for SSE/SSE3/SSE3/SSE4 extensions, when the EM flag is set, execution of most SSE/SSE2/SSE3/SSE3/SSE4 instructions causes an invalid opcode exception (#UD) to be generated (see Table 13-1). If an IA-32 or Intel 64 processor incorporates the SSE/SSE2/SSE3/SSE3/SSE4 extensions, the EM flag must be set to 0 to enable execution of these extensions. SSE/SSE2/SSE3/SSE3/SSE4 instructions not affected by the EM flag include: PAUSE, PREFETCHh, SFENCE, LFENCE, MFENCE, MOVNTI, CLFLUSH, CRC32, and POPCNT.

MP Monitor Coprocessor (bit 1 of CR0) — Controls the interaction of the WAIT (or FWAIT) instruction with the TS flag (bit 3 of CR0). If the MP flag is set, a WAIT instruction generates a device-not-available exception (#NM) if the TS flag is also set. If the MP flag is clear, the WAIT instruction ignores the setting of the TS flag. Table 9-2 shows the recommended setting of this flag, depending on the IA-32 processor and x87 FPU or math coprocessor present in the system. Table 2-2 shows the interaction of the MP, EM, and TS flags.

PE **Protection Enable (bit 0 of CR0)** — Enables protected mode when set; enables real-address mode when clear. This flag does not enable paging directly. It only enables segment-level protection. To enable paging, both the PE and PG flags must be set.

See also: Section 9.9, "Mode Switching."

- PCD **Page-level Cache Disable (bit 4 of CR3)** Controls the memory type used to access the first paging structure of the current paging-structure hierarchy. See Section 4.9, "Paging and Memory Typing". This bit is not used if paging is disabled, with PAE paging, or with IA-32e paging if CR4.PCIDE=1.
- PWT **Page-level Write-Through (bit 3 of CR3)** Controls the memory type used to access the first paging structure of the current paging-structure hierarchy. See Section 4.9, "Paging and Memory Typing". This bit is not used if paging is disabled, with PAE paging, or with IA-32e paging if CR4.PCIDE=1.
- VME Virtual-8086 Mode Extensions (bit 0 of CR4) Enables interrupt- and exception-handling extensions in virtual-8086 mode when set; disables the extensions when clear. Use of the virtual mode extensions can improve the performance of virtual-8086 applications by eliminating the overhead of calling the virtual-8086 monitor to handle interrupts and exceptions that occur while executing an 8086 program and, instead, redirecting the interrupts and exceptions back to the 8086 program's handlers. It also provides hardware support for a virtual interrupt flag (VIF) to improve reliability of running 8086 programs in multitasking and multiple-processor environments.

See also: Section 20.3, "Interrupt and Exception Handling in Virtual-8086 Mode."

PVI **Protected-Mode Virtual Interrupts (bit 1 of CR4)** — Enables hardware support for a virtual interrupt flag (VIF) in protected mode when set; disables the VIF flag in protected mode when clear.

See also: Section 20.4, "Protected-Mode Virtual Interrupts."

- TSD **Time Stamp Disable (bit 2 of CR4)** Restricts the execution of the RDTSC instruction to procedures running at privilege level 0 when set; allows RDTSC instruction to be executed at any privilege level when clear. This bit also applies to the RDTSCP instruction if supported (if CPUID.80000001H:EDX[27] = 1).
- DE **Debugging Extensions (bit 3 of CR4)** References to debug registers DR4 and DR5 cause an undefined opcode (#UD) exception to be generated when set; when clear, processor aliases references to registers DR4 and DR5 for compatibility with software written to run on earlier IA-32 processors.

See also: Section 17.2.2, "Debug Registers DR4 and DR5."

PSE **Page Size Extensions (bit 4 of CR4)** — Enables 4-MByte pages with 32-bit paging when set; restricts 32-bit paging to pages of 4 KBytes when clear.

See also: Section 4.3, "32-Bit Paging."

PAE **Physical Address Extension (bit 5 of CR4)** — When set, enables paging to produce physical addresses with more than 32 bits. When clear, restricts physical addresses to 32 bits. PAE must be set before entering IA-32e mode.

See also: Chapter 4, "Paging."

MCE **Machine-Check Enable (bit 6 of CR4)** — Enables the machine-check exception when set; disables the machine-check exception when clear.

See also: Chapter 15, "Machine-Check Architecture."

PGE Page Global Enable (bit 7 of CR4) — (Introduced in the P6 family processors.) Enables the global page feature when set; disables the global page feature when clear. The global page feature allows frequently used or shared pages to be marked as global to all users (done with the global flag, bit 8, in a page-directory or page-table entry). Global pages are not flushed from the translation-lookaside buffer (TLB) on a task switch or a write to register CR3.

When enabling the global page feature, paging must be enabled (by setting the PG flag in control register CR0) before the PGE flag is set. Reversing this sequence may affect program correctness, and processor performance will be impacted.

See also: Section 4.10, "Caching Translation Information."

PCE **Performance-Monitoring Counter Enable (bit 8 of CR4)** — Enables execution of the RDPMC instruction for programs or procedures running at any protection level when set; RDPMC instruction can be executed only at protection level 0 when clear.

OSFXSR

Operating System Support for FXSAVE and FXRSTOR instructions (bit 9 of CR4) — When set, this flag: (1) indicates to software that the operating system supports the use of the FXSAVE and FXRSTOR instructions, (2) enables the FXSAVE and FXRSTOR instructions to save and restore the contents of the XMM and MXCSR registers along with the contents of the x87 FPU and MMX registers, and (3) enables the processor to execute SSE/SSE2/SSE3/SSE4 instructions, with the exception of the PAUSE, PREFETCHh, SFENCE, LFENCE, MFENCE, MOVNTI, CLFLUSH, CRC32, and POPCNT.

If this flag is clear, the FXSAVE and FXRSTOR instructions will save and restore the contents of the x87 FPU and MMX registers, but they may not save and restore the contents of the XMM and MXCSR registers. Also, the processor will generate an invalid opcode exception (#UD) if it attempts to execute any SSE/SSE2/SSE3 instruction, with the exception of PAUSE, PREFETCH*h*, SFENCE, LFENCE, MFENCE, MOVNTI, CLFLUSH, CRC32, and POPCNT. The operating system or executive must explicitly set this flag.

NOTE

CPUID feature flag FXSR indicates availability of the FXSAVE/FXRSTOR instructions. The OSFXSR bit provides operating system software with a means of enabling FXSAVE/FXRSTOR to save/restore the contents of the X87 FPU, XMM and MXCSR registers. Consequently OSFXSR bit indicates that the operating system provides context switch support for SSE/SSE2/SSE3/SSE3/SSE4.

OSXMMEXCPT

Operating System Support for Unmasked SIMD Floating-Point Exceptions (bit 10 of CR4) — When set, indicates that the operating system supports the handling of unmasked SIMD floating-point exceptions through an exception handler that is invoked when a SIMD floating-point exception (#XM) is generated. SIMD floating-point exceptions are only generated by SSE/SSE2/SSE3/SSE4.1 SIMD floating-point instructions.

The operating system or executive must explicitly set this flag. If this flag is not set, the processor will generate an invalid opcode exception (#UD) whenever it detects an unmasked SIMD floating-point exception.

VMXE

VMX-Enable Bit (bit 13 of CR4) — Enables VMX operation when set. See Chapter 23, "Introduction to Virtual-Machine Extensions."

SMXE

SMX-Enable Bit (bit 14 of CR4) — Enables SMX operation when set. See Chapter 5, "Safer Mode Extensions Reference" of $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 2C.

FSGSBASE

FSGSBASE-Enable Bit (bit 16 of CR4) — Enables the instructions RDFSBASE, RDGSBASE, WRFSBASE, and WRGSBASE.

PCIDE

PCID-Enable Bit (bit 17 of CR4) — Enables process-context identifiers (PCIDs) when set. See Section 4.10.1, "Process-Context Identifiers (PCIDs)". Can be set only in IA-32e mode (if IA32 EFER.LMA = 1).

OSXSAVE

XSAVE and Processor Extended States-Enable Bit (bit 18 of CR4) — When set, this flag: (1) indicates (via CPUID.01H:ECX.OSXSAVE[bit 27]) that the operating system supports the use of the XGETBV, XSAVE and XRSTOR instructions by general software; (2) enables the XSAVE and XRSTOR instructions to save and restore the x87 FPU state (including MMX registers), the SSE state (XMM registers and MXCSR),

along with other processor extended states enabled in XCR0; (3) enables the processor to execute XGETBV and XSETBV instructions in order to read and write XCR0. See Section 2.6 and Chapter 13, "System Programming for Instruction Set Extensions and Processor Extended States".

SMEP

SMEP-Enable Bit (bit 20 of CR4) — Enables supervisor-mode execution prevention (SMEP) when set. See Section 4.6, "Access Rights".

SMAP

SMAP-Enable Bit (bit 21 of CR4) — Enables supervisor-mode access prevention (SMAP) when set. See Section 4.6, "Access Rights."

PKE

Protection-Key-Enable Bit (bit 22 of CR4) — Enables IA-32e paging to associate each linear address with a protection key. The PKRU register specifies, for each protection key, whether user-mode linear addresses with that protection key can be read or written. This bit also enables access to the PKRU register using the RDPKRU and WRPKRU instructions.

TPL

Task Priority Level (bit 3:0 of CR8) — This sets the threshold value corresponding to the highest-priority interrupt to be blocked. A value of 0 means all interrupts are enabled. This field is available in 64-bit mode. A value of 15 means all interrupts will be disabled.

. . .

2.8.1 Loading and Storing System Registers

The GDTR, LDTR, IDTR, and TR registers each have a load and store instruction for loading data into and storing data from the register:

- LGDT (Load GDTR Register) Loads the GDT base address and limit from memory into the GDTR register.
- **SGDT (Store GDTR Register)** Stores the GDT base address and limit from the GDTR register into memory.
- LIDT (Load IDTR Register) Loads the IDT base address and limit from memory into the IDTR register.
- SIDT (Store IDTR Register) Stores the IDT base address and limit from the IDTR register into memory.
- LLDT (Load LDTR Register) Loads the LDT segment selector and segment descriptor from memory into the LDTR. (The segment selector operand can also be located in a general-purpose register.)
- **SLDT (Store LDTR Register)** Stores the LDT segment selector from the LDTR register into memory or a general-purpose register.
- LTR (Load Task Register) Loads segment selector and segment descriptor for a TSS from memory into the task register. (The segment selector operand can also be located in a general-purpose register.)
- STR (Store Task Register) Stores the segment selector for the current task TSS from the task register into memory or a general-purpose register.

The LMSW (load machine status word) and SMSW (store machine status word) instructions operate on bits 0 through 15 of control register CR0. These instructions are provided for compatibility with the 16-bit Intel 286 processor. Programs written to run on 32-bit IA-32 processors should not use these instructions. Instead, they should access the control register CR0 using the MOV instruction.

The CLTS (clear TS flag in CR0) instruction is provided for use in handling a device-not-available exception (#NM) that occurs when the processor attempts to execute a floating-point instruction when the TS flag is set. This instruction allows the TS flag to be cleared after the x87 FPU context has been saved, preventing further #NM exceptions. See Section 2.5, "Control Registers," for more information on the TS flag.

The control registers (CR0, CR1, CR2, CR3, CR4, and CR8) are loaded using the MOV instruction. The instruction loads a control register from a general-purpose register or stores the content of a control register in a general-purpose register.

...

2.8.6 Reading Performance-Monitoring and Time-Stamp Counters

The RDPMC (read performance-monitoring counter) and RDTSC (read time-stamp counter) instructions allow application programs to read the processor's performance-monitoring and time-stamp counters, respectively. Processors based on Intel NetBurst[®] microarchitecture have eighteen 40-bit performance-monitoring counters; P6 family processors have two 40-bit counters. Intel[®] Atom[™] processors and most of the processors based on the Intel Core microarchitecture support two types of performance monitoring counters: programmable performance counters similar to those available in the P6 family, and three fixed-function performance monitoring counters. Details of programmable and fixed-function performance monitoring counters for each processor generation are described in Chapter 18, "Performance Monitoring".

The programmable performance counters can support counting either the occurrence or duration of events. Events that can be monitored on programmable counters generally are model specific (except for architectural performance events enumerated by CPUID leaf 0AH); they may include the number of instructions decoded, interrupts received, or the number of cache loads. Individual counters can be set up to monitor different events. Use the system instruction WRMSR to set up values in one of the IA32_PERFEVTSELx MSR, in one of the 45 ESCRs and one of the 18 CCCR MSRs (for Pentium 4 and Intel Xeon processors); or in the PerfEvtSel0 or the PerfEvtSel1 MSR (for the P6 family processors). The RDPMC instruction loads the current count from the selected counter into the EDX:EAX registers.

Fixed-function performance counters record only specific events that are defined in Chapter 19, "Performance Monitoring Events", and the width/number of fixed-function counters are enumerated by CPUID leaf 0AH.

The time-stamp counter is a model-specific 64-bit counter that is reset to zero each time the processor is reset. If not reset, the counter will increment $\sim 9.5 \times 10^{16}$ times per year when the processor is operating at a clock rate of 3GHz. At this clock frequency, it would take over 190 years for the counter to wrap around. The RDTSC instruction loads the current count of the time-stamp counter into the EDX:EAX registers.

See Section 18.1, "Performance Monitoring Overview," and Section 17.14, "Time-Stamp Counter," for more information about the performance monitoring and time-stamp counters.

The RDTSC instruction was introduced into the IA-32 architecture with the Pentium processor. The RDPMC instruction was introduced into the IA-32 architecture with the Pentium Pro processor and the Pentium processor with MMX technology. Earlier Pentium processors have two performance-monitoring counters, but they can be read only with the RDMSR instruction, and only at privilege level 0.

. . .

12. Updates to Chapter 4, Volume 3A

Change bars show changes to Chapter 4 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1.

...

4.4.2 Linear-Address Translation with PAE Paging

PAE paging may map linear addresses to either 4-KByte pages or 2-MByte pages. Figure 4-5 illustrates the translation process when it produces a 4-KByte page; Figure 4-6 covers the case of a 2-MByte page. The following items describe the PAE paging process in more detail as well has how the page size is determined:

- Bits 31:30 of the linear address select a PDPTE register (see Section 4.4.1); this is PDPTE*i*, where *i* is the value of bits 31:30. Because a PDPTE register is identified using bits 31:30 of the linear address, it controls access to a 1-GByte region of the linear-address space. If the P flag (bit 0) of PDPTE*i* is 0, the processor ignores bits 63:1, and there is no mapping for the 1-GByte region controlled by PDPTE*i*. A reference using a linear address in this region causes a page-fault exception (see Section 4.7).
- If the P flag of PDPTE*i* is 1, 4-KByte naturally aligned page directory is located at the physical address specified in bits 51:12 of PDPTE*i* (see Table 4-8 in Section 4.4.1). A page directory comprises 512 64-bit entries (PDEs). A PDE is selected using the physical address defined as follows:
 - Bits 51:12 are from PDPTEi.
 - Bits 11:3 are bits 29:21 of the linear address.
 - Bits 2:0 are 0.

Because a PDE is identified using bits 31:21 of the linear address, it controls access to a 2-Mbyte region of the linear-address space. Use of the PDE depends on its PS flag (bit 7):

- If the PDE's PS flag is 1, the PDE maps a 2-MByte page (see Table 4-9). The final physical address is computed as follows:
 - Bits 51:21 are from the PDE.
 - Bits 20:0 are from the original linear address.
- If the PDE's PS flag is 0, a 4-KByte naturally aligned page table is located at the physical address specified in bits 51:12 of the PDE (see Table 4-10). A page table comprises 512 64-bit entries (PTEs). A PTE is selected using the physical address defined as follows:
 - Bits 51:12 are from the PDE.
 - Bits 11:3 are bits 20:12 of the linear address.
 - Bits 2:0 are 0.
- Because a PTE is identified using bits 31:12 of the linear address, every PTE maps a 4-KByte page (see Table 4-11). The final physical address is computed as follows:
 - Bits 51:12 are from the PTE.
 - Bits 11:0 are from the original linear address.

If the P flag (bit 0) of a PDE or a PTE is 0 or if a PDE or a PTE sets any reserved bit, the entry is used neither to reference another paging-structure entry nor to map a page. There is no translation for a linear address whose translation would use such a paging-structure entry; a reference to such a linear address causes a page-fault exception (see Section 4.7).

The following bits are reserved with PAE paging:

- If the P flag (bit 0) of a PDE or a PTE is 1, bits 62:MAXPHYADDR are reserved.
- If the P flag and the PS flag (bit 7) of a PDE are both 1, bits 20:13 are reserved.
- If IA32_EFER.NXE = 0 and the P flag of a PDE or a PTE is 1, the XD flag (bit 63) is reserved.
- If the PAT is not supported:²
 - If the P flag of a PTE is 1, bit 7 is reserved.
 - If the P flag and the PS flag of a PDE are both 1, bit 12 is reserved.

A reference using a linear address that is successfully translated to a physical address is performed only if allowed by the access rights of the translation; see Section 4.6.

^{1.} With PAE paging, the processor does not use CR3 when translating a linear address (as it does in the other paging modes). It does not access the PDPTEs in the page-directory-pointer table during linear-address translation.

^{2.} See Section 4.1.4 for how to determine whether the PAT is supported.




Figure 4-5 Linear-Address Translation to a 4-KByte Page using PAE Paging




Figure 4-6 Linear-Address Translation to a 2-MByte Page using PAE Paging

. . .

4.5 IA-32E PAGING

A logical processor uses IA-32e paging if CR0.PG = 1, CR4.PAE = 1, and IA32_EFER.LME = 1. With IA-32e paging, linear address are translated using a hierarchy of in-memory paging structures located using the contents of CR3. IA-32e paging translates 48-bit linear addresses to 52-bit physical addresses. Although 52 bits corresponds to 4 PBytes, linear addresses are limited to 48 bits; at most 256 TBytes of linear-address space may be accessed at any given time.

IA-32e paging uses a hierarchy of paging structures to produce a translation for a linear address. CR3 is used to locate the first paging-structure, the PML4 table. Use of CR3 with IA-32e paging depends on whether process-context identifiers (PCIDs) have been enabled by setting CR4.PCIDE:

• Table 4-14 illustrates how CR3 is used with IA-32e paging if CR4.PCIDE = 0.

Table 4-14 Use of CR3 with IA-32e Paging and CR4.PCIDE = 0

Bit Position(s)	Contents
2:0	Ignored
3 (PWT)	Page-level write-through; indirectly determines the memory type used to access the PML4 table during linear-address translation (see Section 4.9.2)
4 (PCD)	Page-level cache disable; indirectly determines the memory type used to access the PML4 table during linear-address translation (see Section 4.9.2)
11:5	Ignored
M-1:12	Physical address of the 4-KByte aligned PML4 table used for linear-address translation ¹
63:M	Reserved (must be 0)

NOTES:

Table 4-15 illustrates how CR3 is used with IA-32e paging if CR4.PCIDE = 1.

Table 4-15 Use of CR3 with IA-32e Paging and CR4.PCIDE = 1

Bit Position(s)	Contents
11:0	PCID (see Section 4.10.1) ¹
M-1:12	Physical address of the 4-KByte aligned PML4 table used for linear-address translation ²
63:M	Reserved (must be 0) ³

NOTES:

- 1. Section 4.9.2 explains how the processor determines the memory type used to access the PML4 table during linear-address translation with CR4.PCIDE = 1.
- 2. M is an abbreviation for MAXPHYADDR, which is at most 52; see Section 4.1.4.
- 3. See Section 4.10.4.1 for use of bit 63 of the source operand of the MOV to CR3 instruction.

^{1.} M is an abbreviation for MAXPHYADDR, which is at most 52; see Section 4.1.4.

^{1.} If MAXPHYADDR < 52, bits in the range 51:MAXPHYADDR will be 0 in any physical address used by IA-32e paging. (The corresponding bits are reserved in the paging-structure entries.) See Section 4.1.4 for how to determine MAXPHYADDR.

After software modifies the value of CR4.PCIDE, the logical processor immediately begins using CR3 as specified for the new value. For example, if software changes CR4.PCIDE from 1 to 0, the current PCID immediately changes from CR3[11:0] to 000H (see also Section 4.10.4.1). In addition, the logical processor subsequently determines the memory type used to access the PML4 table using CR3.PWT and CR3.PCD, which had been bits 4:3 of the PCID.

IA-32e paging may map linear addresses to 4-KByte pages, 2-MByte pages, or 1-GByte pages. Figure 4-8 illustrates the translation process when it produces a 4-KByte page; Figure 4-9 covers the case of a 2-MByte page, and Figure 4-10 the case of a 1-GByte page.




Figure 4-8 Linear-Address Translation to a 4-KByte Page using IA-32e Paging

^{1.} Not all processors support 1-GByte pages; see Section 4.1.4.




Figure 4-9 Linear-Address Translation to a 2-MByte Page using IA-32e Paging




Figure 4-10 Linear-Address Translation to a 1-GByte Page using IA-32e Paging

If CR4.PKE = 1, IA-32e paging associates with each linear address a **protection key**. Section 4.6 explains how the processor uses the protection key in its determination of the access rights of each linear address.

The following items describe the IA-32e paging process in more detail as well has how the page size and protection key are determined.

- A 4-KByte naturally aligned PML4 table is located at the physical address specified in bits 51:12 of CR3 (see Table 4-14). A PML4 table comprises 512 64-bit entries (PML4Es). A PML4E is selected using the physical address defined as follows:
 - Bits 51:12 are from CR3.
 - Bits 11:3 are bits 47:39 of the linear address.
 - Bits 2:0 are all 0.

Because a PML4E is identified using bits 47:39 of the linear address, it controls access to a 512-GByte region of the linear-address space.

- A 4-KByte naturally aligned page-directory-pointer table is located at the physical address specified in bits 51:12 of the PML4E (see Table 4-14). A page-directory-pointer table comprises 512 64-bit entries (PDPTEs). A PDPTE is selected using the physical address defined as follows:
 - Bits 51:12 are from the PML4E.
 - Bits 11:3 are bits 38:30 of the linear address.
 - Bits 2:0 are all 0.

Because a PDPTE is identified using bits 47:30 of the linear address, it controls access to a 1-GByte region of the linear-address space. Use of the PDPTE depends on its PS flag (bit 7):¹

- If the PDPTE's PS flag is 1, the PDPTE maps a 1-GByte page (see Table 4-15). The final physical address is computed as follows:
 - Bits 51:30 are from the PDPTE.
 - Bits 29:0 are from the original linear address.

If CR4.PKE = 1, the linear address's protection key is the value of bits 62:59 of the PDPTE.

- If the PDPTE's PS flag is 0, a 4-KByte naturally aligned page directory is located at the physical address specified in bits 51:12 of the PDPTE (see Table 4-16). A page directory comprises 512 64-bit entries (PDEs). A PDE is selected using the physical address defined as follows:
 - Bits 51:12 are from the PDPTE.
 - Bits 11:3 are bits 29:21 of the linear address.
 - Bits 2:0 are all 0.

Because a PDE is identified using bits 47:21 of the linear address, it controls access to a 2-MByte region of the linear-address space. Use of the PDE depends on its PS flag:

- If the PDE's PS flag is 1, the PDE maps a 2-MByte page (see Table 4-17). The final physical address is computed as follows:
 - Bits 51:21 are from the PDE.
 - Bits 20:0 are from the original linear address.

If CR4.PKE = 1, the linear address's protection key is the value of bits 62:59 of the PDE.

• If the PDE's PS flag is 0, a 4-KByte naturally aligned page table is located at the physical address specified in bits 51:12 of the PDE (see Table 4-18). A page table comprises 512 64-bit entries (PTEs). A PTE is selected using the physical address defined as follows:

^{1.} The PS flag of a PDPTE is reserved and must be 0 (if the P flag is 1) if 1-GByte pages are not supported. See Section 4.1.4 for how to determine whether 1-GByte pages are supported.

- Bits 51:12 are from the PDE.
- Bits 11:3 are bits 20:12 of the linear address.
- Bits 2:0 are all 0.
- Because a PTE is identified using bits 47:12 of the linear address, every PTE maps a 4-KByte page (see Table 4-19). The final physical address is computed as follows:
 - Bits 51:12 are from the PTE.
 - Bits 11:0 are from the original linear address.

If CR4.PKE = 1, the linear address's protection key is the value of bits 62:59 of the PTE.

If a paging-structure entry's P flag (bit 0) is 0 or if the entry sets any reserved bit, the entry is used neither to reference another paging-structure entry nor to map a page. There is no translation for a linear address whose translation would use such a paging-structure entry; a reference to such a linear address causes a page-fault exception (see Section 4.7).

The following bits are reserved with IA-32e paging:

- If the P flag of a paging-structure entry is 1, bits 51:MAXPHYADDR are reserved.
- If the P flag of a PML4E is 1, the PS flag is reserved.
- If 1-GByte pages are not supported and the P flag of a PDPTE is 1, the PS flag is reserved.¹
- If the P flag and the PS flag of a PDPTE are both 1, bits 29:13 are reserved.
- If the P flag and the PS flag of a PDE are both 1, bits 20:13 are reserved.
- If IA32_EFER.NXE = 0 and the P flag of a paging-structure entry is 1, the XD flag (bit 63) is reserved.

A reference using a linear address that is successfully translated to a physical address is performed only if allowed by the access rights of the translation; see Section 4.6.

. . .

4.10.4.1 Operations that Invalidate TLBs and Paging-Structure Caches

The following instructions invalidate entries in the TLBs and the paging-structure caches:

- INVLPG. This instruction takes a single operand, which is a linear address. The instruction invalidates any TLB entries that are for a page number corresponding to the linear address and that are associated with the current PCID. It also invalidates any global TLB entries with that page number, regardless of PCID (see Section 4.10.2.4). INVLPG also invalidates all entries in all paging-structure caches associated with the current PCID, regardless of the linear addresses to which they correspond.
- INVPCID. The operation of this instruction is based on instruction operands, called the INVPCID type and the INVPCID descriptor. Four INVPCID types are currently defined:
 - Individual-address. If the INVPCID type is 0, the logical processor invalidates mappings—except global translations—associated with the PCID specified in the INVPCID descriptor and that would be used to translate the linear address specified in the INVPCID descriptor.³ (The instruction may also invalidate global translations, as well as mappings associated with other PCIDs and for other linear addresses.)

^{1.} See Section 4.1.4 for how to determine whether 1-GByte pages are supported.

^{2.} If the paging structures map the linear address using a page larger than 4 KBytes and there are multiple TLB entries for that page (see Section 4.10.2.3), the instruction invalidates all of them.

^{3.} If the paging structures map the linear address using a page larger than 4 KBytes and there are multiple TLB entries for that page (see Section 4.10.2.3), the instruction invalidates all of them.

- Single-context. If the INVPCID type is 1, the logical processor invalidates all mappings—except global translations—associated with the PCID specified in the INVPCID descriptor. (The instruction may also invalidate global translations, as well as mappings associated with other PCIDs.)
- All-context, including globals. If the INVPCID type is 2, the logical processor invalidates mappings—including global translations—associated with all PCIDs.
- All-context. If the INVPCID type is 3, the logical processor invalidates mappings—except global translations—associated with all PCIDs. (The instruction may also invalidate global translations.)

See Chapter 3 of the Intel 64 and IA-32 Architecture Software Developer's Manual, Volume 2A for details of the INVPCID instruction.

- MOV to CR0. The instruction invalidates all TLB entries (including global entries) and all entries in all pagingstructure caches (for all PCIDs) if it changes the value of CR0.PG from 1 to 0.
- MOV to CR3. The behavior of the instruction depends on the value of CR4.PCIDE:
 - If CR4.PCIDE = 0, the instruction invalidates all TLB entries associated with PCID 000H except those for global pages. It also invalidates all entries in all paging-structure caches associated with PCID 000H.
 - If CR4.PCIDE = 1 and bit 63 of the instruction's source operand is 0, the instruction invalidates all TLB entries associated with the PCID specified in bits 11:0 of the instruction's source operand except those for global pages. It also invalidates all entries in all paging-structure caches associated with that PCID. It is not required to invalidate entries in the TLBs and paging-structure caches that are associated with other PCIDs.
 - If CR4.PCIDE = 1 and bit 63 of the instruction's source operand is 1, the instruction is not required to invalidate any TLB entries or entries in paging-structure caches.
- MOV to CR4. The behavior of the instruction depends on the bits being modified:
 - The instruction invalidates all TLB entries (including global entries) and all entries in all paging-structure caches (for all PCIDs) if (1) it changes the value of CR4.PGE;¹ or (2) it changes the value of the CR4.PCIDE from 1 to 0.
 - The instruction invalidates all TLB entries and all entries in all paging-structure caches for the current PCID if (1) it changes the value of CR4.PAE; or (2) it changes the value of CR4.SMEP from 0 to 1.
- Task switch. If a task switch changes the value of CR3, it invalidates all TLB entries associated with PCID 000H except those for global pages. It also invalidates all entries in all paging-structure caches associated with PCID 000H.²
- VMX transitions. See Section 4.11.1.

The processor is always free to invalidate additional entries in the TLBs and paging-structure caches. The following are some examples:

- INVLPG may invalidate TLB entries for pages other than the one corresponding to its linear-address operand. It may invalidate TLB entries and paging-structure-cache entries associated with PCIDs other than the current PCID.
- INVPCID may invalidate TLB entries for pages other than the one corresponding to the specified linear address. It may invalidate TLB entries and paging-structure-cache entries associated with PCIDs other than the specified PCID.
- MOV to CR0 may invalidate TLB entries even if CR0.PG is not changing. For example, this may occur if either CR0.CD or CR0.NW is modified.

^{1.} If CR4.PGE is changing from 0 to 1, there were no global TLB entries before the execution; if CR4.PGE is changing from 1 to 0, there will be no global TLB entries after the execution.

^{2.} Task switches do not occur in IA-32e mode and thus cannot occur with IA-32e paging. Since CR4.PCIDE can be set only with IA-32e paging, task switches occur only with CR4.PCIDE = 0.

- MOV to CR3 may invalidate TLB entries for global pages. If CR4.PCIDE = 1 and bit 63 of the instruction's source operand is 0, it may invalidate TLB entries and entries in the paging-structure caches associated with PCIDs other than the PCID it is establishing. It may invalidate entries if CR4.PCIDE = 1 and bit 63 of the instruction's source operand is 1.
- MOV to CR4 may invalidate TLB entries when changing CR4.PSE or when changing CR4.SMEP from 1 to 0.
- On a processor supporting Hyper-Threading Technology, invalidations performed on one logical processor may invalidate entries in the TLBs and paging-structure caches used by other logical processors.

(Other instructions and operations may invalidate entries in the TLBs and the paging-structure caches, but the instructions identified above are recommended.)

In addition to the instructions identified above, page faults invalidate entries in the TLBs and paging-structure caches. In particular, a page-fault exception resulting from an attempt to use a linear address will invalidate any TLB entries that are for a page number corresponding to that linear address and that are associated with the current PCID. It also invalidates all entries in the paging-structure caches that would be used for that linear address and that are associated with the current PCID. These invalidations ensure that the page-fault exception will not recur (if the faulting instruction is re-executed) if it would not be caused by the contents of the paging structures in memory (and if, therefore, it resulted from cached entries that were not invalidated after the paging structures were modified in memory).

As noted in Section 4.10.2, some processors may choose to cache multiple smaller-page TLB entries for a translation specified by the paging structures to use a page larger than 4 KBytes. There is no way for software to be aware that multiple translations for smaller pages have been used for a large page. The INVLPG instruction and page faults provide the same assurances that they provide when a single TLB entry is used: they invalidate all TLB entries corresponding to the translation specified by the paging structures.

...

13. Updates to Chapter 5, Volume 3A

Change bars show changes to Chapter 5 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1.

...

5.2 FIELDS AND FLAGS USED FOR SEGMENT-LEVEL AND PAGE-LEVEL PROTECTION

The processor's protection mechanism uses the following fields and flags in the system data structures to control access to segments and pages:

- **Descriptor type (S) flag** (Bit 12 in the second doubleword of a segment descriptor.) Determines if the segment descriptor is for a system segment or a code or data segment.
- **Type field** (Bits 8 through 11 in the second doubleword of a segment descriptor.) Determines the type of code, data, or system segment.
- **Limit field** (Bits 0 through 15 of the first doubleword and bits 16 through 19 of the second doubleword of a segment descriptor.) Determines the size of the segment, along with the G flag and E flag (for data segments).

^{1.} Unlike INVLPG, page faults need not invalidate **all** entries in the paging-structure caches, only those that would be used to translate the faulting linear address.

- **G flag** (Bit 23 in the second doubleword of a segment descriptor.) Determines the size of the segment, along with the limit field and E flag (for data segments).
- **E flag** (Bit 10 in the second doubleword of a data-segment descriptor.) Determines the size of the segment, along with the limit field and G flag.
- **Descriptor privilege level (DPL) field** (Bits 13 and 14 in the second doubleword of a segment descriptor.) Determines the privilege level of the segment.
- Requested privilege level (RPL) field (Bits 0 and 1 of any segment selector.) Specifies the requested privilege level of a segment selector.
- Current privilege level (CPL) field (Bits 0 and 1 of the CS segment register.) Indicates the privilege level of the currently executing program or procedure. The term current privilege level (CPL) refers to the setting of this field.
- **User/supervisor (U/S) flag** (Bit 2 of paging-structure entries.) Determines the type of page: user or supervisor.
- Read/write (R/W) flag (Bit 1 of paging-structure entries.) Determines the type of access allowed to a page: read-only or read/write.
- **Execute-disable (XD) flag** (Bit 63 of certain paging-structure entries.) Determines the type of access allowed to a page: executable or not-executable.

Figure 5-1 shows the location of the various fields and flags in the data-, code-, and system-segment descriptors; Figure 3-6 shows the location of the RPL (or CPL) field in a segment selector (or the CS register); and Chapter 4 identifies the locations of the U/S, R/W, and XD flags in the paging-structure entries.





Figure 5-1 Descriptor Fields Used for Protection

Many different styles of protection schemes can be implemented with these fields and flags. When the operating system creates a descriptor, it places values in these fields and flags in keeping with the particular protection style chosen for an operating system or executive. Application programs do not generally access or modify these fields and flags.

The following sections describe how the processor uses these fields and flags to perform the various categories of checks described in the introduction to this chapter.

. . .

14. Updates to Chapter 6, Volume 3A



...

Interrupt 1—Debug Exception (#DB)

Exception Class

Trap or Fault. The exception handler can distinguish between traps or faults by examining the contents of DR6 and the other debug registers.

Description

Indicates that one or more of several debug-exception conditions has been detected. Whether the exception is a fault or a trap depends on the condition (see Table 6-3). See Chapter 17, "Debug, Branch Profile, TSC, and Resource Monitoring Features," for detailed information about the debug exceptions.

Table 6-3 Debug Exception Conditions and Corresponding Exception Classes

Exception Condition	Exception Class
Instruction fetch breakpoint	Fault
Data read or write breakpoint	Тгар
I/O read or write breakpoint	Тгар
General detect condition (in conjunction with in-circuit emulation)	Fault
Single-step	Тгар
Task-switch	Тгар

Exception Error Code

None. An exception handler can examine the debug registers to determine which condition caused the exception.

Saved Instruction Pointer

Fault — Saved contents of CS and EIP registers point to the instruction that generated the exception.

Trap-Saved contents of CS and EIP registers point to the instruction following the instruction that generated the exception.

Program State Change

Fault — A program-state change does not accompany the debug exception, because the exception occurs before the faulting instruction is executed. The program can resume normal execution upon returning from the debug exception handler.

Trap — A program-state change does accompany the debug exception, because the instruction or task switch being executed is allowed to complete before the exception is generated. However, the new state of the program is not corrupted and execution of the program can continue reliably.

Any debug exception inside an RTM region causes a transactional abort and, by default, redirects control flow to the fallback instruction address. If advanced debugging of RTM transactional regions has been enabled, any transactional abort due to a debug exception instead causes execution to roll back to just before the XBEGIN

instruction and then delivers a #DB. See Section 15.3.7, "RTM-Enabled Debugger Support," of $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

٠.

Interrupt 3—Breakpoint Exception (#BP)

Exception Class Trap.

Description

Indicates that a breakpoint instruction (INT 3, opcode CCH) was executed, causing a breakpoint trap to be generated. Typically, a debugger sets a breakpoint by replacing the first opcode byte of an instruction with the opcode for the INT 3 instruction. (The INT 3 instruction is one byte long, which makes it easy to replace an opcode in a code segment in RAM with the breakpoint opcode.) The operating system or a debugging tool can use a data segment mapped to the same physical address space as the code segment to place an INT 3 instruction in places where it is desired to call the debugger.

With the P6 family, Pentium, Intel486, and Intel386 processors, it is more convenient to set breakpoints with the debug registers. (See Section 17.3.2, "Breakpoint Exception (#BP)—Interrupt Vector 3," for information about the breakpoint exception.) If more breakpoints are needed beyond what the debug registers allow, the INT 3 instruction can be used.

Any breakpoint exception inside an RTM region causes a transactional abort and, by default, redirects control flow to the fallback instruction address. If advanced debugging of RTM transactional regions has been enabled, any transactional abort due to a break exception instead causes execution to roll back to just before the XBEGIN instruction and then delivers a **debug exception** (#DB) — **not** a breakpoint exception. See Section 15.3.7, "RTM-Enabled Debugger Support," of Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

A breakpoint exception can also be generated by executing the INT n instruction with an operand of 3. The action of this instruction (INT 3) is slightly different than that of the INT 3 instruction (see "INTn/INTO/INT3—Call to Interrupt Procedure" in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A).

Exception Error Code

None.

Saved Instruction Pointer


Saved contents of CS and EIP registers point to the instruction following the INT 3 instruction.

Program State Change

Even though the EIP points to the instruction following the breakpoint instruction, the state of the program is essentially unchanged because the INT 3 instruction does not affect any register or memory locations. The debugger can thus resume the suspended program by replacing the INT 3 instruction that caused the breakpoint with the original opcode and decrementing the saved contents of the EIP register. Upon returning from the debugger, program execution resumes with the replaced instruction.

. . .

15. Updates to Chapter 10, Volume 3A



...

10.5.4.1 TSC-Deadline Mode

The mode of operation of the local-APIC timer is determined by the LVT Timer Register. Specifically, if CPUID.01H:ECX.TSC_Deadline[bit 24] = 0, the mode is determined by bit 17 of the register; if CPUID.01H:ECX.TSC_Deadline[bit 24] = 1, the mode is determined by bits 18:17. See Figure 10-8. (If CPUID.01H:ECX.TSC_Deadline[bit 24] = 0, bit 18 of the register is reserved.) A write to the LVT Timer Register that changes the timer mode disarms the local APIC timer. The supported timer modes are given in Table 10-2. The three modes of the local APIC timer are mutually exclusive.

LVT Bits [18:17]	Timer Mode
00ь	One-shot mode, program count-down value in an initial-count register. See Section 10.5.4
01ь	Periodic mode, program interval value in an initial-count register. See Section 10.5.4
10b	TSC-Deadline mode, program target value in IA32_TSC_DEADLINE MSR.
11h	Reserved

Table 10-2 Local APIC Timer Modes

TSC-deadline mode allows software to use the local APIC timer to signal an interrupt at an absolute time. In TSC-deadline mode, writes to the initial-count register are ignored; and current-count register always reads 0. Instead, timer behavior is controlled using the IA32_TSC_DEADLINE MSR.

The IA32_TSC_DEADLINE MSR (MSR address 6E0H) is a per-logical processor MSR that specifies the time at which a timer interrupt should occur. Writing a non-zero 64-bit value into IA32_TSC_DEADLINE arms the timer. An interrupt is generated when the logical processor's time-stamp counter equals or exceeds the target value in the IA32_TSC_DEADLINE MSR.¹ When the timer generates an interrupt, it disarms itself and clears the IA32_TSC_DEADLINE MSR. Thus, each write to the IA32_TSC_DEADLINE MSR generates at most one timer interrupt.

In TSC-deadline mode, writing 0 to the IA32_TSC_DEADLINE MSR disarms the local-APIC timer. Transitioning between TSC-deadline mode and other timer modes also disarms the timer.

The hardware reset value of the IA32_TSC_DEADLINE MSR is 0. In other timer modes (LVT bit 18 = 0), the IA32_TSC_DEADLINE MSR reads zero and writes are ignored.

Software can configure the TSC-deadline timer to deliver a single interrupt using the following algorithm:

- 1. Detect support for TSC-deadline mode by verifying CPUID.1:ECX.24 = 1.
- 2. Select the TSC-deadline mode by programming bits 18:17 of the LVT Timer register with 10b.
- 3. Program the IA32_TSC_DEADLINE MSR with the target TSC value at which the timer interrupt is desired. This causes the processor to arm the timer.

^{1.} If the logical processor is in VMX non-root operation, a read of the time-stamp counter (using either RDMSR, RDTSC, or RDTSCP) may not return the actual value of the time-stamp counter; see Chapter 27 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C. It is the responsibility of software operating in VMX root operation to coordinate the virtualization of the time-stamp counter and the IA32 TSC DEADLINE MSR.

- 4. The processor generates a timer interrupt when the value of time-stamp counter is greater than or equal to that of IA32_TSC_DEADLINE. It then disarms the timer and clear the IA32_TSC_DEADLINE MSR. (Both the time-stamp counter and the IA32_TSC_DEADLINE MSR are 64-bit unsigned integers.)
- 5. Software can re-arm the timer by repeating step 3.

The following are usage guidelines for TSC-deadline mode:

- Writes to the IA32_TSC_DEADLINE MSR are not serialized. Therefore, system software should not use WRMSR to the IA32_TSC_DEADLINE MSR as a serializing instruction. Read and write accesses to the IA32_TSC_DEADLINE and other MSR registers will occur in program order.
- Software can disarm the timer at any time by writing 0 to the IA32_TSC_DEADLINE MSR.
- If timer is armed, software can change the deadline (forward or backward) by writing a new value to the IA32_TSC_DEADLINE MSR.
- If software disarms the timer or postpones the deadline, race conditions may result in the delivery of a spurious timer interrupt. Software is expected to detect such spurious interrupts by checking the current value of the time-stamp counter to confirm that the interrupt was desired.¹
- In xAPIC mode (in which the local-APIC registers are memory-mapped), software must order the memory-mapped write to the LVT entry that enables TSC-deadline mode and any subsequent WRMSR to the IA32_TSC_DEADLINE MSR. Software can assure proper ordering by executing the MFENCE instruction after the memory-mapped write and before any WRMSR. (In x2APIC mode, the WRMSR instruction is used to write to the LVT entry. The processor ensures the ordering of this write and any subsequent WRMSR to the deadline; no fencing is required.)

...

16. Updates to Chapter 14, Volume 3B

Change bars show changes to Chapter 14 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

...

14.9.4 PPO/PP1 RAPL Domains

The MSR interfaces defined for the PP0 and PP1 domains are identical in layout. Generally, PP0 refers to the processor cores. The availability of PP1 RAPL domain interface is platform-specific. For a client platform, the PP1 domain refers to the power plane of a specific device in the uncore. For server platforms, the PP1 domain is not supported, but its PP0 domain supports the MSR_PP0_PERF_STATUS interface.

- MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT allow software to set power limits for the respective power plane domain.
- MSR_PP0_ENERGY_STATUS/MSR_PP1_ENERGY_STATUS report actual energy usage on a power plane.
- MSR_PP0_POLICY/MSR_PP1_POLICY allow software to adjust balance for respective power plane.

If the logical processor is in VMX non-root operation, a read of the time-stamp counter (using either RDMSR, RDTSC, or RDTSCP)
may not return the actual value of the time-stamp counter; see Chapter 27 of the Intel 64 and IA-32 Architectures Software
Developer's Manual, Volume 3C. It is the responsibility of software operating in VMX root operation to coordinate the virtualization
of the time-stamp counter and the IA32_TSC_DEADLINE MSR.

MSR_PP0_PERF_STATUS can report the performance impact of power limiting, but it is not available in client platforms.




Figure 14-37 MSR_PPO_POWER_LIMIT/MSR_PP1_POWER_LIMIT Register

MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT allow a software agent to define power limitation for the respective power plane domain. A lock mechanism in each power plane domain allows the software agent to enforce power limit settings independently. Once a lock bit is set, the power limit settings in that power plane are static and un-modifiable until next RESET.

The bit fields of MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT (Figure 14-37) are:

- **Power Limit** (bits 14:0): Sets the average power usage limit of the respective power plane domain. The unit of this field is specified by the "Power Units" field of MSR RAPL POWER UNIT.
- Enable Power Limit (bit 15): 0 = disabled; 1 = enabled.
- Clamping Limitation (bit 16): Allow going below OS-requested P/T state setting during time window specified by bits 23:17.
- Time Window for Power Limit (bits 23:17): Indicates the length of time window over which the power limit #1 will be used by the processor. The numeric value encoded by bits 23:17 is represented by the product of 2^Y *F; where F is a single-digit decimal floating-point value between 1.0 and 1.3 with the fraction digit represented by bits 23:22, Y is an unsigned integer represented by bits 21:17. The unit of this field is specified by the "Time Units" field of MSR RAPL POWER UNIT.
- Lock (bit 31): If set, all write attempts to the MSR and corresponding policy MSR_PP0_POLICY/ MSR PP1 POLICY are ignored until next RESET.

MSR_PP0_ENERGY_STATUS/MSR_PP1_ENERGY_STATUS are read-only MSRs. They report the actual energy use for the respective power plane domains. These MSRs are updated every ~1msec.




Figure 14-38 MSR_PPO_ENERGY_STATUS/MSR_PP1_ENERGY_STATUS MSR

• Total Energy Consumed (bits 31:0): The unsigned integer value represents the total amount of energy consumed since the last time this register was cleared. The unit of this field is specified by the "Energy Status Units" field of MSR RAPL POWER UNIT.

MSR_PP0_POLICY/MSR_PP1_POLICY provide balance power policy control for each power plane by providing inputs to the power budgeting management algorithm. On platforms that support PP0 (IA cores) and PP1 (uncore

graphic device), the default values give priority to the non-IA power plane. These MSRs enable the PCU to balance power consumption between the IA cores and uncore graphic device.




Figure 14-39 MSR_PPO_POLICY/MSR_PP1_POLICY Register

• **Priority Level** (bits 4:0): Priority level input to the PCU for respective power plane. PP0 covers the IA processor cores, PP1 covers the uncore graphic device. The value 31 is considered highest priority.

MSR_PP0_PERF_STATUS is a read-only MSR. It reports the total time for which the PP0 domain was throttled due to the power limits. This MSR is supported only in server platform. Throttling in this context is defined as going below the OS-requested P-state or T-state.




Figure 14-40 MSR_PPO_PERF_STATUS MSR

• Accumulated PPO Throttled Time (bits 31:0): The unsigned integer value represents the cumulative time (since the last time this register is cleared) that the PPO domain has throttled. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

14.9.5 DRAM RAPL Domain

The MSR interfaces defined for the DRAM domains are supported only in the server platform. The MSR interfaces are:

- MSR_DRAM_POWER_LIMIT allows software to set power limits for the DRAM domain and measurement attributes associated with each limit.
- MSR DRAM ENERGY STATUS reports measured actual energy usage.
- MSR DRAM POWER INFO reports the DRAM domain power range information for RAPL usage.
- MSR_DRAM_PERF_STATUS can report the performance impact of power limiting.




Figure 14-41 MSR_DRAM_POWER_LIMIT Register

MSR_DRAM_POWER_LIMIT allows a software agent to define power limitation for the DRAM domain. Power limitation is defined in terms of average power usage (Watts) over a time window specified in MSR_DRAM_POWER_LIMIT. A power limit can be specified along with a time window. A lock mechanism allow the software agent to enforce power limit settings. Once the lock bit is set, the power limit settings are static and unmodifiable until next RESET.

The bit fields of MSR DRAM POWER LIMIT (Figure 14-41) are:

- DRAM Power Limit #1(bits 14:0): Sets the average power usage limit of the DRAM domain corresponding
 to time window # 1. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- Enable Power Limit #1(bit 15): 0 = disabled; 1 = enabled.
- Time Window for Power Limit (bits 23:17): Indicates the length of time window over which the power limit will be used by the processor. The numeric value encoded by bits 23:17 is represented by the product of 2^Y *F; where F is a single-digit decimal floating-point value between 1.0 and 1.3 with the fraction digit represented by bits 23:22, Y is an unsigned integer represented by bits 21:17. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.
- Lock (bit 31): If set, all write attempts to this MSR are ignored until next RESET.

MSR_DRAM_ENERGY_STATUS is a read-only MSR. It reports the actual energy use for the DRAM domain. This MSR is updated every ~ 1 msec.




Figure 14-42 MSR_DRAM_ENERGY_STATUS MSR

• Total Energy Consumed (bits 31:0): The unsigned integer value represents the total amount of energy consumed since that last time this register is cleared. The unit of this field is specified by the "Energy Status Units" field of MSR_RAPL_POWER_UNIT.

MSR_DRAM_POWER_INFO is a read-only MSR. It reports the DRAM power range information for RAPL usage. This MSR provides maximum/minimum values (derived from electrical specification), thermal specification power of the DRAM domain. It also provides the largest possible time window for software to program the RAPL interface.




Figure 14-43 MSR_DRAM_POWER_INFO Register

- Thermal Spec Power (bits 14:0): The unsigned integer value is the equivalent of thermal specification power of the DRAM domain. The unit of this field is specified by the "Power Units" field of MSR RAPL POWER UNIT.
- **Minimum Power** (bits 30:16): The unsigned integer value is the equivalent of minimum power derived from electrical spec of the DRAM domain. The unit of this field is specified by the "Power Units" field of MSR RAPL POWER UNIT.
- Maximum Power (bits 46:32): The unsigned integer value is the equivalent of maximum power derived from the electrical spec of the DRAM domain. The unit of this field is specified by the "Power Units" field of MSR RAPL POWER UNIT.
- Maximum Time Window (bits 53:48): The unsigned integer value is the equivalent of largest acceptable value to program the time window of MSR_DRAM_POWER_LIMIT. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

MSR_DRAM_PERF_STATUS is a read-only MSR. It reports the total time for which the package was throttled due to the RAPL power limits. Throttling in this context is defined as going below the OS-requested P-state or T-state. It has a wrap-around time of many hours. The availability of this MSR is platform specific (see Chapter 35).




Figure 14-44 MSR_DRAM_PERF_STATUS MSR

• Accumulated Package Throttled Time (bits 31:0): The unsigned integer value represents the cumulative time (since the last time this register is cleared) that the DRAM domain has throttled. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

. . .

17. Updates to Chapter 15, Volume 3B

Change bars show changes to Chapter 15 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

...

15.3.2.2 IA32_MCi_STATUS MSRS

Each IA32_MCi_STATUS MSR contains information related to a machine-check error if its VAL (valid) flag is set (see Figure 15-6). Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception.

NOTE

Figure 15-6 depicts the IA32_MCi_STATUS MSR when IA32_MCG_CAP[24] = 1, IA32_MCG_CAP[11] = 1 and IA32_MCG_CAP[10] = 1. When IA32_MCG_CAP[24] = 0 and IA32_MCG_CAP[11] = 1, bits 56:55 is reserved and bits 54:53 for threshold-based error reporting. When IA32_MCG_CAP[11] = 0, bits 56:53 are part of the "Other Information" field. The use of bits 54:53 for threshold-based error reporting began with Intel Core Duo processors, and is currently used for cache memory. See Section 15.4, "Enhanced Cache Error reporting," for more information. When IA32_MCG_CAP[10] = 0, bits 52:38 are part of the "Other Information" field. The use of bits 52:38 for corrected MC error count is introduced with Intel 64 processor on which CPUID reports DisplayFamily_DisplayModel as $06H_1AH$.




Figure 15-6 IA32_MCi_STATUS Register

Where:

MCA (machine-check architecture) error code field, bits 15:0 — Specifies the machine-check architecture-defined error code for the machine-check error condition detected. The machine-check architecture-defined error codes are guaranteed to be the same for all IA-32 processors that implement the machine-check

- architecture. See Section 15.9, "Interpreting the MCA Error Codes," and Chapter 16, "Interpreting Machine-Check Error Codes", for information on machine-check error codes.
- Model-specific error code field, bits 31:16 Specifies the model-specific error code that uniquely identifies the machine-check error condition detected. The model-specific error codes may differ among IA-32 processors for the same machine-check error condition. See Chapter 16, "Interpreting Machine-Check Error Codes" for information on model-specific error codes.
- Reserved, Error Status, and Other Information fields, bits 56:32
 - If IA32_MCG_CAP.MCG_EMC_P[bit 25] is 0, bits 37:32 contain "Other Information" that is implementation-specific and is not part of the machine-check architecture.
 - If IA32_MCG_CAP.MCG_EMC_P is 1, "Other Information" is in bits 36:32. If bit 37 is 0, system firmware has not changed the contents of IA32_MCi_STATUS. If bit 37 is 1, system firmware may have edited the contents of IA32_MCi_STATUS.
 - If IA32_MCG_CAP.MCG_CMCI_P[bit 10] is 0, bits 52:38 also contain "Other Information" (in the same sense as bits 37:32).
 - If IA32_MCG_CAP[10] is 1, bits 52:38 are architectural (not model-specific). In this case, bits 52:38 reports the value of a 15 bit counter that increments each time a corrected error is observed by the MCA recording bank. This count value will continue to increment until cleared by software. The most significant bit, 52, is a sticky count overflow bit.
 - If IA32_MCG_CAP[11] is 0, bits 56:53 also contain "Other Information" (in the same sense).
 - If IA32_MCG_CAP[11] is 1, bits 56:53 are architectural (not model-specific). In this case, bits 56:53 have the following functionality:
 - If IA32 MCG CAP[24] is 0, bits 56:55 are reserved.
 - If IA32_MCG_CAP[24] is 1, bits 56:55 are defined as follows:
 - S (Signaling) flag, bit 56 Signals the reporting of UCR errors in this MC bank. See Section 15.6.2 for additional detail.
 - AR (Action Required) flag, bit 55 Indicates (when set) that MCA error code specific recovery action must be performed by system software at the time this error was signaled. See Section 15.6.2 for additional detail.
 - If the UC bit (Figure 15-6) is 1, bits 54:53 are undefined.
 - If the UC bit (Figure 15-6) is 0, bits 54:53 indicate the status of the hardware structure that reported the threshold-based error. See Table 15-1.

Table 15-1 Bits 54:53 in IA32_MCi_STATUS MSRs when IA32_MCG_CAP[11] = 1 and UC = 0

Bits 54:53	Meaning					
00	No tracking - No hardware status tracking is provided for the structure reporting this event.					
01	Green - Status tracking is provided for the structure posting the event; the current status is green (below threshold). For more information, see Section 15.4, "Enhanced Cache Error reporting".					
10	Yellow - Status tracking is provided for the structure posting the event; the current status is yellow (above threshold). For more information, see Section 15.4, "Enhanced Cache Error reporting".					
11	Reserved					

• PCC (processor context corrupt) flag, bit 57 — Indicates (when set) that the state of the processor might have been corrupted by the error condition detected and that reliable restarting of the processor may not be possible. When clear, this flag indicates that the error did not affect the processor's state, and software may be able to restart. When system software supports recovery, consult Section 15.10.4, "Machine-Check Software Handler Guidelines for Error Recovery" for additional rules that apply.

- ADDRV (IA32_MCi_ADDR register valid) flag, bit 58 Indicates (when set) that the IA32_MCi_ADDR register contains the address where the error occurred (see Section 15.3.2.3, "IA32_MCi_ADDR MSRs"). When clear, this flag indicates that the IA32_MCi_ADDR register is either not implemented or does not contain the address where the error occurred. Do not read these registers if they are not implemented in the processor.
- MISCV (IA32_MC*i*_MISC register valid) flag, bit 59 Indicates (when set) that the IA32_MC*i*_MISC register contains additional information regarding the error. When clear, this flag indicates that the IA32_MC*i*_MISC register is either not implemented or does not contain additional information regarding the error. Do not read these registers if they are not implemented in the processor.
- **EN (error enabled) flag, bit 60** Indicates (when set) that the error was enabled by the associated EEj bit of the IA32_MC*i*_CTL register.
- **UC** (error uncorrected) flag, bit 61 Indicates (when set) that the processor did not or was not able to correct the error condition. When clear, this flag indicates that the processor was able to correct the error condition.
- OVER (machine check overflow) flag, bit 62 Indicates (when set) that a machine-check error occurred while the results of a previous error were still in the error-reporting register bank (that is, the VAL bit was already set in the IA32_MCi_STATUS register). The processor sets the OVER flag and software is responsible for clearing it. In general, enabled errors are written over disabled errors, and uncorrected errors are written over corrected errors. Uncorrected errors are not written over previous valid uncorrected errors. When MCG_CMCI_P is set, corrected errors may not set the OVER flag. Software can rely on corrected error count in IA32_MCi_Status[52:38] to determine if any additional corrected errors may have occurred. For more information, see Section 15.3.2.2.1, "Overwrite Rules for Machine Check Overflow".
- VAL (IA32_MCi_STATUS register valid) flag, bit 63 Indicates (when set) that the information within the IA32_MCi_STATUS register is valid. When this flag is set, the processor follows the rules given for the OVER flag in the IA32_MCi_STATUS register when overwriting previously valid entries. The processor sets the VAL flag and software is responsible for clearing it.

15.3.2.2.1 Overwrite Rules for Machine Check Overflow

Table 15-2 shows the overwrite rules for how to treat a second event if the cache has already posted an event to the MC bank – that is, what to do if the valid bit for an MC bank already is set to 1. When more than one structure posts events in a given bank, these rules specify whether a new event will overwrite a previous posting or not. These rules define a priority for uncorrected (highest priority), yellow, and green/unmonitored (lowest priority) status.

In Table 15-2, the values in the two left-most columns are IA32_MCi_STATUS[54:53].

First Event	Second Event	UC bit	Color	MCA Info
00/green	00/green	0	00/green	either
00/green	yellow	0	yellow	second error
yellow	00/green	0	yellow	first error
yellow	yellow	0	yellow	either
00/green/yellow	UC	1	undefined	second
UC	00/green/yellow	1	undefined	first

Table 15-2 Overwrite Rules for Enabled Errors

If a second event overwrites a previously posted event, the information (as guarded by individual valid bits) in the MCi bank is entirely from the second event. Similarly, if a first event is retained, all of the information previously posted for that event is retained. In general, when the logged error or the recent error is a corrected error, the OVER bit (MCi_Status[62]) may be set to indicate an overflow. When MCG_CMCI_P is set in IA32_MCG_CAP, system software should consult IA32_MCi_STATUS[52:38] to determine if additional corrected errors may have

occurred. Software may re-read IA32_MCi_STATUS, IA32_MCi_ADDR and IA32_MCi_MISC appropriately to ensure data collected represent the last error logged.

After software polls a posting and clears the register, the valid bit is no longer set and therefore the meaning of the rest of the bits, including the yellow/green/00 status field in bits 54:53, is undefined. The yellow/green indication will only be posted for events associated with monitored structures – otherwise the unmonitored (00) code will be posted in IA32_MCi_STATUS[54:53].

...

15.5 CORRECTED MACHINE CHECK ERROR INTERRUPT

Corrected machine-check error interrupt (CMCI) is an architectural enhancement to the machine-check architecture. It provides capabilities beyond those of threshold-based error reporting (Section 15.4). With threshold-based error reporting, software is limited to use periodic polling to query the status of hardware corrected MC errors. CMCI provides a signaling mechanism to deliver a local interrupt based on threshold values that software can program using the IA32 MCi CTL2 MSRs.

CMCI is disabled by default. System software is required to enable CMCI for each IA32_MCi bank that support the reporting of hardware corrected errors if IA32_MCG_CAP[10] = 1.

System software use IA32_MCi_CTL2 MSR to enable/disable the CMCI capability for each bank and program threshold values into IA32_MCi_CTL2 MSR. CMCI is not affected by the CR4.MCE bit, and it is not affected by the IA32_MCi_CTL MSRs.

To detect the existence of thresholding for a given bank, software writes only bits 14:0 with the threshold value. If the bits persist, then thresholding is available (and CMCI is available). If the bits are all 0's, then no thresholding exists. To detect that CMCI signaling exists, software writes a 1 to bit 30 of the MCi_CTL2 register. Upon subsequent read, if bit 30 = 0, no CMCI is available for this bank and no corrected or UCNA errors will be reported on this bank. If bit 30 = 1, then CMCI is available and enabled.

• • •

15.6.3 UCR Error Classification

With the S and AR flag encoding in the IA32 MCi STATUS register, UCR errors can be classified as:

- Uncorrected no action required (UCNA) is a UCR error that is not signaled via a machine check exception
 and, instead, is reported to system software as a corrected machine check error. UCNA errors indicate that
 some data in the system is corrupted, but the data has not been consumed and the processor state is valid
 and you may continue execution on this processor. UCNA errors require no action from system software to
 continue execution. A UNCA error is indicated with UC=1, PCC=0, S=0 and AR=0 in the IA32_MCi_STATUS
 register.
- Software recoverable action optional (SRAO) a UCR error is signaled either via a machine check exception or CMCI. System software recovery action is optional and not required to continue execution from this machine check exception. SRAO errors indicate that some data in the system is corrupt, but the data has not been consumed and the processor state is valid. SRAO errors provide the additional error information for system software to perform a recovery action. An SRAO error when signaled as a machine check is indicated with UC=1, PCC=0, S=1, EN=1 and AR=0 in the IA32_MCi_STATUS register. In cases when SRAO is signaled via CMCI the error signature is indicated via UC=1, PCC=0, S=0. Recovery actions for SRAO errors are MCA error code specific. The MISCV and the ADDRV flags in the IA32_MCi_STATUS register are set when the additional error information is available from the IA32_MCi_MISC and the IA32_MCi_ADDR registers. System software needs to inspect the MCA error code fields in the IA32_MCi_STATUS register to identify the specific recovery action for a given SRAO error. If MISCV and ADDRV are not set, it is recommended that no system software error recovery be performed however, system software can resume execution.

• Software recoverable action required (SRAR) - a UCR error that requires system software to take a recovery action on this processor before scheduling another stream of execution on this processor. SRAR errors indicate that the error was detected and raised at the point of the consumption in the execution flow. An SRAR error is indicated with UC=1, PCC=0, S=1, EN=1 and AR=1 in the IA32_MCi_STATUS register. Recovery actions are MCA error code specific. The MISCV and the ADDRV flags in the IA32_MCi_STATUS register are set when the additional error information is available from the IA32_MCi_MISC and the IA32_MCi_ADDR registers. System software needs to inspect the MCA error code fields in the IA32_MCi_STATUS register to identify the specific recovery action for a given SRAR error. If MISCV and ADDRV are not set, it is recommended that system software shutdown the system.

Table 15-6 summarizes UCR, corrected, and uncorrected errors.

Table 15-6 MC Error Classifications

Type of Error ¹	UC	EN	PCC	S	AR	Signaling	Software Action	Example
Uncorrected Error (UC)	1	1	1	Х	х	MCE	If EN=1, reset the system, else log and OK to keep the system running.	
SRAR	1	1	0	1	1	MCE	For known MCACOD, take specific recovery action;	Cache to processor load error.
							For unknown MCACOD, must bugcheck.	
							If OVER=1, reset system, else take specific recovery action.	
SRAO	1	x ²	0	x ²	0	MCE/CMC	For known MCACOD, take specific recovery action;	Patrol scrub and explicit writeback poison errors.
							For unknown MCACOD, OK to keep the system running.	
UCNA	1	х	0	0	0	CMC	Log the error and Ok to keep the system running.	Poison detection error.
Corrected Error (CE)	0	Х	Х	Х	х	CMC	Log the error and no corrective action required.	ECC in caches and memory.

NOTES:

- 1. SRAR, SRAO and UCNA errors are supported by the processor only when IA32 MCG CAP[24] (MCG SER P) is set.
- 2. EN=1, S=1 when signaled via MCE. EN=x, S=0 when signaled via CMC.

...

15.9.3.1 Architecturally Defined SRAO Errors

The following two SRAO errors are architecturally defined.

- UCR Errors detected by memory controller scrubbing; and
- UCR Errors detected during L3 cache (L3) explicit writebacks.

The MCA error code encodings for these two architecturally-defined UCR errors corresponds to sub-classes of compound MCA error codes (see Table 15-9). Their values and compound encoding format are given in Table 15-15.

Table 15-15 MCA Compound Error Code Encoding for SRAO Errors

Туре	MCACOD Value	MCA Error Code Encoding ¹
Memory Scrubbing	COH - CFH	0000_0000_1100_CCCC
		000F 0000 1MMM CCCC (Memory Controller Error), where
		Memory subfield MMM = 100B (memory scrubbing)
		Channel subfield CCCC = channel # or generic
L3 Explicit Writeback	17AH	0000_0001_0111_1010
		000F 0001 RRRR TTLL (Cache Hierarchy Error) where
		Request subfields RRRR = 0111B (Eviction)
		Transaction Type subfields TT = 10B (Generic)
		Level subfields LL = 10B

Table 15-16 lists values of relevant bit fields of IA32 MCi STATUS for architecturally defined SRAO errors.

Table 15-16 IA32_MCi_STATUS Values for SRAO Errors

SRAO Error	Valid	OVER	UC	EN	MISCV	ADDRV	PCC	S	AR	MCACOD
Memory Scrubbing	1	0	1	x ¹	1	1	0	x ¹	0	COH-CFH
L3 Explicit Writeback	1	0	1	x ¹	1	1	0	x ¹	0	17AH

NOTES:

For both the memory scrubbing and L3 explicit writeback errors, the ADDRV and MISCV flags in the IA32_MCi_STATUS register are set to indicate that the offending physical address information is available from the IA32_MCi_MISC and the IA32_MCi_ADDR registers. For the memory scrubbing and L3 explicit writeback errors, the address mode in the IA32_MCi_MISC register should be set as physical address mode (010b) and the address LSB information in the IA32_MCi_MISC register should indicate the lowest valid address bit in the address information provided from the IA32_MCi_ADDR register.

MCE signal is broadcast to all logical processors as outlined in Section 15.10.4.1. If LMCE is supported and enabled, some errors (not limited to UCR errors) may be delivered to only a single logical processor. System software should consult IA32_MCG_STATUS.LMCE_S to determine if the MCE signaled is only to this logical processor.

IA32_MCi_STATUS banks can be shared by logical processors within a core or within the same package. So several logical processors may find an SRAO error in the shared IA32_MCi_STATUS bank but other processors do not find it in any of the IA32_MCi_STATUS banks. Table 15-17 shows the RIPV and EIPV flag indication in the IA32_MCG_STATUS register for the memory scrubbing and L3 explicit writeback errors on both the reporting and non-reporting logical processors.

Table 15-17 IA32_MCG STATUS Flag Indication for SRAO Errors

SRAO Type	Reporting Log	gical Processors	Non-reporting	Logical Processors
	RIPV	EIPV	RIPV	EIPV
Memory Scrubbing	1	0	1	0
L3 Explicit Writeback	1	0	1	0

. . .

^{1.} Note that for both of these errors the correction report filtering (F) bit (bit 12) of the MCA error must be ignored.

^{1.} When signaled as MCE, EN=1 and S=1 If error was signaled via CMC, then EN=x, and S=0.

15.10.4.2 Corrected Machine-Check Handler for Error Recovery

When writing a corrected machine check handler, which is invoked as a result of CMCI or called from an OS CMC Polling dispatcher, consider the following:

- The VAL (valid) flag in each IA32_MCi_STATUS register indicates whether the error information in the register is valid. If this flag is clear, the registers in that bank does not contain valid error information and does not need to be checked.
- The CMCI or CMC polling handler is responsible for logging and clearing corrected errors. The UC flag in each IA32_MCi_Status register indicates whether the reported error was corrected (UC=0) or not (UC=1).
- When IA32_MCG_CAP [24] is one, the CMC handler is also responsible for logging and clearing uncorrected
 no-action required (UCNA) errors. When the UC flag is one but the PCC, S, and AR flags are zero in the
 IA32_MCi_STATUS register, the reported error in this bank is an uncorrected no-action required (UCNA) error.
 In cases when SRAO error are signaled as UCNA error via CMCI, software can perform recovery for those
 errors identified in Table 15-15.
- In addition to corrected errors and UCNA errors, the CMC handler optionally logs uncorrected (UC=1 and PCC=1), software recoverable machine check errors (UC=1, PCC=0 and S=1), but should avoid clearing those errors from the MC banks. Clearing these errors may result in accidentally removing these errors before these errors are actually handled and processed by the MCE handler for attempted software error recovery.

Example 15-5 gives pseudocode for a CMCI handler with UCR support.

Example 15-5 Corrected Error Handler Pseudocode with UCR Support

```
Corrected Error HANDLER: (* Called from CMCI handler or OS CMC Polling Dispatcher*)
IF CPU supports MCA
   THEN
      FOR each bank of machine-check registers
          DO
              READ IA32 MCi STATUS;
             IF VAL flag in IA32_MCi_STATUS = 1
                 THFN
                    IF UC Flag in IA32_MCi_STATUS = 0 (* It is a corrected error *)
                        THEN
                           GOTO LOG CMC ERROR;
                        ELSE
                           IF Bit 24 in IA32_MCG_CAP = 0
                               THEN
                                  GOTO CONTINUE;
                           IF S Flag in IA32_MCi_STATUS = 0 AND AR Flag in IA32_MCi_STATUS = 0
                               THEN (* It is a uncorrected no action required error *)
                                  GOTO LOG CMC ERROR
                           IF EN Flag in IA32_MCi_STATUS = 0
                               THEN (* It is a spurious MCA error *)
                                  GOTO LOG CMC ERROR
                           FI:
                    FI:
             FI;
             GOTO CONTINUE;
          LOG CMC ERROR:
             SAVE IA32 MCi STATUS:
             If MISCV Flag in IA32 MCi STATUS
                 THEN
                    SAVE IA32_MCi_MISC;
                    SET all 0 to IA32_MCi_MISC;
             FI;
```

```
IF ADDRV Flag in IA32_MCi_STATUS
THEN
SAVE IA32_MCi_ADDR;
SET all 0 to IA32_MCi_ADDR
Fl;
SET all 0 to IA32_MCi_STATUS;
CONTINUE:
OD;
(*END FOR *)
Fl;
```

18. Updates to Chapter 16, Volume 3B

Change bars show changes to Chapter 16 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

...

16.6 INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY WITH CPUID DISPLAYFAMILY_DISPLAYMODEL SIGNATURE 06_3FH, MACHINE ERROR CODES FOR MACHINE CHECK

Intel Xeon processor E5 v3 family is based on the Haswell-E microarchitecture and can be identified with CPUID DisplayFamily_DisplaySignature 06_3FH. Incremental error codes for internal machine check error from PCU controller is reported in the register bank IA32_MC4, Table 16-20 lists model-specific fields to interpret error codes applicable to IA32_MC4_STATUS. Incremental MC error codes related to the Intel QPI links are reported in the register banks IA32_MC5, IA32_MC20, and IA32_MC21. Information listed in Table 16-21 for QPI MC error codes. Incremental error codes for the memory controller unit is reported in the register banks IA32_MC9-IA32_MC16. Table 16-22 lists model-specific error codes apply to IA32_MCi_STATUS, i = 9-16.

16.6.1 Internal Machine Check Errors

Table 16-20	Machine C	heck Error Co	des fo	г IA32	MC4	STATUS
-------------	-----------	---------------	--------	--------	-----	--------

Туре	Bit No.	Bit Function	Bit Description
MCA error codes ¹	15:0	MCACOD	
MCACOD ²	15:0	internal Errors	0402h - PCU internal Errors
			0403h - PCU internal Errors
			0406h - Intel TXT Errors
			0407h - Other UBOX internal Errors.
			On an IERR caused by a core 3-strike the IA32_MC3_STATUS (MLC) is copied to the IA32_MC4_STATUS (After a 3-strike, the core MCA banks will be unavailable).
Model specific errors	19:16 Reserved except for		0000b - No Error
		the following	00xxb - PCU internal error

Туре	Bit No.	Bit Function	Bit Description
	23-20	Reserved	Reserved
	31-24	Reserved except for	00h - No Error
		the following	09h - MC_MESSAGE_CHANNEL_TIMEOUT
			13h - MC_DMI_TRAINING_TIMEOUT
			15h - MC_DMI_CPU_RESET_ACK_TIMEOUT
			16h - MC_VR_ICC_MAX_LT_FUSED_ICC_MAX
			25h - MC_SVID_COMMAND_TIMEOUT
			29h - MC_VR_VOUT_MAC_LT_FUSED_SVID
			2Bh - MC_PKGC_WATCHDOG_HANG_CBZ_DOWN
			2Ch - MC_PKGC_WATCHDOG_HANG_CBZ_UP
			44h - MC_CRITICAL_VR_FAILED
			46h - MC_VID_RAMP_DOWN_FAILED
			49h - MC_SVID_WRITE_REG_VOUT_MAX_FAILED
			4Bh - MC_BOOT_VID_TIMEOUT. Timeout setting boot VID for DRAM 0.
			4Fh - MC_SVID_COMMAND_ERROR.
			52h - MC_FIVR_CATAS_OVERVOL_FAULT.
			53h - MC_FIVR_CATAS_OVERCUR_FAULT.
			57h - MC_SVID_PKGC_REQUEST_FAILED
			58h - MC_SVID_IMON_REQUEST_FAILED
			59h - MC_SVID_ALERT_REQUEST_FAILED
			62h - MC_INVALID_PKGS_RSP_QPI
			64h - MC_INVALID_PKG_STATE_CONFIG
			67h - MC_HA_IMC_RW_BLOCK_ACK_TIMEOUT
			6Ah - MC_MSGCH_PMREQ_CMP_TIMEOUT
			72h - MC_WATCHDG_TIMEOUT_PKGS_MASTER
			81h - MC_RECOVERABLE_DIE_THERMAL_TOO_HOT
	56-32	Reserved	Reserved
Status register validity indicators ¹	57-63		

- 1. These fields are architecturally defined. Refer to Chapter 15, "Machine-Check Architecture," for more information.
- 2. The internal error codes may be model-specific.

. . .

16.7 INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY WITH CPUID DISPLAYFAMILY_DISPLAYMODEL SIGNATURE 06_56H, MACHINE ERROR CODES FOR MACHINE CHECK

Intel Xeon processor D family is based on the Broadwell microarchitecture and can be identified with CPUID DisplayFamily_DisplaySignature 06_56H. Incremental error codes for internal machine check error from PCU controller is reported in the register bank IA32_MC4, Table 16-24 lists model-specific fields to interpret error

codes applicable to IA32_MC4_STATUS. Incremental error codes for the memory controller unit is reported in the register banks IA32_MC9-IA32_MC10. Table 16-18 lists model-specific error codes apply to IA32_MCi_STATUS, i = 9-10.

16.7.1 Internal Machine Check Errors

Table 16-24 Machine Check Error Codes for IA32_MC4_STATUS

Туре	Bit No.	Bit Function	Bit Description
MCA error codes ¹	15:0	MCACOD	
MCACOD ²	15:0	internal Errors	0402h - PCU internal Errors
			0403h - internal Errors
			0406h - Intel TXT Errors
			0407h - Other UBOX internal Errors.
			On an IERR caused by a core 3-strike the IA32_MC3_STATUS (MLC) is copied to the IA32_MC4_STATUS (After a 3-strike, the core MCA banks will be unavailable).
Model specific errors	19:16	Reserved except for	0000b - No Error
		the following	00x1b - PCU internal error
			001xb - PCU internal error
	23-20	Reserved except for the following	x1xxb - UBOX error
	31-24	Reserved except for	00h - No Error
		the following	09h - MC_MESSAGE_CHANNEL_TIMEOUT
			13h - MC_DMI_TRAINING_TIMEOUT
			15h - MC_DMI_CPU_RESET_ACK_TIMEOUT
			1Eh - MC_VR_ICC_MAX_LT_FUSED_ICC_MAX
			25h - MC_SVID_COMMAND_TIMEOUT
			26h - MCA_PKGC_DIRECT_WAKE_RING_TIMEOUT
			29h - MC_VR_VOUT_MAC_LT_FUSED_SVID
			2Bh - MC_PKGC_WATCHDOG_HANG_CBZ_DOWN
			2Ch - MC_PKGC_WATCHDOG_HANG_CBZ_UP
			44h - MC_CRITICAL_VR_FAILED
			46h - MC_VID_RAMP_DOWN_FAILED
			49h - MC_SVID_WRITE_REG_VOUT_MAX_FAILED

Туре	Bit No.	Bit Function	Bit Description
			4Bh - MC_PP1_BOOT_VID_TIMEOUT. Timeout setting boot VID for DRAM 0.
			4Fh - MC_SVID_COMMAND_ERROR.
			52h - MC_FIVR_CATAS_OVERVOL_FAULT.
			53h - MC_FIVR_CATAS_OVERCUR_FAULT.
			57h - MC_SVID_PKGC_REQUEST_FAILED
			58h - MC_SVID_IMON_REQUEST_FAILED
			59h - MC_SVID_ALERT_REQUEST_FAILED
			62h - MC_INVALID_PKGS_RSP_QPI
			64h - MC_INVALID_PKG_STATE_CONFIG
			67h - MC_HA_IMC_RW_BLOCK_ACK_TIMEOUT
			6Ah - MC_MSGCH_PMREQ_CMP_TIMEOUT
			72h - MC_WATCHDG_TIMEOUT_PKGS_MASTER
			81h - MC_RECOVERABLE_DIE_THERMAL_TOO_HOT
	56-32	Reserved	Reserved
Status register validity indicators ¹	57-63		

- 1. These fields are architecturally defined. Refer to Chapter 15, "Machine-Check Architecture," for more information.
- 2. The internal error codes may be model-specific.

16.7.2 Integrated Memory Controller Machine Check Errors

MC error codes associated with integrated memory controllers are reported in the MSRs IA32_MC9_STATUS-IA32_MC10_STATUS. The supported error codes follow the architectural MCACOD definition type 1MMMCCCC (see Chapter 15, "Machine-Check Architecture,").

MSR_ERROR_CONTROL.[bit 1] can enable additional information logging of the IMC. The additional error information logged by the IMC is stored in IA32_MCi_STATUS and IA32_MCi_MISC; (i = 9-10).

Table 16-25 Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9-10)

Туре	Bit No.	Bit Function	Bit Description
MCA error codes ¹	0-15	MCACOD	Memory Controller error format: 0000 0000 1MMM CCCC
Model specific	31:16	Reserved except for	0001H - DDR3 address parity error
errors		the following	0002H - Uncorrected HA write data error
			0004H - Uncorrected HA data byte enable error
			0008H - Corrected patrol scrub error
			0010H - Uncorrected patrol scrub error
			0100H - iMC, write data buffer parity errors
			0200H - DDR4 command address parity error
	36-32	Other info	Reserved

Туре	Bit No.	Bit Function	Bit Description
	37	Reserved	Reserved
	56-38		See Chapter 15, "Machine-Check Architecture,"
Status register validity indicators ¹	57-63		

16.8 INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY WITH CPUID DISPLAYFAMILY_DISPLAYMODEL SIGNATURE 06_4FH, MACHINE ERROR CODES FOR MACHINE CHECK

Next Generation Intel Xeon processor E5 family is based on the Broadwell microarchitecture and can be identified with CPUID DisplayFamily_DisplaySignature 06_4FH. Incremental error codes for internal machine check error from PCU controller is reported in the register bank IA32_MC4, Table 16-20 in Section 16.6.1 ists model-specific fields to interpret error codes applicable to IA32 MC4 STATUS.

Incremental MC error codes related to the Intel QPI links are reported in the register banks IA32_MC5, IA32_MC20, and IA32_MC21. Information listed in Table 16-21 of Section 16.6.1 covers QPI MC error codes.

16.8.1 Integrated Memory Controller Machine Check Errors

MC error codes associated with integrated memory controllers are reported in the MSRs IA32_MC9_STATUS-IA32_MC16_STATUS. The supported error codes follow the architectural MCACOD definition type 1MMMCCCC (see Chapter 15, "Machine-Check Architecture,").

Table 16-26 lists model-specific error codes apply to IA32_MCi_STATUS, i = 9-16.

Table 16-26 Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9-16)

Туре	Bit No.	Bit Function	Bit Description	
MCA error codes ¹	0-15	MCACOD	Memory Controller error format: 0000 0000 1MMM CCCC	
Model specific errors	31:16	Reserved except for the following	0001H - DDR3 address parity error 0002H - Uncorrected HA write data error 0004H - Uncorrected HA data byte enable error 0008H - Corrected patrol scrub error 0010H - Uncorrected patrol scrub error 0020H - Corrected spare error 0040H - Uncorrected spare error 0040H - Uncorrected spare error 0100H - iMC, write data buffer parity errors 0200H - DDR4 command address parity error	
			Reserved	

^{1.} These fields are architecturally defined. Refer to Chapter 15, "Machine-Check Architecture," for more information.

Туре	Bit No.	Bit Function	Bit Description
	37	Reserved	Reserved
	56-38		See Chapter 15, "Machine-Check Architecture,"
Status register validity indicators ¹	57-63		

16.9 INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY OFH MACHINE ERROR CODES FOR MACHINE CHECK

Table 16-27 provides information for interpreting additional family 0FH model-specific fields for external bus errors. These errors are reported in the IA32_MCi_STATUS MSRs. They are reported architecturally as compound errors with a general form of *0000 1PPT RRRR IILL* in the MCA error code field. See Chapter 15 for information on the interpretation of compound error codes.

Table 16-27 Incremental Decoding Information: Processor Family OFH Machine Error Codes For Machine Check

Туре	Bit No.	Bit Function	Bit Description
MCA error codes ¹	0-15		
Model-specific error codes	16	FSB address parity	Address parity error detected: 1 = Address parity error detected 0 = No address parity error
	17	Response hard fail	Hardware failure detected on response
	18	Response parity	Parity error detected on response
	19	PIC and FSB data parity	Data Parity detected on either PIC or FSB access
	20	Processor Signature = 00000F04H: Invalid PIC request	Processor Signature = 00000F04H. Indicates error due to an invalid PIC request access was made to PIC space with WB memory): 1 = Invalid PIC request error 0 = No Invalid PIC request error Reserved
		All other processors:	
	21	Pad state machine	The state machine that tracks P and N data-strobe relative timing has become unsynchronized or a glitch has been detected.
	22	Pad strobe glitch	Data strobe glitch
	23	Pad address glitch	Address strobe glitch
Other Information	24-56	Reserved	Reserved
Status register validity indicators ¹	57-63		

^{1.} These fields are architecturally defined. Refer to Chapter 15, "Machine-Check Architecture," for more information.

1. These fields are architecturally defined. Refer to Chapter 15, "Machine-Check Architecture," for more information.

...

19. Updates to Chapter 17, Volume 3B

Change bars show changes to Chapter 17 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

• • •

17.2.3 Debug Status Register (DR6)

The debug status register (DR6) reports debug conditions that were sampled at the time the last debug exception was generated (see Figure 17-1). Updates to this register only occur when an exception is generated. The flags in this register show the following information:

- BO through B3 (breakpoint condition detected) flags (bits 0 through 3) Indicates (when set) that its associated breakpoint condition was met when a debug exception was generated. These flags are set if the condition described for each breakpoint by the LENn, and R/Wn flags in debug control register DR7 is true. They may or may not be set if the breakpoint is not enabled by the Ln or the Gn flags in register DR7. Therefore on a #DB, a debug handler should check only those B0-B3 bits which correspond to an enabled breakpoint.
- BD (debug register access detected) flag (bit 13) Indicates that the next instruction in the instruction stream accesses one of the debug registers (DR0 through DR7). This flag is enabled when the GD (general detect) flag in debug control register DR7 is set. See Section 17.2.4, "Debug Control Register (DR7)," for further explanation of the purpose of this flag.
- **BS** (single step) flag (bit 14) Indicates (when set) that the debug exception was triggered by the single-step execution mode (enabled with the TF flag in the EFLAGS register). The single-step mode is the highest-priority debug exception. When the BS flag is set, any of the other debug status bits also may be set.
- BT (task switch) flag (bit 15) Indicates (when set) that the debug exception resulted from a task switch where the T flag (debug trap flag) in the TSS of the target task was set. See Section 7.2.1, "Task-State Segment (TSS)," for the format of a TSS. There is no flag in debug control register DR7 to enable or disable this exception; the T flag of the TSS is the only enabling flag.
- RTM (restricted transactional memory) flag (bit 16) Indicates (when clear) that a debug exception (#DB) or breakpoint exception (#BP) occurred inside an RTM region while advanced debugging of RTM transactional regions was enabled (see Section 17.3.3). This bit is set for any other debug exception (including all those that occur when advanced debugging of RTM transactional regions is not enabled). This bit is always 1 if the processor does not support RTM.

Certain debug exceptions may clear bits 0-3. The remaining contents of the DR6 register are never cleared by the processor. To avoid confusion in identifying debug exceptions, debug handlers should clear the register (except bit 16, which they should set) before returning to the interrupted task.

17.2.4 Debug Control Register (DR7)

The debug control register (DR7) enables or disables breakpoints and sets breakpoint conditions (see Figure 17-1). The flags and fields in this register control the following things:

• L0 through L3 (local breakpoint enable) flags (bits 0, 2, 4, and 6) — Enables (when set) the breakpoint condition for the associated breakpoint for the current task. When a breakpoint condition is detected and its

associated Ln flag is set, a debug exception is generated. The processor automatically clears these flags on every task switch to avoid unwanted breakpoint conditions in the new task.

- **GO through G3 (global breakpoint enable) flags (bits 1**, **3**, **5**, **and 7)** Enables (when set) the breakpoint condition for the associated breakpoint for all tasks. When a breakpoint condition is detected and its associated Gn flag is set, a debug exception is generated. The processor does not clear these flags on a task switch, allowing a breakpoint to be enabled for all tasks.
- LE and GE (local and global exact breakpoint enable) flags (bits 8, 9) This feature is not supported in the P6 family processors, later IA-32 processors, and Intel 64 processors. When set, these flags cause the processor to detect the exact instruction that caused a data breakpoint condition. For backward and forward compatibility with other Intel processors, we recommend that the LE and GE flags be set to 1 if exact breakpoints are required.
- RTM (restricted transactional memory) flag (bit 11) Enables (when set) advanced debugging of RTM transactional regions (see Section 17.3.3). This advanced debugging is enabled only if IA32_DEBUGCTL.RTM is also set.
- **GD** (general detect enable) flag (bit 13) Enables (when set) debug-register protection, which causes a debug exception to be generated prior to any MOV instruction that accesses a debug register. When such a condition is detected, the BD flag in debug status register DR6 is set prior to generating the exception. This condition is provided to support in-circuit emulators.

When the emulator needs to access the debug registers, emulator software can set the GD flag to prevent interference from the program currently executing on the processor.

The processor clears the GD flag upon entering to the debug exception handler, to allow the handler access to the debug registers.

- R/W0 through R/W3 (read/write) fields (bits 16, 17, 20, 21, 24, 25, 28, and 29) Specifies the breakpoint condition for the corresponding breakpoint. The DE (debug extensions) flag in control register CR4 determines how the bits in the R/Wn fields are interpreted. When the DE flag is set, the processor interprets bits as follows:
 - 00 Break on instruction execution only.
 - 01 Break on data writes only.
 - 10 Break on I/O reads or writes.
 - 11 Break on data reads or writes but not instruction fetches.

When the DE flag is clear, the processor interprets the R/Wn bits the same as for the Intel386TM and Intel486TM processors, which is as follows:

- 00 Break on instruction execution only.
- 01 Break on data writes only.
- 10 Undefined.
- 11- Break on data reads or writes but not instruction fetches.
- LENO through LEN3 (Length) fields (bits 18, 19, 22, 23, 26, 27, 30, and 31) Specify the size of the memory location at the address specified in the corresponding breakpoint address register (DR0 through DR3). These fields are interpreted as follows:
 - 00 1-byte length.
 - 01 2-byte length.
 - 10 Undefined (or 8 byte length, see note below).
 - 11 4-byte length.

If the corresponding RWn field in register DR7 is 00 (instruction execution), then the LENn field should also be 00. The effect of using other lengths is undefined. See Section 17.2.5, "Breakpoint Field Recognition," below.

For Pentium $^{@}$ 4 and Intel $^{@}$ Xeon $^{@}$ processors with a CPUID signature corresponding to family 15 (model 3, 4, and 6), break point conditions permit specifying 8-byte length on data read/write with an of encoding 10B in the LENn field.

Encoding 10B is also supported in processors based on Intel Core microarchitecture or enhanced Intel Core microarchitecture, the respective CPUID signatures corresponding to family 6, model 15, and family 6, DisplayModel value 23 (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-M" in the *Intel*[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A). The Encoding 10B is supported in processors based on Intel[®] Atom™ microarchitecture, with CPUID signature of family 6, DisplayModel value 1CH. The encoding 10B is undefined for other processors.

. . .

17.4.4 Branch Trace Messages

Setting the TR flag (bit 6) in the IA32_DEBUGCTL MSR enables branch trace messages (BTMs). Thereafter, when the processor detects a branch, exception, or interrupt, it sends a branch record out on the system bus as a BTM. A debugging device that is monitoring the system bus can read these messages and synchronize operations with taken branch, interrupt, and exception events.

When interrupts or exceptions occur in conjunction with a taken branch, additional BTMs are sent out on the bus, as described in Section 17.4.2, "Monitoring Branches, Exceptions, and Interrupts."

For P6 processor family, Pentium M processor family, processors based on Intel Core microarchitecture, TR and LBR bits can not be set at the same time due to hardware limitation. The content of LBR stack is undefined when TR is set.

For processors with Intel NetBurst microarchitecture, Intel Atom processors, and Intel Core and related Intel Xeon processors both starting with the Nehalem microarchitecture, the processor can collect branch records in the LBR stack and at the same time send/store BTMs when both the TR and LBR flags are set in the IA32_DEBUGCTL MSR (or the equivalent MSR_DEBUGCTLA, MSR_DEBUGCTLB).

The following exception applies:

• BTM may not be observable on Intel Atom processor families that do not provide an externally visible system bus (i.e., processors based on the Silvermont microarchitecture or later).

. . .

17.4.9.1 64 Bit Format of the DS Save Area

When DTES64 = 1 (CPUID.1.ECX[2] = 1), the structure of the DS save area is shown in Figure 17-8.

When DTES64 = 0 (CPUID.1.ECX[2] = 0) and IA-32e mode is active, the structure of the DS save area is shown in Figure 17-8. If IA-32e mode is not active the structure of the DS save area is as shown in Figure 17-6.




Figure 17-8 IA-32e Mode DS Save Area

The IA32_DS_AREA MSR holds the 64-bit linear address of the first byte of the DS buffer management area. The structure of a branch trace record is similar to that shown in Figure 17-6, but each field is 8 bytes in length. This makes each BTS record 24 bytes (see Figure 17-9). The structure of a PEBS record is similar to that shown in Figure 17-7, but each field is 8 bytes in length and architectural states include register R8 through R15. This makes the size of a PEBS record in 64-bit mode 144 bytes (see Figure 17-10).




Figure 17-9 64-bit Branch Trace Record Format




Figure 17-10 64-bit PEBS Record Format

Fields in the buffer management area of a DS save area are described in Section 17.4.9.

The format of a branch trace record and a PEBS record are the same as the 64-bit record formats shown in Figure 17-9 and Figure 17-10, with the exception that the branch predicted bit is not supported by Intel Core microarchitecture or Intel Atom microarchitecture. The 64-bit record formats for BTS and PEBS apply to DS save area for all operating modes.

The procedures used to program IA32_DEBUGCTL MSR to set up a BTS buffer or a CPL-qualified BTS are described in Section 17.4.9.3 and Section 17.4.9.4.

Required elements for writing a DS interrupt service routine are largely the same on processors that support using DS Save area for BTS or PEBS records. However, on processors based on Intel NetBurst[®] microarchitecture, re-enabling counting requires writing to CCCRs. But a DS interrupt service routine on processors supporting architectural performance monitoring should:

- Re-enable the enable bits in IA32_PERF_GLOBAL_CTRL MSR if it is servicing an overflow PMI due to PEBS.
- Clear overflow indications by writing to IA32_PERF_GLOBAL_OVF_CTRL when a counting configuration is changed. This includes bit 62 (ClrOvfBuffer) and the overflow indication of counters used in either PEBS or general-purpose counting (specifically: bits 0 or 1; see Figures 18-3).

17.5 LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (INTEL® CORE™ 2 DUO AND INTEL® ATOM™ PROCESSORS)

The Intel Core 2 Duo processor family and Intel Xeon processors based on Intel Core microarchitecture or enhanced Intel Core microarchitecture provide last branch interrupt and exception recording. The facilities

described in this section also apply to 45 nm and 32 nm Intel Atom processors. These capabilities are similar to those found in Pentium 4 processors, including support for the following facilities:

- **Debug Trace and Branch Recording Control** The IA32_DEBUGCTL MSR provide bit fields for software to configure mechanisms related to debug trace, branch recording, branch trace store, and performance counter operations. See Section 17.4.1 for a description of the flags. See Figure 17-3 for the MSR layout.
- Last branch record (LBR) stack There are a collection of MSR pairs that store the source and destination addresses related to recently executed branches. See Section 17.5.1.
- Monitoring and single-stepping of branches, exceptions, and interrupts
 - See Section 17.4.2 and Section 17.4.3. In addition, the ability to freeze the LBR stack on a PMI request is available.
 - 45 nm and 32 nm Intel Atom processors clear the TR flag when the FREEZE LBRS ON PMI flag is set.
- Branch trace messages See Section 17.4.4.
- Last exception records See Section 17.10.3.
- Branch trace store and CPL-qualified BTS See Section 17.4.5.
- FREEZE_LBRS_ON_PMI flag (bit 11) see Section 17.4.7 for legacy Freeze_LBRs_On_PMI operation.
- FREEZE_PERFMON_ON_PMI flag (bit 12) see Section 17.4.7 for legacy Freeze_Perfmon_On_PMI operation.
- FREEZE_WHILE_SMM_EN (bit 14) FREEZE_WHILE_SMM_EN is supported if IA32 PERF CAPABILITIES.FREEZE WHILE SMM[Bit 12] is reporting 1. See Section 17.4.1.

17.5.1 LBR Stack

The last branch record stack and top-of-stack (TOS) pointer MSRs are supported across Intel Core 2, Intel Xeon and Intel Atom processor families.

Four pairs of MSRs are supported in the LBR stack for Intel Core 2 and Intel Xeon processor families:

- · Last Branch Record (LBR) Stack
 - MSR_LASTBRANCH_0_FROM_IP (address 40H) through MSR_LASTBRANCH_3_FROM_IP (address 43H) store source addresses
 - MSR_LASTBRANCH_0_TO_IP (address 60H) through MSR_LASTBRANCH_3_TO_IP (address 63H) store destination addresses
- Last Branch Record Top-of-Stack (TOS) Pointer The lowest significant 2 bits of the TOS Pointer MSR (MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the most recent branch, interrupt, or exception recorded.

Eight pairs of MSRs are supported in the LBR stack for Intel Atom processors:

- · Last Branch Record (LBR) Stack
 - MSR_LASTBRANCH_0_FROM_IP (address 40H) through MSR_LASTBRANCH_7_FROM_IP (address 47H) store source addresses
 - MSR_LASTBRANCH_0_TO_IP (address 60H) through MSR_LASTBRANCH_7_TO_IP (address 67H) store destination addresses
- Last Branch Record Top-of-Stack (TOS) Pointer The lowest significant 3 bits of the TOS Pointer MSR (MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the most recent branch, interrupt, or exception recorded.

For compatibility, the MSR_LER_TO_LIP and the MSR_LER_FROM_LIP MSRs) duplicate functions of the LastExceptionToIP and LastExceptionFromIP MSRs found in P6 family processors.

...

20. Updates to Chapter 18, Volume 3B

Change bars show changes to Chapter 18 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

...

18.1 PERFORMANCE MONITORING OVERVIEW

Performance monitoring was introduced in the Pentium processor with a set of model-specific performance-monitoring counter MSRs. These counters permit selection of processor performance parameters to be monitored and measured. The information obtained from these counters can be used for tuning system and compiler performance.

In Intel P6 family of processors, the performance monitoring mechanism was enhanced to permit a wider selection of events to be monitored and to allow greater control events to be monitored. Next, Pentium 4 and Intel Xeon processors introduced a new performance monitoring mechanism and new set of performance events.

The performance monitoring mechanisms and performance events defined for the Pentium, P6 family, Pentium 4, and Intel Xeon processors are not architectural. They are all model specific (not compatible among processor families). Intel Core Solo and Intel Core Duo processors support a set of architectural performance events and a set of non-architectural performance events. Newer Intel processor generations support enhanced architectural performance events and non-architectural performance events.

Starting with Intel Core Solo and Intel Core Duo processors, there are two classes of performance monitoring capabilities. The first class supports events for monitoring performance using counting or sampling usage. These events are non-architectural and vary from one processor model to another. They are similar to those available in Pentium M processors. These non-architectural performance monitoring events are specific to the microarchitecture and may change with enhancements. They are discussed in Section 18.3, "Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors)." Non-architectural events for a given microarchitecture can not be enumerated using CPUID; and they are listed in Chapter 19, "Performance-Monitoring Events."

The second class of performance monitoring capabilities is referred to as architectural performance monitoring. This class supports the same counting and sampling usages, with a smaller set of available events. The visible behavior of architectural performance events is consistent across processor implementations. Availability of architectural performance monitoring capabilities is enumerated using the CPUID.0AH. These events are discussed in Section 18.2.

See also:

- Section 18.2, "Architectural Performance Monitoring"
- Section 18.3, "Performance Monitoring (Intel® Core™ Solo and Intel® Core™ Duo Processors)"
- Section 18.4, "Performance Monitoring (Processors Based on Intel[®] Core[™] Microarchitecture)"
- Section 18.5, "Performance Monitoring (45nm and 32 nm Intel[®] Atom[™] Processors)"
- Section 18.6, "Performance Monitoring for Silvermont Microarchitecture"
- Section 18.7, "Performance Monitoring for Processors Based on Intel[®] Microarchitecture Code Name Nehalem"
- Section 18.7.4, "Performance Monitoring for Processors Based on Intel[®] Microarchitecture Code Name Westmere"

- Section 18.8, "Performance Monitoring for Processors Based on Intel[®] Microarchitecture Code Name Sandy Bridge"
- Section 18.8.8, "Intel[®] Xeon[®] Processor E5 Family Uncore Performance Monitoring Facility"
- Section 18.9, "3rd Generation Intel[®] Core[™] Processor Performance Monitoring Facility"
- Section 18.10, "4th Generation Intel[®] Core[™] Processor Performance Monitoring Facility"
- Section 18.11, "Intel[®] Core[™] M Processor Performance Monitoring Facility"
- Section 18.12, "Sixth Generation Intel[®] Core[™] Processor Performance Monitoring Facility"
- Section 18.13, "Performance Monitoring (Processors Based on Intel NetBurst[®] Microarchitecture)"
- Section 18.14, "Performance Monitoring and Intel Hyper-Threading Technology in Processors Based on Intel NetBurst[®] Microarchitecture"
- Section 18.17, "Performance Monitoring and Dual-Core Technology"
- Section 18.18, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache"
- Section 18.20, "Performance Monitoring (P6 Family Processor)"
- Section 18.21, "Performance Monitoring (Pentium Processors)"

18.2 ARCHITECTURAL PERFORMANCE MONITORING

Performance monitoring events are architectural when they behave consistently across microarchitectures. Intel Core Solo and Intel Core Duo processors introduced architectural performance monitoring. The feature provides a mechanism for software to enumerate performance events and provides configuration and counting facilities for events.

Architectural performance monitoring does allow for enhancement across processor implementations. The CPUID.0AH leaf provides version ID for each enhancement. Intel Core Solo and Intel Core Duo processors support base level functionality identified by version ID of 1. Processors based on Intel Core microarchitecture support, at a minimum, the base level functionality of architectural performance monitoring. Intel Core 2 Duo processor T 7700 and newer processors based on Intel Core microarchitecture support both the base level functionality and enhanced architectural performance monitoring identified by version ID of 2.

45 nm and 32 nm Intel Atom processors and Intel Atom processors based on the Silvermont microarchitecture support the functionality provided by versionID 1, 2, and 3; CPUID.0AH:EAX[7:0] reports versionID = 3 to indicate the aggregate of architectural performance monitoring capabilities. Intel Atom processors based on the Airmont microarchitecture support the same performance monitoring capabilities as those based on the Silvermont microarchitecture.

Intel Core processors and related Intel Xeon processor families based on the Nehalem through Broadwell microarchitectures support version ID 1, 2, and 3. Processors based on the Skylake microarchitecture support versionID 1, 2, 3, and 4; CPUID.0Ah:EAX.[7:0] reports versionID = 4 to indicate the aggregate of capabilities.

. . .

18.2.3 Architectural Performance Monitoring Version 3

Processors supporting architectural performance monitoring version 3 also supports version 1 and 2, as well as capability enumerated by CPUID leaf 0AH. Specifically, version 3 provides the following enhancement in performance monitoring facilities if a processor core comprising of more than one logical processor, i.e. a processor core supporting Intel Hyper-Threading Technology or simultaneous multi-threading capability:

• Anythread counting for processor core supporting two or more logical processors. The interface that supports AnyThread counting include:

 Each IA32_PERFEVTSELx MSR (starting at MSR address 186H) support the bit field layout defined in Figure 18-6.




Figure 18-6 Layout of IA32 PERFEVTSELx MSRs Supporting Architectural Performance Monitoring Version 3

Bit 21 (AnyThread) of IA32_PERFEVTSELx is supported in architectural performance monitoring version 3 for processor core comprising of two or more logical processors. When set to 1, it enables counting the associated event conditions (including matching the thread's CPL with the OS/USR setting of IA32_PERFEVTSELx) occurring across all logical processors sharing a processor core. When bit 21 is 0, the counter only increments the associated event conditions (including matching the thread's CPL with the OS/USR setting of IA32_PERFEVTSELx) occurring in the logical processor which programmed the IA32_PERFEVTSELx MSR.

 Each fixed-function performance counter IA32_FIXED_CTRx (starting at MSR address 309H) is configured by a 4-bit control block in the IA32_PERF_FIXED_CTR_CTRL MSR. The control block also allow threadspecificity configuration using an AnyThread bit. The layout of IA32_PERF_FIXED_CTR_CTRL MSR is shown.




Figure 18-7 IA32_FIXED_CTR_CTRL MSR Supporting Architectural Performance Monitoring Version 3

Each control block for a fixed-function performance counter provides a **AnyThread** (bit position 2 + 4*N, N= 0, 1, etc.) bit. When set to 1, it enables counting the associated event conditions (including matching the thread's CPL with the ENABLE setting of the corresponding control block of IA32_PERF_FIXED_CTR_CTRL) occurring across all logical processors sharing a processor core. When an **AnyThread** bit is 0 in IA32_PERF_FIXED_CTR_CTRL, the corresponding fixed counter only increments the associated event conditions occurring in the logical processor which programmed the IA32_PERF_FIXED_CTR_CTRL MSR.

• The IA32_PERF_GLOBAL_CTRL, IA32_PERF_GLOBAL_STATUS, IA32_PERF_GLOBAL_OVF_CTRL MSRs provide single-bit controls/status for each general-purpose and fixed-function performance counter. Figure 18-8 and Figure 18-9 show the layout of these MSRs for N general-purpose performance counters (where N is reported by CPUID.0AH:EAX[15:8]) and three fixed-function counters.

Note: The number of general-purpose performance monitoring counters (i.e. N in Figure 18-9) can vary across processor generations within a processor family, across processor families, or could be different depending on the configuration chosen at boot time in the BIOS regarding Intel Hyper Threading Technology, (e.g. N=2 for 45 nm Intel Atom processors; N=4 for processors based on the Nehalem microarchitecture; for processors based on the Sandy Bridge microarchitecture, N=4 if Intel Hyper Threading Technology is active and N=8 if not active).




Figure 18-8 Layout of Global Performance Monitoring Control MSR




Figure 18-9 Global Performance Monitoring Overflow Status and Control MSRs

. . .

18.5 PERFORMANCE MONITORING (45 NM AND 32 NM INTEL® ATOM™ PROCESSORS)

45 nm and 32 nm Intel Atom processors report architectural performance monitoring versionID = 3 (supporting the aggregate capabilities of versionID 1, 2, and 3; see Section 18.2.3) and a host of non-architectural monitoring capabilities. These 45 nm and 32 nm Intel Atom processors provide two general-purpose performance counters (IA32_PMC0, IA32_PMC1) and three fixed-function performance counters (IA32_FIXED_CTR0, IA32_FIXED_CTR1, IA32_FIXED_CTR2).

Non-architectural performance monitoring in Intel Atom processor family uses the IA32_PERFEVTSELx MSR to configure a set of non-architecture performance monitoring events to be counted by the corresponding general-purpose performance counter. The list of non-architectural performance monitoring events is listed in Table 19-25.

Architectural and non-architectural performance monitoring events in 45 nm and 32 nm Intel Atom processors support thread qualification using bit 21 (AnyThread) of IA32_PERFEVTSELx MSR, i.e. if IA32_PERFEVTSELx.AnyThread =1, event counts include monitored conditions due to either logical processors in the same processor core.

The bit fields within each IA32_PERFEVTSELx MSR are defined in Figure 18-6 and described in Section 18.2.1.1 and Section 18.2.3.

Valid event mask (Umask) bits are listed in Chapter 19. The UMASK field may contain sub-fields that provide the same qualifying actions like those listed in Table 18-2, Table 18-3, Table 18-4, and Table 18-5. One or more of these sub-fields may apply to specific events on an event-by-event basis. Details are listed in Table 19-25 in Chapter 19, "Performance-Monitoring Events." Precise Event Based Monitoring is supported using IA32_PMC0 (see also Section 17.4.9, "BTS and DS Save Area").

18.6 PERFORMANCE MONITORING FOR SILVERMONT MICROARCHITECTURE

Intel processors based on the Silvermont microarchitecture report architectural performance monitoring versionID = 3 (see Section 18.2.3) and a host of non-architectural monitoring capabilities. Intel processors based on the Silvermont microarchitecture provide two general-purpose performance counters (IA32_PMC0, IA32_PMC1) and three fixed-function performance counters (IA32_FIXED_CTR0, IA32_FIXED_CTR1, IA32_FIXED_CTR2). Intel Atom processors based on the Airmont microarchitecture support the same performance monitoring capabilities as those based on the Silvermont microarchitecture.

Non-architectural performance monitoring in the Silvermont microarchitecture uses the IA32_PERFEVTSELx MSR to configure a set of non-architecture performance monitoring events to be counted by the corresponding general-purpose performance counter. The list of non-architectural performance monitoring events is listed in Table 19-24.

The bit fields (except bit 21) within each IA32_PERFEVTSELx MSR are defined in Figure 18-6 and described in Section 18.2.1.1 and Section 18.2.3. Architectural and non-architectural performance monitoring events in the Silvermont microarchitecture ignore the AnyThread qualification regardless of its setting in IA32_PERFEVTSELx MSR.

. . .

18.6.1.1 Precise Event Based Sampling (PEBS)

Processors based on the Silvermont microarchitecture supports precise event based sampling (PEBS). PEBS is supported using IA32_PMC0 (see also Section 17.4.9, "BTS and DS Save Area").

PEBS uses a debug store mechanism to store a set of architectural state information for the processor. The information provides architectural state of the instruction executed after the instruction that caused the event (See Section 18.4.4).

The list of PEBS events supported in the Silvermont microarchitecture is shown in Table 18-12.

Table 18-12 PEBS Performance Events for the Silvermont Microarchitecture

Event Name	Event Select	Sub-event	UMask
BR_INST_RETIRED	C4H	ALL_BRANCHES	00H
		JCC	7EH
		TAKEN_JCC	FEH
		CALL	F9H
		REL_CALL	FDH
		IND_CALL	FBH
		NON_RETURN_IND	EBH
		FAR_BRANCH	BFH
		RETURN	F7H

Table 18-12 PEBS Performance Events for the Silvermont Microarchitecture (Contd.)

Event Name	Event Select	Sub-event	UMask
BR_MISP_RETIRED	C5H	ALL_BRANCHES	00H
		JCC	7EH
		TAKEN_JCC	FEH
		IND_CALL	FBH
		NON_RETURN_IND	EBH
		RETURN	F7H
MEM_UOPS_RETIRED	04H	L2_HIT_LOADS	02H
		L2_MISS_LOADS	04H
		DLTB_MISS_LOADS	08H
		HITM	20H
REHABQ	03H	LD_BLOCK_ST_FORWARD	01H
		LD_SPLITS	08H

PEBS Record Format The PEBS record format supported by processors based on the Intel Silvermont microarchitecture is shown in Table 18-13, and each field in the PEBS record is 64 bits long.

Table 18-13 PEBS Record Format for the Silvermont Microarchitecture

Byte Offset	Field	Byte Offset	Field
00H	R/EFLAGS	60H	R10
08H	R/EIP	68H	R11
10H	R/EAX	70H	R12
18H	R/EBX	78H	R13
20H	R/ECX	80H	R14
28H	R/EDX	88H	R15
30H	R/ESI	90H	IA32_PERF_GLOBAL_STATUS
38H	R/EDI	98H	Reserved
40H	R/EBP	АОН	Reserved
48H	R/ESP	A8H	Reserved
50H	R8	80H	EventingRIP
58H	R9	B8H	Reserved

• • •

21. Updates to Chapter 19, Volume 3B

Change bars show changes to Chapter 19 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

...

This chapter lists the performance-monitoring events that can be monitored with the Intel 64 or IA-32 processors. The ability to monitor performance events and the events that can be monitored in these processors are mostly model-specific, except for architectural performance events, described in Section 19.1.

Non-architectural performance events (i.e. model-specific events) are listed for each generation of microarchitecture:

- Section 19.2 Processors based on Skylake microarchitecture
- Section 19.3 Processors based on Broadwell microarchitecture
- Section 19.4 Processors based on Haswell microarchitecture
- Section 19.4.1 Processors based on Haswell-E microarchitecture
- Section 19.5 Processors based on Ivy Bridge microarchitecture
- Section 19.5.1 Processors based on Ivy Bridge-E microarchitecture
- Section 19.6 Processors based on Sandy Bridge microarchitecture
- Section 19.7 Processors based on Intel® microarchitecture code name Nehalem
- Section 19.8 Processors based on Intel[®] microarchitecture code name Westmere
- Section 19.9 Processors based on Enhanced Intel[®] Core[™] microarchitecture
- Section 19.10 Processors based on Intel[®] Core[™] microarchitecture
- Section 19.11 Processors based on the Silvermont microarchitecture
- Section 19.11.1 Processors based on the Airmont microarchitecture
- Section 19.12 45 nm and 32 nm Intel[®] Atom™ Processors
- Section 19.13 Intel[®] Core[™] Solo and Intel[®] Core[™] Duo processors
- Section 19.14 Processors based on Intel NetBurst[®] microarchitecture
- Section 19.15 Pentium[®] M family processors
- Section 19.16 P6 family processors
- Section 19.17 Pentium[®] processors

NOTE

These performance-monitoring events are intended to be used as guides for performance tuning. The counter values reported by the performance-monitoring events are approximate and believed to be useful as relative guides for tuning software. Known discrepancies are documented where applicable.

All performance event encodings not documented in the appropriate tables for the given processor are considered reserved, and their use will result in undefined counter updates with associated overflow actions.

The event tables listed this chapter provide information for tool developers to support architectural and non-architectural performance monitoring events. The tables are up to date at processor launch, but are subject to changes. The most up to date event tables and additional details of performance event implementation for end-user (including additional details beyond event code/ umask) can found at the "perfmon" repository provided by The Intel Open Source Technology Center (https://download.01.org/perfmon/).

19.12 PERFORMANCE MONITORING EVENTS FOR 45 NM AND 32 NM INTEL® ATOM™ PROCESSORS

45 nm and 32 nm processors based on the Intel[®] Atom™ microarchitecture support the architectural performance-monitoring events listed in Table 19-1 and fixed-function performance events using fixed counter listed in Table 19-22. In addition, they also support the following non-architectural performance-monitoring events listed in Table 19-25.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors

Event Num.	Umask Value	Event Name	Definition	Description and Comment
02H	81H	STORe_FORWARDS.GO OD	Good store forwards.	This event counts the number of times store data was forwarded directly to a load.
06H	00H	SEGMENT_REG_ LOADS.ANY	Number of segment register loads.	This event counts the number of segment register load operations. Instructions that load new values into segment registers cause a penalty. This event indicates performance issues in 16-bit code. If this event occurs frequently, it may be useful to calculate the number of instructions retired per segment register load. If the resulting calculation is low (on average a small number of instructions are executed between segment register loads), then the code's segment register usage should be optimized.
				As a result of branch misprediction, this event is speculative and may include segment register loads that do not actually occur. However, most segment register loads are internally serialized and such speculative effects are minimized.
07H	01H	PREFETCH.PREFETCHT 0	Streaming SIMD Extensions (SSE) PrefetchTO instructions executed.	This event counts the number of times the SSE instruction prefetchT0 is executed. This instruction prefetches the data to the L1 data cache and L2 cache.
07H	06H	PREFETCH.SW_L2	Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed.	This event counts the number of times the SSE instructions prefetchT1 and prefetchT2 are executed. These instructions prefetch the data to the L2 cache.
07H	08H	PREFETCH.PREFETCHN TA	Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed.	This event counts the number of times the SSE instruction prefetchNTA is executed. This instruction prefetches the data to the L1 data cache.
08H	07H	DATA_TLB_MISSES.DT LB_MISS	Memory accesses that missed the DTLB.	This event counts the number of Data Table Lookaside Buffer (DTLB) misses. The count includes misses detected as a result of speculative accesses. Typically a high count for this event indicates that the code accesses a large number of data pages.
08H	05H	DATA_TLB_MISSES.DT LB_MISS_LD	DTLB misses due to load operations.	This event counts the number of Data Table Lookaside Buffer (DTLB) misses due to load operations. This count includes misses detected as a result of speculative accesses.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
08H	09H	DATA_TLB_MISSES.LO _DTLB_MISS_LD	LO_DTLB misses due to load operations.	This event counts the number of LO_DTLB misses due to load operations. This count includes misses detected as a result of speculative accesses.
08H	06H	DATA_TLB_MISSES.DT LB_MISS_ST	DTLB misses due to store operations.	This event counts the number of Data Table Lookaside Buffer (DTLB) misses due to store operations. This count includes misses detected as a result of speculative accesses.
OCH	03H	PAGE_WALKS.WALKS	Number of page-walks executed.	This event counts the number of page-walks executed due to either a DTLB or ITLB miss. The page walk duration, PAGE_WALKS.CYCLES, divided by number of page walks is the average duration of a page walk. This can hint to whether most of the page-walks are satisfied by the caches or cause an L2 cache miss. Edge trigger bit must be set.
OCH	03H	PAGE_WALKS.CYCLES	Duration of page-walks in core cycles.	This event counts the duration of page-walks in core cycles. The paging mode in use typically affects the duration of page walks. Page walk duration divided by number of page walks is the average duration of page-walks. This can hint at whether most of the page-walks are satisfied by the caches or cause an L2 cache miss. Edge trigger bit must be cleared.
10H	01H	X87_COMP_OPS_EXE. ANY.S	Floating point computational microops executed.	This event counts the number of x87 floating point computational micro-ops executed.
10H	81H	X87_COMP_OPS_EXE. ANY.AR	Floating point computational microops retired.	This event counts the number of x87 floating point computational micro-ops retired.
11H	01H	FP_ASSIST	Floating point assists.	This event counts the number of floating point operations executed that required micro-code assist intervention. These assists are required in the following cases: X87 instructions: 1. NaN or denormal are loaded to a register or used as input from memory 2. Division by 0
				3. Underflow output
11H	81H	FP_ASSIST.AR	Floating point assists.	This event counts the number of floating point operations executed that required micro-code assist intervention. These assists are required in the following cases: X87 instructions: 1. NaN or denormal are loaded to a register or used as input from memory 2. Division by 0 3. Underflow output
12H	01H	MUL.S	Multiply operations executed.	This event counts the number of multiply operations executed. This includes integer as well as floating point multiply operations.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
12H	81H	MUL.AR	Multiply operations retired.	This event counts the number of multiply operations retired. This includes integer as well as floating point multiply operations.
13H	01H	DIV.S	Divide operations executed.	This event counts the number of divide operations executed. This includes integer divides, floating point divides and square-root operations executed.
13H	81H	DIV.AR	Divide operations retired.	This event counts the number of divide operations retired. This includes integer divides, floating point divides and square-root operations executed.
14H	01H	CYCLES_DIV_BUSY	Cycles the driver is busy.	This event counts the number of cycles the divider is busy executing divide or square root operations. The divide can be integer, X87 or Streaming SIMD Extensions (SSE). The square root operation can be either X87 or SSE.
21H	See Table 1	L2_ADS	Cycles L2 address bus is in use.	This event counts the number of cycles the L2 address bus is being used for accesses to the L2 cache or bus queue.
	8-2			This event can count occurrences for this core or both cores.
22H	See Table 1 8-2	L2_DBUS_BUSY	Cycles the L2 cache data bus is busy.	This event counts core cycles during which the L2 cache data bus is busy transferring data from the L2 cache to the core. It counts for all L1 cache misses (data and instruction) that hit the L2 cache. The count will increment by two for a full cache-line request.
24H	See Table 1 8-2 and Table 18-4	L2_LINES_IN	L2 cache misses.	This event counts the number of cache lines allocated in the L2 cache. Cache lines are allocated in the L2 cache as a result of requests from the L1 data and instruction caches and the L2 hardware prefetchers to cache lines that are missing in the L2 cache. This event can count occurrences for this core or both cores.
				This event can also count demand requests and L2 hardware prefetch requests together or separately.
25H	See Table 1	L2_M_LINES_IN	L2 cache line modifications.	This event counts whenever a modified cache line is written back from the L1 data cache to the L2 cache.
	8-2			This event can count occurrences for this core or both cores.
26H	See Table 1 8-2 and Table 18-4	L2_LINES_OUT	L2 cache lines evicted.	This event counts the number of L2 cache lines evicted. This event can count occurrences for this core or both cores. This event can also count evictions due to demand requests and L2 hardware prefetch requests together or separately.
27H	See Table 1 8-2 and Table 18-4	L2_M_LINES_OUT	Modified lines evicted from the L2 cache.	This event counts the number of L2 modified cache lines evicted. These lines are written back to memory unless they also exist in a shared-state in one of the L1 data caches. This event can count occurrences for this core or both cores. This event can also count evictions due to demand requests and L2 hardware prefetch requests together or separately.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
28H	See Table 1 8-2 and	L2_IFETCH	L2 cacheable instruction fetch requests.	This event counts the number of instruction cache line requests from the ICache. It does not include fetch requests from uncacheable memory. It does not include ITLB miss accesses.
	Table 18-5			This event can count occurrences for this core or both cores. This event can also count accesses to cache lines at different MESI states.
29H	See Table 1	L2_LD	L2 cache reads.	This event counts L2 cache read requests coming from the L1 data cache and L2 prefetchers.
	8-2, Table			This event can count occurrences for this core or both cores. This event can count occurrences
	18-4 and			- for this core or both cores.
	Table 18-5			- due to demand requests and L2 hardware prefetch requests together or separately.
				- of accesses to cache lines at different MESI states.
2AH	See Table 1	L2_ST	L2 store requests.	This event counts all store operations that miss the L1 data cache and request the data
	8-2 and			from the L2 cache.
	Table 18-5			This event can count occurrences for this core or both cores. This event can also count accesses to cache lines at different MESI states.
2BH	See Table 1	L2_LOCK	L2 locked accesses.	This event counts all locked accesses to cache lines that miss the L1 data cache.
	8-2 and Table 18-5			This event can count occurrences for this core or both cores. This event can also count accesses to cache lines at different MESI states.
2EH	See Table 1 8-2, Table	L2_RQSTS	L2 cache requests.	This event counts all completed L2 cache requests. This includes L1 data cache reads, writes, and locked accesses, L1 data prefetch requests, instruction fetches, and all L2 hardware prefetch requests.
	18-4			This event can count occurrences
	and Table			- for this core or both cores.
	18-5			- due to demand requests and L2 hardware prefetch requests together, or separately.
				- of accesses to cache lines at different MESI states.
2EH	41H	L2_RQSTS.SELF.DEMA ND.I_STATE	L2 cache demand requests from this core that missed the L2.	This event counts all completed L2 cache demand requests from this core that miss the L2 cache. This includes L1 data cache reads, writes, and locked accesses, L1 data prefetch requests, and instruction fetches.
				This is an architectural performance event.
2EH	4FH	L2_RQSTS.SELF.DEMA ND.MESI	L2 cache demand requests from this core.	This event counts all completed L2 cache demand requests from this core. This includes L1 data cache reads, writes, and locked accesses, L1 data prefetch requests, and instruction fetches.
				This is an architectural performance event.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
30H	See Table 1 8-2,	L2_REJECT_BUSQ	Rejected L2 cache requests.	This event indicates that a pending L2 cache request that requires a bus transaction is delayed from moving to the bus queue. Some of the reasons for this event are:
	Table			- The bus queue is full.
	18-4 and Table			- The bus queue already holds an entry for a cache line in the same set.
	18-5			The number of events is greater or equal to the number of requests that were rejected.
				- for this core or both cores.
				- due to demand requests and L2 hardware prefetch requests together, or separately.
				- of accesses to cache lines at different MESI states.
32H	See Table 1 8-2	L2_NO_REQ	Cycles no L2 cache requests are pending.	This event counts the number of cycles that no L2 cache requests are pending.
ЗАН	00H	EIST_TRANS	Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions.	This event counts the number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions that include a frequency change, either with or without VID change. This event is incremented only while the counting core is in CO state. In situations where an EIST transition was caused by hardware as a result of CxE state transitions, those EIST transitions will also be registered in this event.
				Enhanced Intel Speedstep Technology transitions are commonly initiated by OS, but can be initiated by HW internally. For example: CxE states are C-states (C1,C2,C3) which not only place the CPU into a sleep state by turning off the clock and other components, but also lower the voltage (which reduces the leakage power consumption). The same is true for thermal throttling transition which uses Enhanced Intel Speedstep Technology internally.
ЗВН	СОН	THERMAL_TRIP	Number of thermal trips.	This event counts the number of thermal trips. A thermal trip occurs whenever the processor temperature exceeds the thermal trip threshold temperature. Following a thermal trip, the processor automatically reduces frequency and voltage. The processor checks the temperature every millisecond, and returns to normal when the temperature falls below the thermal trip threshold temperature.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
ЗСН	00H	CPU_CLK_UNHALTED.C ORE_P	Core cycles when core is not halted.	This event counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios.
				In mobile systems the core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. In systems with a constant core frequency, this event can give you a measurement of the elapsed time while the core was not in halt state by dividing the event count by the core frequency.
				-This is an architectural performance event.
				- The event CPU_CLK_UNHALTED.CORE_P is counted by a programmable counter.
				- The event CPU_CLK_UNHALTED.CORE is counted by a designated fixed counter, leaving the two programmable counters available for other events.
ЗCН	01H	CPU_CLK_UNHALTED.B US	Bus cycles when core is not halted.	This event counts the number of bus cycles while the core is not in the halt state. This event can give you a measurement of the elapsed time while the core was not in the halt state, by dividing the event count by the bus frequency. The core enters the halt state when it is running the HLT instruction.
				The event also has a constant ratio with CPU_CLK_UNHALTED.REF event, which is the maximum bus to processor frequency ratio.
				Non-halted bus cycles are a component in many key event ratios.
3CH	02H	CPU_CLK_UNHALTED. NO_OTHER	Bus cycles when core is active and the other is halted.	This event counts the number of bus cycles during which the core remains non-halted, and the other core on the processor is halted.
				This event can be used to determine the amount of parallelism exploited by an application or a system. Divide this event count by the bus frequency to determine the amount of time that only one core was in use.
40H	21H	L1D_CACHE.LD	L1 Cacheable Data Reads.	This event counts the number of data reads from cacheable memory.
40H	22H	L1D_CACHE.ST	L1 Cacheable Data Writes.	This event counts the number of data writes to cacheable memory.
60H	See Table 1 8-2 and Table 1 8-3	BUS_REQUEST_OUTST ANDING	Outstanding cacheable data read bus requests duration.	This event counts the number of pending full cache line read transactions on the bus occurring in each cycle. A read transaction is pending from the cycle it is sent on the bus until the full cache line is received by the processor. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

C	JIE 13-23			101 45 IIII, 52 IIII IIItei Atolii Piocessois (colita.)
Event Num.	Umask Value	Event Name	Definition	Description and Comment
61H	See Table 1 8-3	BUS_BNR_DRV	Number of Bus Not Ready signals asserted.	This event counts the number of Bus Not Ready (BNR) signals that the processor asserts on the bus to suspend additional bus requests by other bus agents. A bus agent asserts the BNR signal when the number of data and snoop transactions is close to the maximum that the bus can handle.
				While this signal is asserted, new transactions cannot be submitted on the bus. As a result, transaction latency may have higher impact on program performance. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
62H	See Table 1 8-3	BUS_DRDY_CLOCKS	Bus cycles when data is sent on the bus.	This event counts the number of bus cycles during which the DRDY (Data Ready) signal is asserted on the bus. The DRDY signal is asserted when data is sent on the bus.
				This event counts the number of bus cycles during which this agent (the processor) writes data on the bus back to memory or to other bus agents. This includes all explicit and implicit data writebacks, as well as partial writes. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
63H	See Table 1 8-2 and	BUS_LOCK_CLOCKS	Bus cycles when a LOCK signal is asserted.	This event counts the number of bus cycles, during which the LOCK signal is asserted on the bus. A LOCK signal is asserted when there is a locked memory access, due to:
	Table 1 8-3			- Uncacheable memory
				- Locked operation that spans two cache lines
				- Page-walk from an uncacheable page table.
				Bus locks have a very high performance penalty and it is highly recommended to avoid such accesses. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
64H	See Table 1 8-2	BUS_DATA_RCV	Bus cycles while processor receives data.	This event counts the number of cycles during which the processor is busy receiving data. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
65H	See	BUS_TRANS_BRD	Burst read bus	This event counts the number of burst read transactions
	Table 1 8-2 and		transactions.	including:
	Table 1			- L1 data cache read misses (and L1 data cache hardware prefetches)
	8-3			- L2 hardware prefetches by the DPL and L2 streamer
				- IFU read misses of cacheable lines.
				It does not include RFO transactions.
66H	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_RFO	RFO bus transactions.	This event counts the number of Read For Ownership (RFO) bus transactions, due to store operations that miss the L1 data cache and the L2 cache. This event also counts RFO bus transactions due to locked operations.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
67H	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_WB	Explicit writeback bus transactions.	This event counts all explicit writeback bus transactions due to dirty line evictions. It does not count implicit writebacks due to invalidation by a snoop request.
68H	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_IFETCH	Instruction-fetch bus transactions.	This event counts all instruction fetch full cache line bus transactions.
69H	See Table 1 8-2 and	BUS_TRANS_INVAL	Invalidate bus transactions.	This event counts all invalidate transactions. Invalidate transactions are generated when: - A store operation hits a shared line in the L2 cache.
	Table 1 8-3			- A full cache line write misses the L2 cache or hits a shared line in the L2 cache.
6AH	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_PWR	Partial write bus transaction.	This event counts partial write bus transactions.
6BH	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_P	Partial bus transactions.	This event counts all (read and write) partial bus transactions.
6CH	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_IO	IO bus transactions.	This event counts the number of completed I/O bus transactions as a result of IN and OUT instructions. The count does not include memory mapped IO.
6DH	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_DEF	Deferred bus transactions.	This event counts the number of deferred transactions.
6EH	See Table 1 8-2 and Table 1 8-3	BUS_TRANS_BURST	Burst (full cache-line) bus transactions.	This event counts burst (full cache line) transactions including: - Burst reads - RFOs - Explicit writebacks - Write combine lines

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
6FH	See Table 1 8-2 and	BUS_TRANS_MEM	Memory bus transactions.	This event counts all memory bus transactions including: - burst transactions
	Table 1			- partial reads and writes
	8-3			- invalidate transactions
				The BUS_TRANS_MEM count is the sum of BUS_TRANS_BURST, BUS_TRANS_P and BUS_TRANS_INVAL.
70H	See	BUS_TRANS_ANY	All bus transactions.	This event counts all bus transactions. This includes:
	Table 1 8-2 and Table 1 8-3			- Memory transactions
				- IO transactions (non memory-mapped)
				- Deferred transaction completion
				- Other less frequent transactions, such as interrupts
77H	See Table 18-2 and Table 18-5	EXT_SNOOP	External snoops.	This event counts the snoop responses to bus transactions. Responses can be counted separately by type and by bus agent. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
7AH	See Table 1 8-3	BUS_HIT_DRV	HIT signal asserted.	This event counts the number of bus cycles during which the processor drives the HIT# pin to signal HIT snoop response. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
7BH	See Table 1 8-3	BUS_HITM_DRV	HITM signal asserted.	This event counts the number of bus cycles during which the processor drives the HITM# pin to signal HITM snoop response. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
7DH	See Table 1 8-2	BUSQ_EMPTY	Bus queue is empty.	This event counts the number of cycles during which the core did not have any pending transactions in the bus queue. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
7EH	See Table 1 8-2 and Table 1 8-3	SNOOP_STALL_DRV	Bus stalled for snoops.	This event counts the number of times that the bus snoop stall signal is asserted. During the snoop stall cycles no new bus transactions requiring a snoop response can be initiated on the bus. NOTE: This event is thread-independent and will not provide a count per logical processor when AnyThr is disabled.
7FH	See Table 1 8-2	BUS_IO_WAIT	IO requests waiting in the bus queue.	This event counts the number of core cycles during which IO requests wait in the bus queue. This event counts IO requests from the core.
80H	03H	ICACHE.ACCESSES	Instruction fetches.	This event counts all instruction fetches, including uncacheable fetches.
80H	02H	ICACHE.MISSES	Icache miss.	This event counts all instruction fetches that miss the Instruction cache or produce memory requests. This includes uncacheable fetches. An instruction fetch miss is counted only once and not once for every cycle it is outstanding.
82H	04H	ITLB.FLUSH	ITLB flushes.	This event counts the number of ITLB flushes.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
82H	02H	ITLB.MISSES	ITLB misses.	This event counts the number of instruction fetches that miss the ITLB.
AAH	02H	MACRO_INSTS.CISC_DE CODED	decoded.	This event counts the number of complex instructions decoded, but not necessarily executed or retired. Only one complex instruction can be decoded at a time.
AAH	03H	MACRO_INSTS.ALL_DE CODED	All Instructions decoded.	This event counts the number of instructions decoded.
ВОН	00H	SIMD_UOPS_EXEC.S	SIMD micro-ops executed (excluding stores).	This event counts all the SIMD micro-ops executed. This event does not count MOVQ and MOVD stores from register to memory.
ВОН	80H	SIMD_UOPS_EXEC.AR	SIMD micro-ops retired (excluding stores).	This event counts the number of SIMD saturated arithmetic micro-ops executed.
B1H	00H	SIMD_SAT_UOP_EXEC. S	SIMD saturated arithmetic micro-ops executed.	This event counts the number of SIMD saturated arithmetic micro-ops executed.
B1H	80H	SIMD_SAT_UOP_EXEC. AR	SIMD saturated arithmetic micro-ops retired.	This event counts the number of SIMD saturated arithmetic micro-ops retired.
ВЗН	01H	SIMD_UOP_TYPE_EXE C.MUL.S	SIMD packed multiply micro-ops executed.	This event counts the number of SIMD packed multiply micro- ops executed.
ВЗН	81H	SIMD_UOP_TYPE_EXE C.MUL.AR	SIMD packed multiply micro-ops retired.	This event counts the number of SIMD packed multiply micro- ops retired.
ВЗН	02H	SIMD_UOP_TYPE_EXE C.SHIFT.S	SIMD packed shift micro-ops executed.	This event counts the number of SIMD packed shift micro-ops executed.
ВЗН	82H	SIMD_UOP_TYPE_EXE C.SHIFT.AR	SIMD packed shift micro-ops retired.	This event counts the number of SIMD packed shift micro-ops retired.
ВЗН	04H	SIMD_UOP_TYPE_EXE C.PACK.S	SIMD pack micro-ops executed.	This event counts the number of SIMD pack micro-ops executed.
ВЗН	84H	SIMD_UOP_TYPE_EXE C.PACK.AR	SIMD pack micro-ops retired.	This event counts the number of SIMD pack micro-ops retired.
ВЗН	08H	SIMD_UOP_TYPE_EXE C.UNPACK.S	SIMD unpack micro-ops executed.	This event counts the number of SIMD unpack micro-ops executed.
ВЗН	88H	SIMD_UOP_TYPE_EXE C.UNPACK.AR	SIMD unpack micro-ops retired.	This event counts the number of SIMD unpack micro-ops retired.
ВЗН	10H	SIMD_UOP_TYPE_EXE C.LOGICAL.S	SIMD packed logical micro-ops executed.	This event counts the number of SIMD packed logical micro-ops executed.
ВЗН	90H	SIMD_UOP_TYPE_EXE C.LOGICAL.AR	SIMD packed logical micro-ops retired.	This event counts the number of SIMD packed logical micro-ops retired.
ВЗН	20H	SIMD_UOP_TYPE_EXE C.ARITHMETIC.S	SIMD packed arithmetic micro-ops executed.	This event counts the number of SIMD packed arithmetic micro- ops executed.
ВЗН	АОН	SIMD_UOP_TYPE_EXE C.ARITHMETIC.AR	SIMD packed arithmetic micro-ops retired.	This event counts the number of SIMD packed arithmetic micro-ops retired.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
СОН	00H	INST_RETIRED.ANY_P	Instructions retired (precise event).	This event counts the number of instructions that retire execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers.
N/A	00H	INST_RETIRED.ANY	Instructions retired.	This event counts the number of instructions that retire execution. For instructions that consist of multiple micro-ops, this event counts the retirement of the last micro-op of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers.
C2H	10H	UOPS_RETIRED.ANY	Micro-ops retired.	This event counts the number of micro-ops retired. The processor decodes complex macro instructions into a sequence of simpler micro-ops. Most instructions are composed of one or two micro-ops. Some instructions are decoded into longer sequences such as repeat instructions, floating point transcendental instructions, and assists. In some cases micro-op sequences are fused or whole instructions are fused into one micro-op. See other UOPS_RETIRED events for differentiating retired fused and non-fused micro-ops.
СЗН	01H	MACHINE_CLEARS.SMC	Self-Modifying Code detected.	This event counts the number of times that a program writes to a code section. Self-modifying code causes a severe penalty in all Intel® architecture processors.
C4H	00H	BR_INST_RETIRED.AN Y	Retired branch instructions.	This event counts the number of branch instructions retired. This is an architectural performance event.
C4H	01H	BR_INST_RETIRED.PRE D_NOT_TAKEN	Retired branch instructions that were predicted not-taken.	This event counts the number of branch instructions retired that were correctly predicted to be not-taken.
C4H	02H	BR_INST_RETIRED.MIS PRED_NOT_TAKEN	Retired branch instructions that were mispredicted not-taken.	This event counts the number of branch instructions retired that were mispredicted and not-taken.
C4H	04H	BR_INST_RETIRED.PRE D_TAKEN	Retired branch instructions that were predicted taken.	This event counts the number of branch instructions retired that were correctly predicted to be taken.
C4H	08H	BR_INST_RETIRED.MIS PRED_TAKEN	Retired branch instructions that were mispredicted taken.	This event counts the number of branch instructions retired that were mispredicted and taken.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
C4H	H OAH	BR_INST_RETIRED.MIS PRED	Retired mispredicted branch instructions (precise event).	This event counts the number of retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. Mispredicted branches degrade the performance because the processor starts executing instructions along a wrong path it predicts. When the misprediction is discovered, all the instructions executed in the wrong path must be discarded, and the processor must start again on the correct path. Using the Profile-Guided Optimization (PGO) features of the Intel® C++ compiler may help reduce branch mispredictions. See the compiler documentation for more information on this feature.
				To determine the branch misprediction ratio, divide the BR_INST_RETIRED.MISPRED event count by the number of BR_INST_RETIRED.ANY event count. To determine the number of mispredicted branches per instruction, divide the number of mispredicted branches by the INST_RETIRED.ANY event count. To measure the impact of the branch mispredictions use the event RESOURCE_STALLS.BR_MISS_CLEAR.
				Tips: - See the optimization guide for tips on reducing branch mispredictions.
				- PGO's purpose is to have straight line code for the most frequent execution paths, reducing branches taken and increasing the "basic block" size, possibly also reducing the code footprint or working-set.
C4H	0CH	BR_INST_RETIRED.TAK EN	Retired taken branch instructions.	This event counts the number of branches retired that were taken.
C4H	OFH	BR_INST_RETIRED.AN Y1	Retired branch instructions.	This event counts the number of branch instructions retired that were mispredicted. This event is a duplicate of BR_INST_RETIRED.MISPRED.
C5H	00Н	BR_INST_RETIRED.MIS PRED	Retired mispredicted branch instructions (precise event).	This event counts the number of retired branch instructions that were mispredicted by the processor. A branch misprediction occurs when the processor predicts that the branch would be taken, but it is not, or vice-versa. Mispredicted branches degrade the performance because the processor starts executing instructions along a wrong path it predicts. When the misprediction is discovered, all the instructions executed in the wrong path must be discarded, and the processor must start again on the correct path.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
				Using the Profile-Guided Optimization (PGO) features of the Intel® C++ compiler may help reduce branch mispredictions. See the compiler documentation for more information on this feature. To determine the branch misprediction ratio, divide the BR_INST_RETIRED.MISPRED event count by the number of BR_INST_RETIRED.ANY event count. To determine the number
				of mispredicted branches per instruction, divide the number of mispredicted branches by the INST_RETIRED.ANY event count. To measure the impact of the branch mispredictions use the event RESOURCE_STALLS.BR_MISS_CLEAR.
				Tips:
				- See the optimization guide for tips on reducing branch mispredictions.
				- PGO's purpose is to have straight line code for the most frequent execution paths, reducing branches taken and increasing the "basic block" size, possibly also reducing the code footprint or working-set.
C6H	01H	CYCLES_INT_MASKED. CYCLES_INT_MASKED	Cycles during which interrupts are disabled.	This event counts the number of cycles during which interrupts are disabled.
С6Н	02H	CYCLES_INT_MASKED. CYCLES_INT_PENDING _AND_MASKED	Cycles during which interrupts are pending and disabled.	This event counts the number of cycles during which there are pending interrupts but interrupts are disabled.
C7H	01H	SIMD_INST_RETIRED.P ACKED_SINGLE	Retired Streaming SIMD Extensions (SSE) packed-single instructions.	This event counts the number of SSE packed-single instructions retired.
C7H	02H	SIMD_INST_RETIRED.S CALAR_SINGLE	Retired Streaming SIMD Extensions (SSE) scalar-single instructions.	This event counts the number of SSE scalar-single instructions retired.
C7H	04H	SIMD_INST_RETIRED.P ACKED_DOUBLE	Retired Streaming SIMD Extensions 2 (SSE2) packed-double instructions.	This event counts the number of SSE2 packed-double instructions retired.
C7H	08H	SIMD_INST_RETIRED.S CALAR_DOUBLE	Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructions.	This event counts the number of SSE2 scalar-double instructions retired.
C7H	10H	SIMD_INST_RETIRED.V ECTOR	Retired Streaming SIMD Extensions 2 (SSE2) vector instructions.	This event counts the number of SSE2 vector instructions retired.

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event						
Num.	Value	Event Name	Definition	Description and Comment		
C7H	1FH	SIMD_INST_RETIRED.A NY	Retired Streaming SIMD instructions.	This event counts the overall number of SIMD instructions retired. To count each type of SIMD instruction separately, use the following events:		
				SIMD_INST_RETIRED.PACKED_SINGLE, SIMD_INST_RETIRED.SCALAR_SINGLE, SIMD_INST_RETIRED.PACKED_DOUBLE, SIMD_INST_RETIRED.SCALAR_DOUBLE, and SIMD_INST_RETIRED.VECTOR.		
C8H	00H	HW_INT_RCV	Hardware interrupts received.	This event counts the number of hardware interrupts received by the processor. This event will count twice for dual-pipe micro-ops.		
CAH	01H	SIMD_COMP_INST_RET IRED.PACKED_SINGLE	Retired computational Streaming SIMD Extensions (SSE) packed-single instructions.	This event counts the number of computational SSE packed-single instructions retired. Computational instructions perform arithmetic computations, like add, multiply and divide. Instructions that perform load and store operations or logical operations, like XOR, OR, and AND are not counted by this event.		
CAH	02H	SIMD_COMP_INST_RET IRED.SCALAR_SINGLE	Retired computational Streaming SIMD Extensions (SSE) scalar-single instructions.	This event counts the number of computational SSE scalar-single instructions retired. Computational instructions perform arithmetic computations, like add, multiply and divide. Instructions that perform load and store operations or logical operations, like XOR, OR, and AND are not counted by this event.		
CAH	04H	SIMD_COMP_INST_RET IRED.PACKED_DOUBLE	Retired computational Streaming SIMD Extensions 2 (SSE2) packed-double instructions.	This event counts the number of computational SSE2 packed-double instructions retired. Computational instructions perform arithmetic computations, like add, multiply and divide. Instructions that perform load and store operations or logical operations, like XOR, OR, and AND are not counted by this event.		
CAH	08H	SIMD_COMP_INST_RET IRED.SCALAR_DOUBLE	Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructions.	This event counts the number of computational SSE2 scalar-double instructions retired. Computational instructions perform arithmetic computations, like add, multiply and divide. Instructions that perform load and store operations or logical operations, like XOR, OR, and AND are not counted by this event.		
CBH	01H	MEM_LOAD_RETIRED.L 2_HIT	Retired loads that hit the L2 cache (precise event).	This event counts the number of retired load operations that missed the L1 data cache and hit the L2 cache.		
CBH	02H	MEM_LOAD_RETIRED.L 2_MISS	Retired loads that miss the L2 cache (precise event).	This event counts the number of retired load operations that missed the L2 cache.		
CBH	04H	MEM_LOAD_RETIRED.D TLB_MISS	Retired loads that miss the DTLB (precise event).	This event counts the number of retired loads that missed the DTLB. The DTLB miss is not counted if the load operation causes a fault.		

Table 19-25 Non-Architectural Performance Events for 45 nm, 32 nm Intel® Atom™ Processors (Contd.)

Event Num.	Umask Value	Event Name	Definition	Description and Comment
CDH	00H	SIMD_ASSIST	SIMD assists invoked.	This event counts the number of SIMD assists invoked. SIMD assists are invoked when an EMMS instruction is executed after MMX™ technology code has changed the MMX state in the floating point stack. For example, these assists are required in the following cases:
				Streaming SIMD Extensions (SSE) instructions:
				1. Denormal input when the DAZ (Denormals Are Zeros) flag is off
				2. Underflow result when the FTZ (Flush To Zero) flag is off
CEH	00H	SIMD_INSTR_RETIRED	SIMD Instructions retired.	This event counts the number of SIMD instructions that retired.
CFH	00H	SIMD_SAT_INSTR_RETI RED	Saturated arithmetic instructions retired.	This event counts the number of saturated arithmetic SIMD instructions that retired.
EOH	01H	BR_INST_DECODED	Branch instructions decoded.	This event counts the number of branch instructions decoded.
E4H	01H	BOGUS_BR	Bogus branches.	This event counts the number of byte sequences that were mistakenly detected as taken branch instructions. This results in a BACLEAR event and the BTB is flushed. This occurs mainly after task switches.
E6H	01H	BACLEARS.ANY	BACLEARS asserted.	This event counts the number of times the front end is redirected for a branch prediction, mainly when an early branch prediction is corrected by other branch handling mechanisms in the front-end. This can occur if the code has many branches such that they cannot be consumed by the branch predictor. Each Baclear asserted costs approximately 7 cycles. The effect on total execution time depends on the surrounding code.

. . .

22. Updates to Chapter 22, Volume 3C

Change bars show changes to Chapter 22 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

•••

22.1 PROCESSOR FAMILIES AND CATEGORIES

IA-32 processors are referred to in several different ways in this chapter, depending on the type of compatibility information being related, as described in the following:

- IA-32 Processors All the Intel processors based on the Intel IA-32 Architecture, which include the 8086/88, Intel 286, Intel 386, Intel 486, Pentium, Pentium Pro, Pentium II, Pentium II, Pentium 4, and Intel Xeon processors.
- **32-bit Processors** All the IA-32 processors that use a 32-bit architecture, which include the Intel386, Intel486, Pentium, Pentium Pro, Pentium II, Pentium III, Pentium 4, and Intel Xeon processors.

- **16-bit Processors** All the IA-32 processors that use a 16-bit architecture, which include the 8086/88 and Intel 286 processors.
- **P6 Family Processors** All the IA-32 processors that are based on the P6 microarchitecture, which include the Pentium Pro, Pentium II, and Pentium III processors.
- Pentium[®] 4 Processors A family of IA-32 and Intel 64 processors that are based on the Intel NetBurst[®] microarchitecture.
- Intel® Pentium® M Processors A family of IA-32 processors that are based on the Intel Pentium M processor microarchitecture.
- Intel[®] Core™ Duo and Solo Processors Families of IA-32 processors that are based on an improved Intel Pentium M processor microarchitecture.
- Intel® Xeon® Processors A family of IA-32 and Intel 64 processors that are based on the Intel NetBurst microarchitecture. This family includes the Intel Xeon processor and the Intel Xeon processor MP based on the Intel NetBurst microarchitecture. Intel Xeon processors 3000, 3100, 3200, 3300, 3200, 5100, 5200, 5300, 5400, 7200, 7300 series are based on Intel Core microarchitectures and support Intel 64 architecture.
- **Pentium**[®] **D Processors** A family of dual-core Intel 64 processors that provides two processor cores in a physical package. Each core is based on the Intel NetBurst microarchitecture.
- **Pentium**[®] **Processor Extreme Editions** A family of dual-core Intel 64 processors that provides two processor cores in a physical package. Each core is based on the Intel NetBurst microarchitecture and supports Intel Hyper-Threading Technology.
- Intel[®] Core™ 2 Processor family— A family of Intel 64 processors that are based on the Intel Core micro-architecture. Intel Pentium Dual-Core processors are also based on the Intel Core microarchitecture.
- Intel[®] Atom™ Processors A family of IA-32 and Intel 64 processors. 45 nm Intel Atom processors are based on the Intel Atom microarchitecture. 32 nm Intel Atom processors are based on newer microarchitectures including the Silvermont microarchitecture and the Airmont microarchitecture. Each generation of Intel Atom processors can be identified by the CPUID's DisplayFamily_DisplayModel signature; see Table 35-1 "CPUID Signature Values of DisplayFamily_DisplayModel".

22.10 INTEL HYPER-THREADING TECHNOLOGY

Intel Hyper-Threading Technology provides two logical processors that can execute two separate code streams (called *threads*) concurrently by using shared resources in a single processor core or in a physical package.

This feature was introduced in the Intel Xeon processor MP and later steppings of the Intel Xeon processor, and Pentium 4 processors supporting Intel Hyper-Threading Technology. The feature is also found in the Pentium processor Extreme Edition. See also: Section 8.7, "Intel® Hyper-Threading Technology Architecture."

45 nm and 32 nm Intel Atom processors support Intel Hyper-Threading Technology.

Intel Atom processors based on Silvermont and Airmont microarchitectures do not support Intel Hyper-Threading Technology.

23. Updates to Chapter 24, Volume 3C

Change bars show changes to Chapter 24 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

• • •

24.4.2 Guest Non-Register State

In addition to the register state described in Section 24.4.1, the guest-state area includes the following fields that characterize guest state but which do not correspond to processor registers:

Activity state (32 bits). This field identifies the logical processor's activity state. When a logical processor is
executing instructions normally, it is in the active state. Execution of certain instructions and the occurrence
of certain events may cause a logical processor to transition to an inactive state in which it ceases to execute
instructions.

The following activity states are defined:¹

- 0: Active. The logical processor is executing instructions normally.
- 1: HLT. The logical processor is inactive because it executed the HLT instruction.
- 2: Shutdown. The logical processor is inactive because it incurred a triple fault² or some other serious error.
- 3: Wait-for-SIPI. The logical processor is inactive because it is waiting for a startup-IPI (SIPI).

Future processors may include support for other activity states. Software should read the VMX capability MSR IA32_VMX_MISC (see Appendix A.6) to determine what activity states are supported.

• Interruptibility state (32 bits). The IA-32 architecture includes features that permit certain events to be blocked for a period of time. This field contains information about such blocking. Details and the format of this field are given in Table 24-3.

Table 24-3	Format of	Interruptibility State
------------	-----------	------------------------

Bit Position(s)	Bit Name	Notes
0	Blocking by STI	See the "STI—Set Interrupt Flag" section in Chapter 4 of the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.
		Execution of STI with RFLAGS.IF = 0 blocks interrupts (and, optionally, other events) for one instruction after its execution. Setting this bit indicates that this blocking is in effect.
1	Blocking by MOV SS	See the "MOV—Move a Value from the Stack" from Chapter 3 of the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, and "POP—Pop a Value from the Stack" from Chapter 4 of the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, and Section 6.8.3 in the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
		Execution of a MOV to SS or a POP to SS blocks interrupts for one instruction after its execution. In addition, certain debug exceptions are inhibited between a MOV to SS or a POP to SS and a subsequent instruction. Setting this bit indicates that the blocking of all these events is in effect. This document uses the term "blocking by MOV SS," but it applies equally to POP SS.
2	Blocking by SMI	See Section 34.2. System-management interrupts (SMIs) are disabled while the processor is in system-management mode (SMM). Setting this bit indicates that blocking of SMIs is in effect.

^{1.} Execution of the MWAIT instruction may put a logical processor into an inactive state. However, this VMCS field never reflects this state. See Section 27.1.

^{2.} A triple fault occurs when a logical processor encounters an exception while attempting to deliver a double fault.

Table 24-3 Format of Interruptibility State (Contd.)

Bit Position(s)	Bit Name	Notes
3	Blocking by NMI	See Section 6.7.1 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A and Section 34.8.
		Delivery of a non-maskable interrupt (NMI) or a system-management interrupt (SMI) blocks subsequent NMIs until the next execution of IRET. See Section 25.3 for how this behavior of IRET may change in VMX non-root operation. Setting this bit indicates that blocking of NMIs is in effect. Clearing this bit does not imply that NMIs are not (temporarily) blocked for other reasons.
		If the "virtual NMIs" VM-execution control (see Section 24.6.1) is 1, this bit does not control the blocking of NMIs. Instead, it refers to "virtual-NMI blocking" (the fact that guest software is not ready for an NMI).
31:4	Reserved	VM entry will fail if these bits are not 0. See Section 26.3.1.5.

• **Pending debug exceptions** (64 bits; 32 bits on processors that do not support Intel 64 architecture). IA-32 processors may recognize one or more debug exceptions without immediately delivering them. This field contains information about such exceptions. This field is described in Table 24-4.

Table 24-4 Format of Pending-Debug-Exceptions

Bit Position(s)	Bit Name	Notes
3:0	B3 - B0	When set, each of these bits indicates that the corresponding breakpoint condition was met. Any of these bits may be set even if the corresponding enabling bit in DR7 is not set.
11:4	Reserved	VM entry fails if these bits are not 0. See Section 26.3.1.5.
12	Enabled breakpoint	When set, this bit indicates that at least one data or I/O breakpoint was met and was enabled in DR7.
13	Reserved	VM entry fails if this bit is not 0. See Section 26.3.1.5.
14	BS	When set, this bit indicates that a debug exception would have been triggered by single-step execution mode.
15	Reserved	VM entry fails if this bit is not 0. See Section 26.3.1.5.
16	RTM	When set, this bit indicates that a debug exception (#DB) or a breakpoint exception (#BP) occurred inside an RTM region while advanced debugging of RTM transactional regions was enabled (see Section 15.3.7, "RTM-Enabled Debugger Support," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
63:17	Reserved	VM entry fails if these bits are not 0. See Section 26.3.1.5. Bits 63:32 exist only on processors that support Intel 64 architecture.

^{1.} For example, execution of a MOV to SS or a POP to SS may inhibit some debug exceptions for one instruction. See Section 6.8.3 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A. In addition, certain events incident to an instruction (for example, an INIT signal) may take priority over debug traps generated by that instruction. See Table 6-2 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

- 1. In general, the format of this field matches that of DR6. However, DR6 clears bit 16 to indicate an RTM-related exception, while this field sets the bit to indicate that condition.
 - VMCS link pointer (64 bits). If the "VMCS shadowing" VM-execution control is 1, the VMREAD and VMWRITE instructions access the VMCS referenced by this pointer (see Section 24.10). Otherwise, software should set this field to FFFFFFF FFFFFFH to avoid VM-entry failures (see Section 26.3.1.5).
 - VMX-preemption timer value (32 bits). This field is supported only on processors that support the 1setting of the "activate VMX-preemption timer" VM-execution control. This field contains the value that the VMX-preemption timer will use following the next VM entry with that setting. See Section 25.5.1 and Section 26.6.4.
 - Page-directory-pointer-table entries (PDPTEs; 64 bits each). These four (4) fields (PDPTE0, PDPTE1, PDPTE2, and PDPTE3) are supported only on processors that support the 1-setting of the "enable EPT" VMexecution control. They correspond to the PDPTEs referenced by CR3 when PAE paging is in use (see Section 4.4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual. Volume 3A). They are used only if the "enable EPT" VM-execution control is 1.
 - Guest interrupt status (16 bits). This field is supported only on processors that support the 1-setting of the "virtual-interrupt delivery" VM-execution control. It characterizes part of the quest's virtual-APIC state and does not correspond to any processor or APIC registers. It comprises two 8-bit subfields:
 - Requesting virtual interrupt (RVI). This is the low byte of the guest interrupt status. The processor treats this value as the vector of the highest priority virtual interrupt that is requesting service. (The value 0 implies that there is no such interrupt.)
 - Servicing virtual interrupt (SVI). This is the high byte of the guest interrupt status. The processor treats this value as the vector of the highest priority virtual interrupt that is in service. (The value 0 implies that there is no such interrupt.)

See Chapter 29 for more information on the use of this field.

PML index (16 bits). This field is supported only on processors that support the 1-setting of the "enable PML" VM-execution control. It contains the logical index of the next entry in the page-modification log. Because the page-modification log comprises 512 entries, the PML index is typically a value in the range 0-511. Details of the page-modification log and use of the PML index are given in Section 28.2.5.

24.6.2 Processor-Based VM-Execution Controls

The processor-based VM-execution controls constitute two 32-bit vectors that govern the handling of synchronous events, mainly those caused by the execution of specific instructions. These are the primary processorbased VM-execution controls and the secondary processor-based VM-execution controls.

Table 24-7 lists the primary processor-based VM-execution controls. See Chapter 25 for more details of how these controls affect processor behavior in VMX non-root operation.

All other bits in this field are reserved, some to 0 and some to 1. Software should consult the VMX capability MSRs IA32_VMX_PROCBASED_CTLS and IA32_VMX_TRUE_PROCBASED_CTLS (see Appendix A.3.2) to determine how to set reserved bits. Failure to set reserved bits properly causes subsequent VM entries to fail (see Section 26.2.1.1).

The first processors to support the virtual-machine extensions supported only the 1-settings of bits 1, 4-6, 8, 13-16, and 26. The VMX capability MSR IA32 VMX PROCBASED CTLS will always report that these bits must be 1.

Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes

154

^{1.} Some instructions cause VM exits regardless of the settings of the processor-based VM-execution controls (see Section 25.1.2), as do task switches (see Section 25.2).

Table 24-7 Definitions of Primary Processor-Based VM-Execution Controls

Bit Position(s)	Name	Description
2	Interrupt-window exiting	If this control is 1, a VM exit occurs at the beginning of any instruction if RFLAGS.IF = 1 and there are no other blocking of interrupts (see Section 24.4.2).
3	Use TSC offsetting	This control determines whether executions of RDTSC, executions of RDTSCP, and executions of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the TSC offset field (see Section 24.6.5 and Section 25.3).
7	HLT exiting	This control determines whether executions of HLT cause VM exits.
9	INVLPG exiting	This determines whether executions of INVLPG cause VM exits.
10	MWAIT exiting	This control determines whether executions of MWAIT cause VM exits.
11	RDPMC exiting	This control determines whether executions of RDPMC cause VM exits.
12	RDTSC exiting	This control determines whether executions of RDTSC and RDTSCP cause VM exits.
15	CR3-load exiting	In conjunction with the CR3-target controls (see Section 24.6.7), this control determines whether executions of MOV to CR3 cause VM exits. See Section 25.1.3.
		The first processors to support the virtual-machine extensions supported only the 1-setting of this control.
16	CR3-store exiting	This control determines whether executions of MOV from CR3 cause VM exits.
		The first processors to support the virtual-machine extensions supported only the 1-setting of this control.
19	CR8-load exiting	This control determines whether executions of MOV to CR8 cause VM exits.
20	CR8-store exiting	This control determines whether executions of MOV from CR8 cause VM exits.
21	Use TPR shadow	Setting this control to 1 enables TPR virtualization and other APIC-virtualization features. See Chapter 29.
22	NMI-window exiting	If this control is 1, a VM exit occurs at the beginning of any instruction if there is no virtual-NMI blocking (see Section 24.4.2).
23	MOV-DR exiting	This control determines whether executions of MOV DR cause VM exits.
24	Unconditional I/O exiting	This control determines whether executions of I/O instructions (IN, INS/INSB/INSW/INSD, OUT, and OUTS/OUTSB/OUTSW/OUTSD) cause VM exits.
25	Use I/O bitmaps	This control determines whether I/O bitmaps are used to restrict executions of I/O instructions (see Section 24.6.4 and Section 25.1.3).
		For this control, "0" means "do not use I/O bitmaps" and "1" means "use I/O bitmaps." If the I/O bitmaps are used, the setting of the "unconditional I/O exiting" control is ignored.
27	Monitor trap flag	If this control is 1, the monitor trap flag debugging feature is enabled. See Section 25.5.2.
28	Use MSR bitmaps	This control determines whether MSR bitmaps are used to control execution of the RDMSR and WRMSR instructions (see Section 24.6.9 and Section 25.1.3).
		For this control, "0" means "do not use MSR bitmaps" and "1" means "use MSR bitmaps." If the MSR bitmaps are not used, all executions of the RDMSR and WRMSR instructions cause VM exits.
29	MONITOR exiting	This control determines whether executions of MONITOR cause VM exits.
30	PAUSE exiting	This control determines whether executions of PAUSE cause VM exits.
31	Activate secondary controls	This control determines whether the secondary processor-based VM-execution controls are used. If this control is 0, the logical processor operates as if all the secondary processor-based VM-execution controls were also 0.

Logical processors that support the 0-settings of any of these bits will support the VMX capability MSR IA32_VMX_TRUE_PROCBASED_CTLS MSR, and software should consult this MSR to discover support for the 0-settings of these bits. Software that is not aware of the functionality of any one of these bits should set that bit to 1.

Bit 31 of the primary processor-based VM-execution controls determines whether the secondary processor-based VM-execution controls are used. If that bit is 0, VM entry and VMX non-root operation function as if all the secondary processor-based VM-execution controls were 0. Processors that support only the 0-setting of bit 31 of the primary processor-based VM-execution controls do not support the secondary processor-based VM-execution controls.

Table 24-8 lists the secondary processor-based VM-execution controls. See Chapter 25 for more details of how these controls affect processor behavior in VMX non-root operation.

Table 24-8 Definitions of Secondary Processor-Based VM-Execution Controls

Name	Description
Virtualize APIC accesses	If this control is 1, the logical processor treats specially accesses to the page with the APIC-access address. See Section 29.4.
Enable EPT	If this control is 1, extended page tables (EPT) are enabled. See Section 28.2.
Descriptor-table exiting	This control determines whether executions of LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, and STR cause VM exits.
Enable RDTSCP	If this control is 0, any execution of RDTSCP causes an invalid-opcode exception (#UD).
Virtualize x2APIC mode	If this control is 1, the logical processor treats specially RDMSR and WRMSR to APIC MSRs (in the range 800H-8FFH). See Section 29.5.
Enable VPID	If this control is 1, cached translations of linear addresses are associated with a virtual-processor identifier (VPID). See Section 28.1.
WBINVD exiting	This control determines whether executions of WBINVD cause VM exits.
Unrestricted guest	This control determines whether guest software may run in unpaged protected mode or in real-address mode.
APIC-register virtualization	If this control is 1, the logical processor virtualizes certain APIC accesses. See Section 29.4 and Section 29.5.
Virtual-interrupt delivery	This controls enables the evaluation and delivery of pending virtual interrupts as well as the emulation of writes to the APIC registers that control interrupt prioritization.
PAUSE-loop exiting	This control determines whether a series of executions of PAUSE can cause a VM exit (see Section 24.6.13 and Section 25.1.3).
RDRAND exiting	This control determines whether executions of RDRAND cause VM exits.
Enable INVPCID	If this control is 0, any execution of INVPCID causes a #UD.
Enable VM functions	Setting this control to 1 enables use of the VMFUNC instruction in VMX non-root operation. See Section 25.5.5.
VMCS shadowing	If this control is 1, executions of VMREAD and VMWRITE in VMX non-root operation may access a shadow VMCS (instead of causing VM exits). See Section 24.10 and Section 30.3.
RDSEED exiting	This control determines whether executions of RDSEED cause VM exits.
Enable PML	If this control is 1, an access to a guest-physical address that sets an EPT dirty bit first adds an entry to the page-modification log. See Section 28.2.5.
EPT-violation #VE	If this control is 1, EPT violations may cause virtualization exceptions (#VE) instead of VM exits. See Section 25.5.6.
	Virtualize APIC accesses Enable EPT Descriptor-table exiting Enable RDTSCP Virtualize x2APIC mode Enable VPID WBINVD exiting Unrestricted guest APIC-register virtualization Virtual-interrupt delivery PAUSE-loop exiting Enable INVPCID Enable VM functions VMCS shadowing RDSEED exiting Enable PML

Table 24-8 Definitions of Secondary Processor-Based VM-Execution Controls (Contd.)

Bit Position(s)	Name	Description
20	Enable XSAVES/ XRSTORS	If this control is 0, any execution of XSAVES or XRSTORS causes a #UD.
25	Use TSC scaling	This control determines whether executions of RDTSC, executions of RDTSCP, and executions of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the TSC multiplier field (see Section 24.6.5 and Section 25.3).

All other bits in this field are reserved to 0. Software should consult the VMX capability MSR IA32_VMX_PROCBASED_CTLS2 (see Appendix A.3.3) to determine which bits may be set to 1. Failure to clear reserved bits causes subsequent VM entries to fail (see Section 26.2.1.1).

...

24.6.14 Control Field for Page-Modification Logging

The **PML address** is a 64-bit field. It is the 4-KByte aligned address of the **page-modification log**. The page-modification log consists of 512 64-bit entries. It is used for the page-modification logging feature. Details of the page-modification logging are given in Section 28.2.5.

If the "enable PML" VM-execution control is 1, VM entry ensures that the PML address is 4-KByte aligned. The PML address exists only on processors that support the 1-setting of the "enable PML" VM-execution control.

...

24. Updates to Chapter 25, Volume 3C

Change bars show changes to Chapter 25 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

...

25.5.2 Monitor Trap Flag

The **monitor trap flag** is a debugging feature that causes VM exits to occur on certain instruction boundaries in VMX non-root operation. Such VM exits are called **MTF VM exits**. An MTF VM exit may occur on an instruction boundary in VMX non-root operation as follows:

- If the "monitor trap flag" VM-execution control is 1 and VM entry is injecting a vectored event (see Section 26.5.1), an MTF VM exit is pending on the instruction boundary before the first instruction following the VM entry.
- If VM entry is injecting a pending MTF VM exit (see Section 26.5.2), an MTF VM exit is pending on the instruction boundary before the first instruction following the VM entry. This is the case even if the "monitor trap flag" VM-execution control is 0.
- If the "monitor trap flag" VM-execution control is 1, VM entry is not injecting an event, and a pending event (e.g., debug exception or interrupt) is delivered before an instruction can execute, an MTF VM exit is pending on the instruction boundary following delivery of the event (or any nested exception).
- Suppose that the "monitor trap flag" VM-execution control is 1, VM entry is not injecting an event, and the first instruction following VM entry is a REP-prefixed string instruction:
 - If the first iteration of the instruction causes a fault, an MTF VM exit is pending on the instruction boundary following delivery of the fault (or any nested exception).

- If the first iteration of the instruction does not cause a fault, an MTF VM exit is pending on the instruction boundary after that iteration.
- Suppose that the "monitor trap flag" VM-execution control is 1, VM entry is not injecting an event, and the first instruction following VM entry is the XBEGIN instruction. In this case, an MTF VM exit is pending at the fallback instruction address of the XBEGIN instruction. This behavior applies regardless of whether advanced debugging of RTM transactional regions has been enabled (see Section 15.3.7, "RTM-Enabled Debugger Support," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).
- Suppose that the "monitor trap flag" VM-execution control is 1, VM entry is not injecting an event, and the first instruction following VM entry is neither a REP-prefixed string instruction or the XBEGIN instruction:
 - If the instruction causes a fault, an MTF VM exit is pending on the instruction boundary following delivery
 of the fault (or any nested exception).¹
 - If the instruction does not cause a fault, an MTF VM exit is pending on the instruction boundary following execution of that instruction. If the instruction is INT3 or INTO, this boundary follows delivery of any software exception. If the instruction is INT n, this boundary follows delivery of a software interrupt. If the instruction is HLT, the MTF VM exit will be from the HLT activity state.

No MTF VM exit occurs if another VM exit occurs before reaching the instruction boundary on which an MTF VM exit would be pending (e.g., due to an exception or triple fault).

An MTF VM exit occurs on the instruction boundary on which it is pending unless a higher priority event takes precedence or the MTF VM exit is blocked due to the activity state:

- System-management interrupts (SMIs), INIT signals, and higher priority events take priority over MTF
 VM exits. MTF VM exits take priority over debug-trap exceptions and lower priority events.
- No MTF VM exit occurs if the processor is in either the shutdown activity state or wait-for-SIPI activity state.
 If a non-maskable interrupt subsequently takes the logical processor out of the shutdown activity state without causing a VM exit, an MTF VM exit is pending after delivery of that interrupt.

25.5.3 Translation of Guest-Physical Addresses Using EPT

The extended page-table mechanism (EPT) is a feature that can be used to support the virtualization of physical memory. When EPT is in use, certain physical addresses are treated as guest-physical addresses and are not used to access memory directly. Instead, guest-physical addresses are translated by traversing a set of EPT paging structures to produce physical addresses that are used to access memory.

Details of the EPT mechanism are given in Section 28.2.

. . .

25. Updates to Chapter 26, Volume 3C

Change bars show changes to Chapter 26 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

^{1.} This item includes the cases of an invalid opcode exception—#UD— generated by the UD2 instruction and a BOUND-range exceeded exception—#BR—generated by the BOUND instruction.

26.2.1.1 VM-Execution Control Fields

VM entries perform the following checks on the VM-execution control fields: 1

- Reserved bits in the pin-based VM-execution controls must be set properly. Software may consult the VMX capability MSRs to determine the proper settings (see Appendix A.3.1).
- Reserved bits in the primary processor-based VM-execution controls must be set properly. Software may consult the VMX capability MSRs to determine the proper settings (see Appendix A.3.2).
- If the "activate secondary controls" primary processor-based VM-execution control is 1, reserved bits in the secondary processor-based VM-execution controls must be cleared. Software may consult the VMX capability MSRs to determine which bits are reserved (see Appendix A.3.3).
 - If the "activate secondary controls" primary processor-based VM-execution control is 0 (or if the processor does not support the 1-setting of that control), no checks are performed on the secondary processor-based VM-execution controls. The logical processor operates as if all the secondary processor-based VM-execution controls were 0.
- The CR3-target count must not be greater than 4. Future processors may support a different number of CR3-target values. Software should read the VMX capability MSR IA32_VMX_MISC to determine the number of values supported (see Appendix A.6).
- If the "use I/O bitmaps" VM-execution control is 1, bits 11:0 of each I/O-bitmap address must be 0. Neither address should set any bits beyond the processor's physical-address width.^{2,3}
- If the "use MSR bitmaps" VM-execution control is 1, bits 11:0 of the MSR-bitmap address must be 0. The address should not set any bits beyond the processor's physical-address width.⁴
- If the "use TPR shadow" VM-execution control is 1, the virtual-APIC address must satisfy the following checks:
 - Bits 11:0 of the address must be 0.
 - The address should not set any bits beyond the processor's physical-address width.⁵

If all of the above checks are satisfied and the "use TPR shadow" VM-execution control is 1, bytes 3:1 of VTPR (see Section 29.1.1) may be cleared (behavior may be implementation-specific).

The clearing of these bytes may occur even if the VM entry fails. This is true either if the failure causes control to pass to the instruction following the VM-entry instruction or if it causes processor state to be loaded from the host-state area of the VMCS.

- If the "use TPR shadow" VM-execution control is 1 and the "virtual-interrupt delivery" VM-execution control is 0, bits 31:4 of the TPR threshold VM-execution control field must be 0.6
- The following check is performed if the "use TPR shadow" VM-execution control is 1 and the "virtualize APIC accesses" and "virtual-interrupt delivery" VM-execution controls are both 0: the value of bits 3:0 of the TPR threshold VM-execution control field should not be greater than the value of bits 7:4 of VTPR (see Section 29.1.1).
- If the "NMI exiting" VM-execution control is 0, the "virtual NMIs" VM-execution control must be 0.
- If the "virtual NMIs" VM-execution control is 0, the "NMI-window exiting" VM-execution control must be 0.

^{1.} If the "activate secondary controls" primary processor-based VM-execution control is 0, VM entry operates as if each secondary processor-based VM-execution control were 0.

^{2.} Software can determine a processor's physical-address width by executing CPUID with 80000008H in EAX. The physical-address width is returned in bits 7:0 of EAX.

^{3.} If IA32_VMX_BASIC[48] is read as 1, these addresses must not set any bits in the range 63:32; see Appendix A.1.

^{4.} If IA32 VMX BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1.

^{5.} If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1.

^{6. &}quot;Virtual-interrupt delivery" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "virtual-interrupt delivery" VM-execution control were 0. See Section 24.6.2.

- If the "virtualize APIC-accesses" VM-execution control is 1, the APIC-access address must satisfy the following checks:
 - Bits 11:0 of the address must be 0.
 - The address should not set any bits beyond the processor's physical-address width.¹
- If the "use TPR shadow" VM-execution control is 0, the following VM-execution controls must also be 0: "virtualize x2APIC mode", "APIC-register virtualization", and "virtual-interrupt delivery".²
- If the "virtualize x2APIC mode" VM-execution control is 1, the "virtualize APIC accesses" VM-execution control must be 0.
- If the "virtual-interrupt delivery" VM-execution control is 1, the "external-interrupt exiting" VM-execution control must be 1.
- If the "process posted interrupts" VM-execution control is 1, the following must be true:³
 - The "virtual-interrupt delivery" VM-execution control is 1.
 - The "acknowledge interrupt on exit" VM-exit control is 1.
 - The posted-interrupt notification vector has a value in the range 0-255 (bits 15:8 are all 0).
 - Bits 5:0 of the posted-interrupt descriptor address are all 0.
 - The posted-interrupt descriptor address does not set any bits beyond the processor's physical-address width.⁴
- If the "enable VPID" VM-execution control is 1, the value of the VPID VM-execution control field must not be 0000H.⁵
- If the "enable EPT" VM-execution control is 1, the EPTP VM-execution control field (see Table 24-8 in Section 24.6.11) must satisfy the following checks:⁶
 - The EPT memory type (bits 2:0) must be a value supported by the processor as indicated in the IA32_VMX_EPT_VPID_CAP MSR (see Appendix A.10).
 - Bits 5:3 (1 less than the EPT page-walk length) must be 3, indicating an EPT page-walk length of 4; see Section 28.2.2.
 - Bit 6 (enable bit for accessed and dirty flags for EPT) must be 0 if bit 21 of the IA32_VMX_EPT_VPID_CAP MSR (see Appendix A.10) is read as 0, indicating that the processor does not support accessed and dirty flags for EPT.
 - Reserved bits 11:7 and 63:N (where N is the processor's physical-address width) must all be 0.
- If the "enable PML" VM-execution control is 1, the "enable EPT" VM-execution control must also be 1.⁷ In addition, the PML address must satisfy the following checks:
 - Bits 11:0 of the address must be 0.
- 1. If IA32 VMX BASICI481 is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1.
- 2. "Virtualize x2APIC mode" and "APIC-register virtualization" are secondary processor-based VM-execution controls. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if these controls were 0. See Section 24.6.2.
- 3. "Process posted interrupts" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "process posted interrupts" VM-execution control were 0. See Section 24.6.2.
- 4. If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1.
- 5. "Enable VPID" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution control is 0, VM entry functions as if the "enable VPID" VM-execution control were 0. See Section 24.6.2.
- 6. "Enable EPT" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "enable EPT" VM-execution control were 0. See Section 24.6.2.
- 7. "Enable PML" and "enable EPT" are both secondary processor-based VM-execution controls. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if both these controls were 0. See Section 24.6.2.

- The address should not set any bits beyond the processor's physical-address width.¹
- If the "unrestricted guest" VM-execution control is 1, the "enable EPT" VM-execution control must also be 1.²
- If the "enable VM functions" processor-based VM-execution control is 1, reserved bits in the VM-function controls must be clear. Software may consult the VMX capability MSRs to determine which bits are reserved (see Appendix A.11). In addition, the following check is performed based on the setting of bits in the VM-function controls (see Section 24.6.15):
 - If "EPTP switching" VM-function control is 1, the "enable EPT" VM-execution control must also be 1. In addition, the EPTP-list address must satisfy the following checks:
 - Bits 11:0 of the address must be 0.
 - The address must not set any bits beyond the processor's physical-address width.

If the "enable VM functions" processor-based VM-execution control is 0, no checks are performed on the VM-function controls.

- If the "VMCS shadowing" VM-execution control is 1, the VMREAD-bitmap and VMWRITE-bitmap addresses
 must each satisfy the following checks:⁴
 - Bits 11:0 of the address must be 0.
 - The address must not set any bits beyond the processor's physical-address width.
- If the "EPT-violation #VE" VM-execution control is 1, the virtualization-exception information address must satisfy the following checks:⁵
 - Bits 11:0 of the address must be 0.
 - The address must not set any bits beyond the processor's physical-address width.

...

26.3.1.5 Checks on Guest Non-Register State

The following checks are performed on fields in the guest-state area corresponding to non-register state:

- Activity state.
 - The activity-state field must contain a value in the range 0 3, indicating an activity state supported by the implementation (see Section 24.4.2). Future processors may include support for other activity states. Software should read the VMX capability MSR IA32_VMX_MISC (see Appendix A.6) to determine what activity states are supported.
 - The activity-state field must not indicate the HLT state if the DPL (bits 6:5) in the access-rights field for SS is not 0.⁶
 - The activity-state field must indicate the active state if the interruptibility-state field indicates blocking by either MOV-SS or by STI (if either bit 0 or bit 1 in that field is 1).

^{1.} If IA32_VMX_BASIC[48] is read as 1, this address must not set any bits in the range 63:32; see Appendix A.1.

^{2. &}quot;Unrestricted guest" and "enable EPT" are both secondary processor-based VM-execution controls. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if both these controls were 0. See Section 24.6.2.

^{3. &}quot;Enable VM functions" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "enable VM functions" VM-execution control were 0. See Section 24.6.2.

^{4. &}quot;VMCS shadowing" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "VMCS shadowing" VM-execution control were 0. See Section 24.6.2.

^{5. &}quot;EPT-violation #VE" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "EPT-violation #VE" VM-execution control were 0. See Section 24.6.2.

^{6.} As noted in Section 24.4.1, SS.DPL corresponds to the logical processor's current privilege level (CPL).

- If the valid bit (bit 31) in the VM-entry interruption-information field is 1, the interruption to be delivered (as defined by interruption type and vector) must not be one that would normally be blocked while a logical processor is in the activity state corresponding to the contents of the activity-state field. The following items enumerate the interruptions (as specified in the VM-entry interruption-information field) whose injection is allowed for the different activity states:
 - Active. Any interruption is allowed.
 - HLT. The only events allowed are the following:
 - Those with interruption type external interrupt or non-maskable interrupt (NMI).
 - Those with interruption type hardware exception and vector 1 (debug exception) or vector 18 (machine-check exception).
 - Those with interruption type other event and vector 0 (pending MTF VM exit).

See Table 24-13 in Section 24.8.3 for details regarding the format of the VM-entry interruption-information field.

- Shutdown. Only NMIs and machine-check exceptions are allowed.
- Wait-for-SIPI. No interruptions are allowed.
- The activity-state field must not indicate the wait-for-SIPI state if the "entry to SMM" VM-entry control is
 1.
- Interruptibility state.
 - The reserved bits (bits 31:4) must be 0.
 - The field cannot indicate blocking by both STI and MOV SS (bits 0 and 1 cannot both be 1).
 - Bit 0 (blocking by STI) must be 0 if the IF flag (bit 9) is 0 in the RFLAGS field.
 - Bit 0 (blocking by STI) and bit 1 (blocking by MOV-SS) must both be 0 if the valid bit (bit 31) in the VM-entry interruption-information field is 1 and the interruption type (bits 10:8) in that field has value 0, indicating external interrupt.
 - Bit 1 (blocking by MOV-SS) must be 0 if the valid bit (bit 31) in the VM-entry interruption-information field is 1 and the interruption type (bits 10:8) in that field has value 2, indicating non-maskable interrupt (NMI).
 - Bit 2 (blocking by SMI) must be 0 if the processor is not in SMM.
 - Bit 2 (blocking by SMI) must be 1 if the "entry to SMM" VM-entry control is 1.
 - A processor may require bit 0 (blocking by STI) to be 0 if the valid bit (bit 31) in the VM-entry interruption-information field is 1 and the interruption type (bits 10:8) in that field has value 2, indicating NMI. Other processors may not make this requirement.
 - Bit 3 (blocking by NMI) must be 0 if the "virtual NMIs" VM-execution control is 1, the valid bit (bit 31) in the VM-entry interruption-information field is 1, and the interruption type (bits 10:8) in that field has value 2 (indicating NMI).

NOTE

If the "virtual NMIs" VM-execution control is 0, there is no requirement that bit 3 be 0 if the valid bit in the VM-entry interruption-information field is 1 and the interruption type in that field has value 2.

- Pending debug exceptions.
 - Bits 11:4, bit 13, bit 15, and bits 63:17 (bits 31:17 on processors that do not support Intel 64 architecture) must be 0.

- The following checks are performed if any of the following holds: (1) the interruptibility-state field indicates blocking by STI (bit 0 in that field is 1); (2) the interruptibility-state field indicates blocking by MOV SS (bit 1 in that field is 1); or (3) the activity-state field indicates HLT:
 - Bit 14 (BS) must be 1 if the TF flag (bit 8) in the RFLAGS field is 1 and the BTF flag (bit 1) in the IA32 DEBUGCTL field is 0.
 - Bit 14 (BS) must be 0 if the TF flag (bit 8) in the RFLAGS field is 0 or the BTF flag (bit 1) in the IA32_DEBUGCTL field is 1.
- The following checks are performed if bit 16 (RTM) is 1:
 - Bits 11:0, bits 15:13, and bits 63:17 (bits 31:17 on processors that do not support Intel 64 architecture) must be 0; bit 12 must be 1.
 - The processor must support for RTM by enumerating CPUID.(EAX=07H,ECX=0):EBX[11] as 1.
 - The interruptibility-state field must not indicate blocking by MOV SS (bit 1 in that field must be 0).
- VMCS link pointer. The following checks apply if the field contains a value other than FFFFFFF_FFFFFFH:
 - Bits 11:0 must be 0.
 - Bits beyond the processor's physical-address width must be 0.^{1,2}
 - The 4 bytes located in memory referenced by the value of the field (as a physical address) must satisfy the following:
 - Bits 30:0 must contain the processor's VMCS revision identifier (see Section 24.2).³
 - Bit 31 must contain the setting of the "VMCS shadowing" VM-execution control.⁴ This implies that the referenced VMCS is a shadow VMCS (see Section 24.10) if and only if the "VMCS shadowing" VM-execution control is 1.
 - If the processor is not in SMM or the "entry to SMM" VM-entry control is 1, the field must not contain the current VMCS pointer.
 - If the processor is in SMM and the "entry to SMM" VM-entry control is 0, the field must differ from the executive-VMCS pointer.

26. Updates to Chapter 27, Volume 3C

Change bars show changes to Chapter 27 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

...

^{1.} Software can determine a processor's physical-address width by executing CPUID with 80000008H in EAX. The physical-address width is returned in bits 7:0 of EAX.

^{2.} If IA32_VMX_BASIC[48] is read as 1, this field must not set any bits in the range 63:32; see Appendix A.1.

^{3.} Earlier versions of this manual specified that the VMCS revision identifier was a 32-bit field. For all processors produced prior to this change, bit 31 of the VMCS revision identifier was 0.

^{4. &}quot;VMCS shadowing" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM entry functions as if the "VMCS shadowing" VM-execution control were 0. See Section 24.6.2.

27.1 ARCHITECTURAL STATE BEFORE A VM EXIT

This section describes the architectural state that exists before a VM exit, especially for VM exits caused by events that would normally be delivered through the IDT. Note the following:

- An exception causes a VM exit directly if the bit corresponding to that exception is set in the exception bitmap. A non-maskable interrupt (NMI) causes a VM exit directly if the "NMI exiting" VM-execution control is 1. An external interrupt causes a VM exit directly if the "external-interrupt exiting" VM-execution control is 1. A start-up IPI (SIPI) that arrives while a logical processor is in the wait-for-SIPI activity state causes a VM exit directly. INIT signals that arrive while the processor is not in the wait-for-SIPI activity state cause VM exits directly.
- An exception, NMI, external interrupt, or software interrupt causes a VM exit indirectly if it does not do so
 directly but delivery of the event causes a nested exception, double fault, task switch, APIC access (see
 Section 27.4), EPT violation, EPT misconfiguration, or page-modification log-full event that causes a VM exit.
- An event results in a VM exit if it causes a VM exit (directly or indirectly).

The following bullets detail when architectural state is and is not updated in response to VM exits:

- If an event causes a VM exit directly, it does not update architectural state as it would have if it had it not caused the VM exit:
 - A debug exception does not update DR6, DR7.GD, or IA32_DEBUGCTL.LBR. (Information about the nature of the debug exception is saved in the exit qualification field.)
 - A page fault does not update CR2. (The linear address causing the page fault is saved in the exit-qualification field.)
 - An NMI causes subsequent NMIs to be blocked, but only after the VM exit completes.
 - An external interrupt does not acknowledge the interrupt controller and the interrupt remains pending, unless the "acknowledge interrupt on exit" VM-exit control is 1. In such a case, the interrupt controller is acknowledged and the interrupt is no longer pending.
 - The flags L0 L3 in DR7 (bit 0, bit 2, bit 4, and bit 6) are not cleared when a task switch causes a VM exit.
 - If a task switch causes a VM exit, none of the following are modified by the task switch: old task-state segment (TSS); new TSS; old TSS descriptor; new TSS descriptor; RFLAGS.NT¹; or the TR register.
 - No last-exception record is made if the event that would do so directly causes a VM exit.
 - If a machine-check exception causes a VM exit directly, this does not prevent machine-check MSRs from being updated. These are updated by the machine-check event itself and not the resulting machine-check exception.
 - If the logical processor is in an inactive state (see Section 24.4.2) and not executing instructions, some events may be blocked but others may return the logical processor to the active state. Unblocked events may cause VM exits.² If an unblocked event causes a VM exit directly, a return to the active state occurs only after the VM exit completes.³ The VM exit generates any special bus cycle that is normally generated when the active state is entered from that activity state.

This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX
operation also support Intel 64 architecture. For processors that do not support Intel 64 architecture, this notation refers to the
32-bit forms of those registers (EAX, EIP, ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to
lower 32 bits of the indicated register.

^{2.} If a VM exit takes the processor from an inactive state resulting from execution of a specific instruction (HLT or MWAIT), the value saved for RIP by that VM exit will reference the following instruction.

^{3.} An exception is made if the logical processor had been inactive due to execution of MWAIT; in this case, it is considered to have become active before the VM exit.

MTF VM exits (see Section 25.5.2 and Section 26.6.8) are not blocked in the HLT activity state. If an MTF VM exit occurs in the HLT activity state, the logical processor returns to the active state only after the VM exit completes. MTF VM exits are blocked the shutdown state and the wait-for-SIPI state.

- If an event causes a VM exit indirectly, the event does update architectural state:
 - A debug exception updates DR6, DR7, and the IA32_DEBUGCTL MSR. No debug exceptions are considered pending.
 - A page fault updates CR2.
 - An NMI causes subsequent NMIs to be blocked before the VM exit commences.
 - An external interrupt acknowledges the interrupt controller and the interrupt is no longer pending.
 - If the logical processor had been in an inactive state, it enters the active state and, before the VM exit
 commences, generates any special bus cycle that is normally generated when the active state is entered
 from that activity state.
 - There is no blocking by STI or by MOV SS when the VM exit commences.
 - Processor state that is normally updated as part of delivery through the IDT (CS, RIP, SS, RSP, RFLAGS) is not modified. However, the incomplete delivery of the event may write to the stack.
 - The treatment of last-exception records is implementation dependent:
 - Some processors make a last-exception record when beginning the delivery of an event through the IDT (before it can encounter a nested exception). Such processors perform this update even if the event encounters a nested exception that causes a VM exit (including the case where nested exceptions lead to a triple fault).
 - Other processors delay making a last-exception record until event delivery has reached some event handler successfully (perhaps after one or more nested exceptions). Such processors do not update the last-exception record if a VM exit or triple fault occurs before an event handler is reached.
- If the "virtual NMIs" VM-execution control is 1, VM entry injects an NMI, and delivery of the NMI causes a nested exception, double fault, task switch, or APIC access that causes a VM exit, virtual-NMI blocking is in effect before the VM exit commences.
- If a VM exit results from a fault, EPT violation, EPT misconfiguration, or page-modification log-full event is encountered during execution of IRET and the "NMI exiting" VM-execution control is 0, any blocking by NMI is cleared before the VM exit commences. However, the previous state of blocking by NMI may be recorded in the VM-exit interruption-information field; see Section 27.2.2.
- If a VM exit results from a fault, EPT violation, EPT misconfiguration, or page-modification log-full event is encountered during execution of IRET and the "virtual NMIs" VM-execution control is 1, virtual-NMI blocking is cleared before the VM exit commences. However, the previous state of virtual-NMI blocking may be recorded in the VM-exit interruption-information field; see Section 27.2.2.
- Suppose that a VM exit is caused directly by an x87 FPU Floating-Point Error (#MF) or by any of the following events if the event was unblocked due to (and given priority over) an x87 FPU Floating-Point Error: an INIT signal, an external interrupt, an NMI, an SMI; or a machine-check exception. In these cases, there is no blocking by STI or by MOV SS when the VM exit commences.
- Normally, a last-branch record may be made when an event is delivered through the IDT. However, if such an event results in a VM exit before delivery is complete, no last-branch record is made.
- If machine-check exception results in a VM exit, processor state is suspect and may result in suspect state being saved to the guest-state area. A VM monitor should consult the RIPV and EIPV bits in the IA32_MCG_STATUS MSR before resuming a guest that caused a VM exit resulting from a machine-check exception.
- If a VM exit results from a fault, APIC access (see Section 29.4), EPT violation, EPT misconfiguration, or pagemodification log-full event is encountered while executing an instruction, data breakpoints due to that

instruction may have been recognized and information about them may be saved in the pending debug exceptions field (see Section 27.3.4).

- The following VM exits are considered to happen after an instruction is executed:
 - VM exits resulting from debug traps (single-step, I/O breakpoints, and data breakpoints).
 - VM exits resulting from debug exceptions whose recognition was delayed by blocking by MOV SS.
 - VM exits resulting from some machine-check exceptions.
 - Trap-like VM exits due to execution of MOV to CR8 when the "CR8-load exiting" VM-execution control is 0 and the "use TPR shadow" VM-execution control is 1 (see Section 29.3). (Such VM exits can occur only from 64-bit mode and thus only on processors that support Intel 64 architecture.)
 - Trap-like VM exits due to execution of WRMSR when the "use MSR bitmaps" VM-execution control is 1; the value of ECX is in the range 800H–8FFH; and the bit corresponding to the ECX value in write bitmap for low MSRs is 0; and the "virtualize x2APIC mode" VM-execution control is 1. See Section 29.5.
 - VM exits caused by APIC-write emulation (see Section 29.4.3.2) that result from APIC accesses as part of instruction execution.

For these VM exits, the instruction's modifications to architectural state complete before the VM exit occurs. Such modifications include those to the logical processor's interruptibility state (see Table 24-3). If there had been blocking by MOV SS, POP SS, or STI before the instruction executed, such blocking is no longer in effect.

. . .

27.2.1 Basic VM-Exit Information

Section 24.9.1 defines the basic VM-exit information fields. The following items detail their use.

- · Exit reason.
 - Bits 15:0 of this field contain the basic exit reason. It is loaded with a number indicating the general cause of the VM exit. Appendix C lists the numbers used and their meaning.
 - The remainder of the field (bits 31:16) is cleared to 0 (certain SMM VM exits may set some of these bits; see Section 34.15.2.3).¹
- Exit qualification. This field is saved for VM exits due to the following causes: debug exceptions; page-fault exceptions; start-up IPIs (SIPIs); system-management interrupts (SMIs) that arrive immediately after the retirement of I/O instructions; task switches; INVEPT; INVLPG; INVPCID; INVVPID; LGDT; LIDT; LLDT; LTR; SGDT; SIDT; SLDT; STR; VMCLEAR; VMPTRLD; VMPTRST; VMREAD; VMWRITE; VMXON; XRSTORS; XSAVES; control-register accesses; MOV DR; I/O instructions; MWAIT; accesses to the APIC-access page (see Section 29.4); EPT violations; EOI virtualization (see Section 29.1.4); APIC-write emulation (see Section 29.4.3.3); and page-modification log full (see Section 28.2.5). For all other VM exits, this field is cleared. The following items provide details:

^{1.} Bit 31 of this field is set on certain VM-entry failures; see Section 26.7.

 For a debug exception, the exit qualification contains information about the debug exception. The information has the format given in Table 24-4.

Table 27-1 Exit Qualification for Debug Exceptions

Bit Position(s)	Contents
3:0	B3 – B0. When set, each of these bits indicates that the corresponding breakpoint condition was met. Any of these bits may be set even if its corresponding enabling bit in DR7 is not set.
12:4	Reserved (cleared to 0).
13	BD. When set, this bit indicates that the cause of the debug exception is "debug register access detected."
14	BS. When set, this bit indicates that the cause of the debug exception is either the execution of a single instruction (if RFLAGS.TF = 1 and IA32_DEBUGCTL.BTF = 0) or a taken branch (if RFLAGS.TF = DEBUGCTL.BTF = 1).
63:15	Reserved (cleared to 0). Bits 63:32 exist only on processors that support Intel 64 architecture.

- For a page-fault exception, the exit qualification contains the linear address that caused the page fault. On processors that support Intel 64 architecture, bits 63:32 are cleared if the logical processor was not in 64bit mode before the VM exit.
- For a start-up IPI (SIPI), the exit qualification contains the SIPI vector information in bits 7:0. Bits 63:8 of the exit qualification are cleared to 0.
- For a task switch, the exit qualification contains details about the task switch, encoded as shown in Table 27-2.
- For INVLPG, the exit qualification contains the linear-address operand of the instruction.
 - On processors that support Intel 64 architecture, bits 63:32 are cleared if the logical processor was not in 64-bit mode before the VM exit.
 - If the INVLPG source operand specifies an unusable segment, the linear address specified in the exit qualification will match the linear address that the INVLPG would have used if no VM exit occurred. This address is not architecturally defined and may be implementation-specific.

Table 27-2 Exit Qualification for Task Switch

Bit Position(s)	Contents
15:0	Selector of task-state segment (TSS) to which the guest attempted to switch
29:16	Reserved (cleared to 0)
31:30	Source of task switch initiation: 0: CALL instruction 1: IRET instruction 2: JMP instruction 3: Task gate in IDT
63:32	Reserved (cleared to 0). These bits exist only on processors that support Intel 64 architecture.

For INVEPT, INVPCID, INVVPID, LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, STR, VMCLEAR, VMPTRLD, VMPTRST, VMREAD, VMWRITE, VMXON, XRSTORS, and XSAVES, the exit qualification receives the value of the instruction's displacement field, which is sign-extended to 64 bits if necessary (32 bits on

processors that do not support Intel 64 architecture). If the instruction has no displacement (for example, has a register operand), zero is stored into the exit qualification.

On processors that support Intel 64 architecture, an exception is made for RIP-relative addressing (used only in 64-bit mode). Such addressing causes an instruction to use an address that is the sum of the displacement field and the value of RIP that references the following instruction. In this case, the exit qualification is loaded with the sum of the displacement field and the appropriate RIP value.

In all cases, bits of this field beyond the instruction's address size are undefined. For example, suppose that the address-size field in the VM-exit instruction-information field (see Section 24.9.4 and Section 27.2.4) reports an n-bit address size. Then bits 63:n (bits 31:n on processors that do not support Intel 64 architecture) of the instruction displacement are undefined.

- For a control-register access, the exit qualification contains information about the access and has the format given in Table 27-3.
- For MOV DR, the exit qualification contains information about the instruction and has the format given in Table 27-4.
- For an I/O instruction, the exit qualification contains information about the instruction and has the format given in Table 27-5.
- For MWAIT, the exit qualification contains a value that indicates whether address-range monitoring hardware was armed. The exit qualification is set either to 0 (if address-range monitoring hardware is not armed) or to 1 (if address-range monitoring hardware is armed).
- For an APIC-access VM exit resulting from a linear access or a guest-physical access to the APIC-access page (see Section 29.4), the exit qualification contains information about the access and has the format given in Table 27-6.¹

Such a VM exit that set bits 15:12 of the exit qualification to 0000b (data read during instruction execution) or 0001b (data write during instruction execution) set bit 12—which distinguishes data read from data write—to that which would have been stored in bit 1—W/R—of the page-fault error code had the access caused a page fault instead of an APIC-access VM exit. This implies the following:

- For an APIC-access VM exit caused by the CLFLUSH and CLFLUSHOPT instructions, the access type is "data read during instruction execution."
- For an APIC-access VM exit caused by the ENTER instruction, the access type is "data write during instruction execution."

Table 27-3 Exit Qualification for Control-Register Accesses

Bit Positions	Contents	
3:0	Number of control register (0 for CLTS and LMSW). Bit 3 is always 0 on processors that do not support Intel 64 architecture as they do not support CR8.	
5:4	Access type: 0 = MOV to CR 1 = MOV from CR 2 = CLTS 3 = LMSW	

^{1.} The exit qualification is undefined if the access was part of the logging of a branch record or a precise-event-based-sampling (PEBS) record to the DS save area. It is recommended that software configure the paging structures so that no address in the DS save area translates to an address on the APIC-access page.

Table 27-3 Exit Qualification for Control-Register Accesses (Contd.)

Bit Positions	Contents	
6	LMSW operand type: 0 = register 1 = memory For CLTS and MOV CR, cleared to 0	
7	Reserved (cleared to 0)	
11:8	For MOV CR, the general-purpose register: 0 = RAX 1 = RCX 2 = RDX 3 = RBX 4 = RSP 5 = RBP 6 = RSI 7 = RDI 8-15 represent R8-R15, respectively (used only on processors that support Intel 64 architecture) For CLTS and LMSW, cleared to 0	
15:12	Reserved (cleared to 0)	
31:16	For LMSW, the LMSW source data For CLTS and MOV CR, cleared to 0	
63:32	Reserved (cleared to 0). These bits exist only on processors that support Intel 64 architecture.	

- For an APIC-access VM exit caused by the MASKMOVQ instruction or the MASKMOVDQU instruction, the access type is "data write during instruction execution."
- For an APIC-access VM exit caused by the MONITOR instruction, the access type is "data read during instruction execution."

Such a VM exit stores 1 for bit 31 for IDT-vectoring information field (see Section 27.2.3) if and only if it sets bits 15:12 of the exit qualification to 0011b (linear access during event delivery) or 1010b (guest-physical access during event delivery).

See Section 29.4.4 for further discussion of these instructions and APIC-access VM exits.

For APIC-access VM exits resulting from physical accesses to the APIC-access page (see Section 29.4.6), the exit qualification is undefined.

 For an EPT violation, the exit qualification contains information about the access causing the EPT violation and has the format given in Table 27-7. An EPT violation that occurs during as a result of execution of a read-modify-write operation sets bit 1 (data write). Whether it also sets bit 0 (data read) is implementation-specific and, for a given implementation, may differ for different kinds of read-modify-write operations.

Table 27-4 Exit Qualification for MOV DR

Bit Position(s)	Contents	
2:0	Number of debug register	
3	Reserved (cleared to 0)	
4	Direction of access (0 = MOV to DR; 1 = MOV from DR)	
7:5	Reserved (cleared to 0)	
11:8	General-purpose register: 0 = RAX 1 = RCX 2 = RDX 3 = RBX 4 = RSP 5 = RBP 6 = RSI 7 = RDI 8 -15 = R8 - R15, respectively	
63:12	Reserved (cleared to 0)	

Table 27-5 Exit Qualification for I/O Instructions

Bit Position(s)	Contents
2:0	Size of access: 0 = 1-byte 1 = 2-byte 3 = 4-byte Other values not used
3	Direction of the attempted access (0 = OUT, 1 = IN)
4	String instruction (0 = not string; 1 = string)
5	REP prefixed (0 = not REP; 1 = REP)
6	Operand encoding (0 = DX, 1 = immediate)
15:7	Reserved (cleared to 0)
31:16	Port number (as specified in DX or in an immediate operand)
63:32	Reserved (cleared to 0). These bits exist only on processors that support Intel 64 architecture.

Bit 12 is undefined in any of the following cases:

• If the "NMI exiting" VM-execution control is 1 and the "virtual NMIs" VM-execution control is 0.

• If the VM exit sets the valid bit in the IDT-vectoring information field (see Section 27.2.3).

Otherwise, bit 12 is defined as follows:

• If the "virtual NMIs" VM-execution control is 0, the EPT violation was caused by a memory access as part of execution of the IRET instruction, and blocking by NMI (see Table 24-3) was in effect before execution of IRET, bit 12 is set to 1.

Table 27-6 Exit Qualification for APIC-Access VM Exits from Linear Accesses and Guest-Physical Accesses

Bit Position(s)	Contents	
11:0	 If the APIC-access VM exit is due to a linear access, the offset of access within the APIC page. Undefined if the APIC-access VM exit is due a guest-physical access 	
15:12	Access type: 0 = linear access for a data read during instruction execution 1 = linear access for a data write during instruction execution 2 = linear access for an instruction fetch 3 = linear access (read or write) during event delivery 10 = guest-physical access during event delivery 15 = guest-physical access for an instruction fetch or during instruction execution Other values not used	
63:16	Reserved (cleared to 0). Bits 63:32 exist only on processors that support Intel 64 architecture.	

- If the "virtual NMIs" VM-execution control is 1,the EPT violation was caused by a memory access as part of execution of the IRET instruction, and virtual-NMI blocking was in effect before execution of IRET, bit 12 is set to 1.
- For all other relevant VM exits, bit 12 is cleared to 0.
- For VM exits caused as part of EOI virtualization (Section 29.1.4), bits 7:0 of the exit qualification are set to vector of the virtual interrupt that was dismissed by the EOI virtualization. Bits above bit 7 are cleared.
- For APIC-write VM exits (Section 29.4.3.3), bits 11:0 of the exit qualification are set to the page offset of the write access that caused the VM exit.¹ Bits above bit 11 are cleared.
- For a VM exit due to a page-modification log-full event (Section 28.2.5), only bit 12 of the exit qualification is defined, and only in some cases. It is undefined in the following cases:
 - If the "NMI exiting" VM-execution control is 1 and the "virtual NMIs" VM-execution control is 0.
 - If the VM exit sets the valid bit in the IDT-vectoring information field (see Section 27.2.3).

Otherwise, it is defined as follows:

- If the "virtual NMIs" VM-execution control is 0, the page-modification log-full event was caused by a memory access as part of execution of the IRET instruction, and blocking by NMI (see Table 24-3) was in effect before execution of IRET, bit 12 is set to 1.
- If the "virtual NMIs" VM-execution control is 1,the page-modification log-full event was caused by a memory access as part of execution of the IRET instruction, and virtual-NMI blocking was in effect before execution of IRET, bit 12 is set to 1.
- For all other relevant VM exits, bit 12 is cleared to 0.

For these VM exits, all bits other than bit 12 are undefined.

^{1.} Execution of WRMSR with ECX = 83FH (self-IPI MSR) can lead to an APIC-write VM exit; the exit qualification for such an APIC-write VM exit is 3F0H.

- Guest-linear address. For some VM exits, this field receives a linear address that pertains to the VM exit.
 The field is set for different VM exits as follows:
 - VM exits due to attempts to execute LMSW with a memory operand. In these cases, this field receives the linear address of that operand. Bits 63:32 are cleared if the logical processor was not in 64-bit mode before the VM exit.
 - VM exits due to attempts to execute INS or OUTS for which the relevant segment is usable (if the relevant segment is not usable, the value is undefined). (ES is always the relevant segment for INS; for OUTS, the relevant segment is DS unless overridden by an instruction prefix.) The linear address is the base address of relevant segment plus (E)DI (for INS) or (E)SI (for OUTS). Bits 63:32 are cleared if the logical processor was not in 64-bit mode before the VM exit.

Table 27-7 Exit Qualification for EPT Violations

Bit Position(s)	Contents	
0	Set if the access causing the EPT violation was a data read. ¹	
1	Set if the access causing the EPT violation was a data write. ¹	
2	Set if the access causing the EPT violation was an instruction fetch.	
3	The logical-AND of bit 0 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates that the guest-physical address was readable). ²	
4	The logical-AND of bit 1 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates that the guest-physical address was writeable).	
5	The logical-AND of bit 2 in the EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation (indicates that the guest-physical address was executable).	
6	Reserved (cleared to 0).	
7	Set if the guest linear-address field is valid. The guest linear-address field is valid for all EPT violations except those resulting from an attempt to load the guest PDPTEs as part of the execution of the MOV CR instruction.	
8	 If bit 7 is 1: Set if the access causing the EPT violation is to a guest-physical address that is the translation of a linear address. Clear if the access causing the EPT violation is to a paging-structure entry as part of a page walk or the update of an accessed or dirty bit. Reserved if bit 7 is 0 (cleared to 0). 	
11:9	Reserved (cleared to 0).	
12	NMI unblocking due to IRET	
63:13	Reserved (cleared to 0).	

NOTES

- 1. If accessed and dirty flags for EPT are enabled, processor accesses to guest paging-structure entries are treated as writes with regard to EPT violations (see Section 28.2.3.2). If such an access causes an EPT violation, the processor sets both bit 0 and bit 1 of the exit qualification.
- 2. Bits 5:3 are cleared to 0 if any of EPT paging-structure entries used to translate the guest-physical address of the access causing the EPT violation is not present (see Section 28.2.2).

- VM exits due to EPT violations that set bit 7 of the exit qualification (see Table 27-7; these are all EPT violations except those resulting from an attempt to load the PDPTEs as of execution of the MOV CR instruction). The linear address may translate to the guest-physical address whose access caused the EPT violation. Alternatively, translation of the linear address may reference a paging-structure entry whose access caused the EPT violation. Bits 63:32 are cleared if the logical processor was not in 64-bit mode before the VM exit.
- For all other VM exits, the field is undefined.
- **Guest-physical address**. For a VM exit due to an EPT violation or an EPT misconfiguration, this field receives the guest-physical address that caused the EPT violation or EPT misconfiguration. For all other VM exits, the field is undefined.

...

27.2.3 Information for VM Exits During Event Delivery

Section 24.9.3 defined fields containing information for VM exits that occur while delivering an event through the IDT and as a result of any of the following cases:¹

- A fault occurs during event delivery and causes a VM exit (because the bit associated with the fault is set to 1 in the exception bitmap).
- A task switch is invoked through a task gate in the IDT. The VM exit occurs due to the task switch only after the initial checks of the task switch pass (see Section 25.4.2).
- Event delivery causes an APIC-access VM exit (see Section 29.4).
- An EPT violation, EPT misconfiguration, or page-modification log-full event that occurs during event delivery.

These fields are used for VM exits that occur during delivery of events injected as part of VM entry (see Section 26.5.1.2).

A VM exit is not considered to occur during event delivery in any of the following circumstances:

- The original event causes the VM exit directly (for example, because the original event is a non-maskable interrupt (NMI) and the "NMI exiting" VM-execution control is 1).
- The original event results in a double-fault exception that causes the VM exit directly.
- The VM exit occurred as a result of fetching the first instruction of the handler invoked by the event delivery.
- The VM exit is caused by a triple fault.

The following items detail the use of these fields:

- IDT-vectoring information (format given in Table 24-16). The following items detail how this field is established for VM exits that occur during event delivery:
 - If the VM exit occurred during delivery of an exception, bits 7:0 receive the exception vector (at most 31).
 If the VM exit occurred during delivery of an NMI, bits 7:0 are set to 2. If the VM exit occurred during delivery of an external interrupt, bits 7:0 receive the vector.
 - Bits 10:8 are set to indicate the type of event that was being delivered when the VM exit occurred: 0 (external interrupt), 2 (non-maskable interrupt), 3 (hardware exception), 4 (software interrupt), 5 (privileged software interrupt), or 6 (software exception).

Hardware exceptions comprise all exceptions except breakpoint exceptions (#BP; generated by INT3) and overflow exceptions (#OF; generated by INTO); these are software exceptions. BOUND-range exceeded exceptions (#BR; generated by BOUND) and invalid opcode exceptions (#UD) generated by UD2 are hardware exceptions.

^{1.} This includes the case in which a VM exit occurs while delivering a software interrupt (INT n) through the 16-bit IVT (interrupt vector table) that is used in virtual-8086 mode with virtual-machine extensions (if RFLAGS.VM = CR4.VME = 1).

Bits 10:8 may indicate privileged software interrupt if such an event was injected as part of VM entry.

- Bit 11 is set to 1 if the VM exit occurred during delivery of a hardware exception that would have delivered an error code on the stack. This bit is always 0 if the VM exit occurred while the logical processor was in real-address mode (CR0.PE=0).¹ If bit 11 is set to 1, the error code is placed in the IDT-vectoring error code (see below).
- Bit 12 is undefined.
- Bits 30:13 are always set to 0.
- Bit 31 is always set to 1.

For other VM exits, the field is marked invalid (by clearing bit 31) and the remainder of the field is undefined.

- IDT-vectoring error code.
 - For VM exits that set both bit 31 (valid) and bit 11 (error code valid) in the IDT-vectoring information field, this field receives the error code that would have been pushed on the stack by the event that was being delivered through the IDT at the time of the VM exit. The EXT bit is set in this field when it would be set normally.
 - For other VM exits, the value of this field is undefined.

27.2.4 Information for VM Exits Due to Instruction Execution

Section 24.9.4 defined fields containing information for VM exits that occur due to instruction execution. (The VM-exit instruction length is also used for VM exits that occur during the delivery of a software interrupt or software exception.) The following items detail their use.

- VM-exit instruction length. This field is used in the following cases:
 - For fault-like VM exits due to attempts to execute one of the following instructions that cause VM exits unconditionally (see Section 25.1.2) or based on the settings of VM-execution controls (see Section 25.1.3): CLTS, CPUID, GETSEC, HLT, IN, INS, INVD, INVEPT, INVLPG, INVPCID, INVVPID, LGDT, LIDT, LLDT, LMSW, LTR, MONITOR, MOV CR, MOV DR, MWAIT, OUT, OUTS, PAUSE, RDMSR, RDPMC, RDRAND, RDSEED, RDTSC, RDTSCP, RSM, SGDT, SIDT, SLDT, STR, VMCALL, VMCLEAR, VMLAUNCH, VMPTRLD, VMPTRST, VMREAD, VMRESUME, VMWRITE, VMXOFF, VMXON, WBINVD, WRMSR, XRSTORS, XSETBV, and XSAVES.²
 - For VM exits due to software exceptions (those generated by executions of INT3 or INTO).
 - For VM exits due to faults encountered during delivery of a software interrupt, privileged software exception, or software exception.
 - For VM exits due to attempts to effect a task switch via instruction execution. These are VM exits that
 produce an exit reason indicating task switch and either of the following:
 - An exit qualification indicating execution of CALL, IRET, or JMP instruction.
 - An exit qualification indicating a task gate in the IDT and an IDT-vectoring information field indicating
 that the task gate was encountered during delivery of a software interrupt, privileged software
 exception, or software exception.

^{1.} If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, a logical processor cannot be in real-address mode unless the "unrestricted guest" VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1.

^{2.} This item applies only to fault-like VM exits. It does not apply to trap-like VM exits following executions of the MOV to CR8 instruction when the "use TPR shadow" VM-execution control is 1 or to those following executions of the WRMSR instruction when the "virtualize x2APIC mode" VM-execution control is 1.

- For APIC-access VM exits resulting from accesses (see Section 29.4) during delivery of a software interrupt, privileged software exception, or software exception.¹
- For VM exits due executions of VMFUNC that fail because one of the following is true:
 - EAX indicates a VM function that is not enabled (the bit at position EAX is 0 in the VM-function controls; see Section 25.5.5.2).
 - EAX = 0 and either ECX ≥ 512 or the value of ECX selects an invalid tentative EPTP value (see Section 25.5.5.3).

In all the above cases, this field receives the length in bytes (1-15) of the instruction (including any instruction prefixes) whose execution led to the VM exit (see the next paragraph for one exception).

The cases of VM exits encountered during delivery of a software interrupt, privileged software exception, or software exception include those encountered during delivery of events injected as part of VM entry (see Section 26.5.1.2). If the original event was injected as part of VM entry, this field receives the value of the VM-entry instruction length.

All VM exits other than those listed in the above items leave this field undefined.

Table 27-8 Format of the VM-Exit Instruction-Information Field as Used for INS and OUTS

Bit Position(s)	Content	
6:0	Undefined.	
9:7	Address size:	
	0: 16-bit 1: 32-bit 2: 64-bit (used only on processors that support Intel 64 architecture) Other values not used.	
14:10	Undefined.	
17:15	Segment register:	
	0: ES 1: CS 2: SS 3: DS 4: FS 5: GS Other values not used. Undefined for VM exits due to execution of INS.	
31:18	Undefined.	

- VM-exit instruction information. For VM exits due to attempts to execute INS, INVEPT, INVPCID, INVVPID, LIDT, LGDT, LLDT, LTR, OUTS, RDRAND, RDSEED, SIDT, SGDT, SLDT, STR, VMCLEAR, VMPTRLD, VMPTRST, VMREAD, VMWRITE, VMXON, XRSTORS, or XSAVES, this field receives information about the instruction that caused the VM exit. The format of the field depends on the identity of the instruction causing the VM exit:
 - For VM exits due to attempts to execute INS or OUTS, the field has the format is given in Table 27-8.²
 - For VM exits due to attempts to execute INVEPT, INVPCID, or INVVPID, the field has the format is given in Table 27-9.

^{1.} The VM-exit instruction-length field is not defined following APIC-access VM exits resulting from physical accesses (see Section 29.4.6) even if encountered during delivery of a software interrupt, privileged software exception, or software exception.

^{2.} The format of the field was undefined for these VM exits on the first processors to support the virtual-machine extensions. Software can determine whether the format specified in Table 27-8 is used by consulting the VMX capability MSR IA32_VMX_BASIC (see Appendix A.1).

- For VM exits due to attempts to execute LIDT, LGDT, SIDT, or SGDT, the field has the format is given in Table 27-10.
- For VM exits due to attempts to execute LLDT, LTR, SLDT, or STR, the field has the format is given in Table 27-11.
- For VM exits due to attempts to execute RDRAND or RDSEED, the field has the format is given in Table 27-12.
- For VM exits due to attempts to execute VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, or XSAVES, the field has the format is given in Table 27-13.
- For VM exits due to attempts to execute VMREAD or VMWRITE, the field has the format is given in Table 27-14.

For all other VM exits, the field is undefined.

I/O RCX, I/O RSI, I/O RDI, I/O RIP. These fields are undefined except for SMM VM exits due to system-management interrupts (SMIs) that arrive immediately after retirement of I/O instructions. See Section 34.15.2.3.

..

27.3.3 Saving RIP, RSP, and RFLAGS

The contents of the RIP, RSP, and RFLAGS registers are saved as follows:

- The value saved in the RIP field is determined by the nature and cause of the VM exit:
 - If the VM exit occurs due to by an attempt to execute an instruction that causes VM exits unconditionally
 or that has been configured to cause a VM exit via the VM-execution controls, the value saved references
 that instruction.
 - If the VM exit is caused by an occurrence of an INIT signal, a start-up IPI (SIPI), or system-management interrupt (SMI), the value saved is that which was in RIP before the event occurred.
 - If the VM exit occurs due to the 1-setting of either the "interrupt-window exiting" VM-execution control or the "NMI-window exiting" VM-execution control, the value saved is that which would be in the register had the VM exit not occurred.
 - If the VM exit is due to an external interrupt, non-maskable interrupt (NMI), or hardware exception (as defined in Section 27.2.2), the value saved is the return pointer that would have been saved (either on the stack had the event been delivered through a trap or interrupt gate,¹ or into the old task-state segment had the event been delivered through a task gate).
 - If the VM exit is due to a triple fault, the value saved is the return pointer that would have been saved (either on the stack had the event been delivered through a trap or interrupt gate, or into the old taskstate segment had the event been delivered through a task gate) had delivery of the double fault not encountered the nested exception that caused the triple fault.
 - If the VM exit is due to a software exception (due to an execution of INT3 or INTO), the value saved references the INT3 or INTO instruction that caused that exception.
 - Suppose that the VM exit is due to a task switch that was caused by execution of CALL, IRET, or JMP or by execution of a software interrupt (INT n) or software exception (due to execution of INT3 or INTO) that encountered a task gate in the IDT. The value saved references the instruction that caused the task switch (CALL, IRET, JMP, INT n, INT3, or INTO).

^{1.} The reference here is to the full value of RIP before any truncation that would occur had the stack width been only 32 bits or 16 bits.

- Suppose that the VM exit is due to a task switch that was caused by a task gate in the IDT that was
 encountered for any reason except the direct access by a software interrupt or software exception. The
 value saved is that which would have been saved in the old task-state segment had the task switch
 completed normally.
- If the VM exit is due to an execution of MOV to CR8 or WRMSR that reduced the value of bits 7:4 of VTPR (see Section 29.1.1) below that of TPR threshold VM-execution control field (see Section 29.1.2), the value saved references the instruction following the MOV to CR8 or WRMSR.
- If the VM exit was caused by APIC-write emulation (see Section 29.4.3.2) that results from an APIC access as part of instruction execution, the value saved references the instruction following the one whose execution caused the APIC-write emulation.
- The contents of the RSP register are saved into the RSP field.
- With the exception of the resume flag (RF; bit 16), the contents of the RFLAGS register is saved into the RFLAGS field. RFLAGS.RF is saved as follows:
 - If the VM exit is caused directly by an event that would normally be delivered through the IDT, the value saved is that which would appear in the saved RFLAGS image (either that which would be saved on the stack had the event been delivered through a trap or interrupt gate¹ or into the old task-state segment had the event been delivered through a task gate) had the event been delivered through the IDT. See below for VM exits due to task switches caused by task gates in the IDT.
 - If the VM exit is caused by a triple fault, the value saved is that which the logical processor would have in RF in the RFLAGS register had the triple fault taken the logical processor to the shutdown state.
 - If the VM exit is caused by a task switch (including one caused by a task gate in the IDT), the value saved is that which would have been saved in the RFLAGS image in the old task-state segment (TSS) had the task switch completed normally without exception.
 - If the VM exit is caused by an attempt to execute an instruction that unconditionally causes VM exits or one that was configured to do with a VM-execution control, the value saved is 0.2
 - For APIC-access VM exits and for VM exits caused by EPT violations EPT misconfigurations, and pagemodification log-full events, the value saved depends on whether the VM exit occurred during delivery of an event through the IDT:
 - If the VM exit stored 0 for bit 31 for IDT-vectoring information field (because the VM exit did not occur during delivery of an event through the IDT; see Section 27.2.3), the value saved is 1.
 - If the VM exit stored 1 for bit 31 for IDT-vectoring information field (because the VM exit did occur during delivery of an event through the IDT), the value saved is the value that would have appeared in the saved RFLAGS image had the event been delivered through the IDT (see above).
 - For all other VM exits, the value saved is the value RFLAGS.RF had before the VM exit occurred.

27.3.4 Saving Non-Register State

Information corresponding to guest non-register state is saved as follows:

• The activity-state field is saved with the logical processor's activity state before the VM exit. See Section 27.1 for details of how events leading to a VM exit may affect the activity state.

^{1.} The reference here is to the full value of RFLAGS before any truncation that would occur had the stack width been only 32 bits or 16 bits.

^{2.} This is true even if RFLAGS.RF was 1 before the instruction was executed. If, in response to such a VM exit, a VM monitor re-enters the guest to re-execute the instruction that caused the VM exit (for example, after clearing the VM-execution control that caused the VM exit), the instruction may encounter a code breakpoint that has already been processed. A VM monitor can avoid this by setting the guest value of RFLAGS.RF to 1 before resuming guest software.

- The interruptibility-state field is saved to reflect the logical processor's interruptibility before the VM exit. See Section 27.1 for details of how events leading to a VM exit may affect this state. VM exits that end outside system-management mode (SMM) save bit 2 (blocking by SMI) as 0 regardless of the state of such blocking before the VM exit.
 - Bit 3 (blocking by NMI) is treated specially if the "virtual NMIs" VM-execution control is 1. In this case, the value saved for this field does not indicate the blocking of NMIs but rather the state of virtual-NMI blocking.
- The pending debug exceptions field is saved as clear for all VM exits except the following:
 - A VM exit caused by an INIT signal, a machine-check exception, or a system-management interrupt (SMI).
 - A VM exit with basic exit reason "TPR below threshold",¹ "virtualized EOI", "APIC write", or "monitor trap flag."
 - VM exits that are not caused by debug exceptions and that occur while there is MOV-SS blocking of debug exceptions.

For VM exits that do not clear the field, the value saved is determined as follows:

- Each of bits 3:0 may be set if it corresponds to a matched breakpoint. This may be true even if the corresponding breakpoint is not enabled in DR7.
- Suppose that a VM exit is due to an INIT signal, a machine-check exception, or an SMI; or that a VM exit
 has basic exit reason "TPR below threshold" or "monitor trap flag." In this case, the value saved sets bits
 corresponding to the causes of any debug exceptions that were pending at the time of the VM exit.

If the VM exit occurs immediately after VM entry, the value saved may match that which was loaded on VM entry (see Section 26.6.3). Otherwise, the following items apply:

- Bit 12 (enabled breakpoint) is set to 1 in any of the following cases:
 - If there was at least one matched data or I/O breakpoint that was enabled in DR7.
 - If it had been set on VM entry, causing there to be valid pending debug exceptions (see Section 26.6.3) and the VM exit occurred before those exceptions were either delivered or lost.
 - If the XBEGIN instruction was executed immediately before the VM exit and advanced debugging of RTM transactional regions had been enabled (see Section 15.3.7, "RTM-Enabled Debugger Support," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). (This does not apply to VM exits with basic exit reason "monitor trap flag.")

In other cases, bit 12 is cleared to 0.

- Bit 14 (BS) is set if RFLAGS.TF = 1 in either of the following cases:
 - IA32_DEBUGCTL.BTF = 0 and the cause of a pending debug exception was the execution of a single instruction.
 - IA32 DEBUGCTL.BTF = 1 and the cause of a pending debug exception was a taken branch.
- Bit 16 (RTM) is set if a debug exception (#DB) or a breakpoint exception (#BP) occurred inside an RTM region while advanced debugging of RTM transactional regions had been enabled. (This does not apply to VM exits with basic exit reason "monitor trap flag.")
- Suppose that a VM exit is due to another reason (but not a debug exception) and occurs while there is MOV-SS blocking of debug exceptions. In this case, the value saved sets bits corresponding to the causes of any debug exceptions that were pending at the time of the VM exit. If the VM exit occurs immediately after VM entry (no instructions were executed in VMX non-root operation), the value saved may match that which was loaded on VM entry (see Section 26.6.3). Otherwise, the following items apply:

^{3.} If this activity state was an inactive state resulting from execution of a specific instruction (HLT or MWAIT), the value saved for RIP by that VM exit will reference the following instruction.

^{1.} This item includes VM exits that occur as a result of certain VM entries (Section 26.6.7).

- Bit 12 (enabled breakpoint) is set to 1 if there was at least one matched data or I/O breakpoint that was enabled in DR7. Bit 12 is also set if it had been set on VM entry, causing there to be valid pending debug exceptions (see Section 26.6.3) and the VM exit occurred before those exceptions were either delivered or lost. In other cases, bit 12 is cleared to 0.
- The setting of bit 14 (BS) is implementation-specific. However, it is not set if RFLAGS.TF = 0 or IA32_DEBUGCTL.BTF = 1.
- The reserved bits in the field are cleared.
- If the "save VMX-preemption timer value" VM-exit control is 1, the value of timer is saved into the VMX-preemption timer-value field. This is the value loaded from this field on VM entry as subsequently decremented (see Section 25.5.1). VM exits due to timer expiration save the value 0. Other VM exits may also save the value 0 if the timer expired during VM exit. (If the "save VMX-preemption timer value" VM-exit control is 0, VM exit does not modify the value of the VMX-preemption timer-value field.)
- If the logical processor supports the 1-setting of the "enable EPT" VM-execution control, values are saved into the four (4) PDPTE fields as follows:
 - If the "enable EPT" VM-execution control is 1 and the logical processor was using PAE paging at the time of the VM exit, the PDPTE values currently in use are saved:¹
 - The values saved into bits 11:9 of each of the fields is undefined.
 - If the value saved into one of the fields has bit 0 (present) clear, the value saved into bits 63:1 of that field is undefined. That value need not correspond to the value that was loaded by VM entry or to any value that might have been loaded in VMX non-root operation.
 - If the value saved into one of the fields has bit 0 (present) set, the value saved into bits 63:12 of the field is a guest-physical address.
 - If the "enable EPT" VM-execution control is 0 or the logical processor was not using PAE paging at the time
 of the VM exit, the values saved are undefined.

•••

27. Updates to Chapter 28, Volume 3C

Change bars show changes to Chapter 28 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

...

28.2.3 EPT-Induced VM Exits

Accesses using guest-physical addresses may cause VM exits due to EPT misconfigurations, EPT violations, and page-modification log-full events. An **EPT misconfiguration** occurs when, in the course of translating a guest-physical address, the logical processor encounters an EPT paging-structure entry that contains an unsupported value (see Section 28.2.3.1). An **EPT violation** occurs when there is no EPT misconfiguration but the EPT paging-structure entries disallow an access using the guest-physical address (see Section 28.2.3.2). A **page-modification log-full event** occurs when the logical processor determines a need to create a page-modification log entry and the current log is full (see Section 28.2.5).

^{1.} A logical processor uses PAE paging if CR0.PG = 1, CR4.PAE = 1 and IA32_EFER.LMA = 0. See Section 4.4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A. "Enable EPT" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VM exit functions as if the "enable EPT" VM-execution control were 0. See Section 24.6.2.

These events occur only due to an attempt to access memory with a guest-physical address. Loading CR3 with a guest-physical address with the MOV to CR3 instruction can cause neither an EPT configuration nor an EPT violation until that address is used to access a paging structure. ¹

If the "EPT-violation #VE" VM-execution control is 1, certain EPT violations may cause virtualization exceptions instead of VM exits. See Section 25.5.6.1.

. . .

28.2.3.3 Prioritization of EPT Misconfigurations and EPT Violations

The translation of a linear address to a physical address requires one or more translations of guest-physical addresses using EPT (see Section 28.2.1). This section specifies the relative priority of EPT-induced VM exits with respect to each other and to other events that may be encountered when accessing memory using a linear address.

For an access to a guest-physical address, determination of whether an EPT misconfiguration or an EPT violation occurs is based on an iterative process:²

- 1. An EPT paging-structure entry is read (initially, this is an EPT PML4 entry):
 - a. If the entry is not present (bits 2:0 are all 0), an EPT violation occurs.
 - b. If the entry is present but its contents are not configured properly (see Section 28.2.3.1), an EPT misconfiguration occurs.
 - c. If the entry is present and its contents are configured properly, operation depends on whether the entry references another EPT paging structure (whether it is an EPT PDE with bit 7 set to 1 or an EPT PTE):
 - i) If the entry does reference another EPT paging structure, an entry from that structure is accessed; step 1 is executed for that other entry.
 - ii) Otherwise, the entry is used to produce the ultimate physical address (the translation of the original guest-physical address); step 2 is executed.
- 2. Once the ultimate physical address is determined, the privileges determined by the EPT paging-structure entries are evaluated:
 - a. If the access to the guest-physical address is not allowed by these privileges (see Section 28.2.3.2), an EPT violation occurs.
 - b. If the access to the guest-physical address is allowed by these privileges, memory is accessed using the ultimate physical address.

If CR0.PG = 1, the translation of a linear address is also an iterative process, with the processor first accessing an entry in the guest paging structure referenced by the guest-physical address in CR3 (or, if PAE paging is in use, the guest-physical address in the appropriate PDPTE register), then accessing an entry in another guest paging structure referenced by the guest-physical address in the first guest paging-structure entry, etc. Each guest-physical address is itself translated using EPT and may cause an EPT-induced VM exit. The following items detail how page faults and EPT-induced VM exits are recognized during this iterative process:

- 1. An attempt is made to access a guest paging-structure entry with a guest-physical address (initially, the address in CR3 or PDPTE register).
 - a. If the access fails because of an EPT misconfiguration or an EPT violation (see above), an EPT-induced VM exit occurs.

^{1.} If the logical processor is using PAE paging—because CRO.PG = CR4.PAE = 1 and IA32_EFER.LMA = 0—the MOV to CR3 instruction loads the PDPTEs from memory using the guest-physical address being loaded into CR3. In this case, therefore, the MOV to CR3 instruction may cause an EPT misconfiguration, an EPT violation, or a page-modification log-full event.

^{2.} This is a simplification of the more detailed description given in Section 28.2.2.

- b. If the access does not cause an EPT-induced VM exit, bit 0 (the present flag) of the entry is consulted:
 - i) If the present flag is 0 or any reserved bit is set, a page fault occurs.
 - ii) If the present flag is 1, no reserved bit is set, operation depends on whether the entry references another guest paging structure (whether it is a guest PDE with PS = 1 or a guest PTE):
 - If the entry does reference another guest paging structure, an entry from that structure is accessed; step 1 is executed for that other entry.
 - Otherwise, the entry is used to produce the ultimate guest-physical address (the translation of the original linear address); step 2 is executed.
- Once the ultimate guest-physical address is determined, the privileges determined by the guest pagingstructure entries are evaluated:
 - a. If the access to the linear address is not allowed by these privileges (e.g., it was a write to a read-only page), a page fault occurs.
 - b. If the access to the linear address is allowed by these privileges, an attempt is made to access memory at the ultimate guest-physical address:
 - i) If the access fails because of an EPT misconfiguration or an EPT violation (see above), an EPT-induced VM exit occurs.
 - ii) If the access does not cause an EPT-induced VM exit, memory is accessed using the ultimate physical address (the translation, using EPT, of the ultimate quest-physical address).

If CR0.PG = 0, a linear address is treated as a guest-physical address and is translated using EPT (see above). This process, if it completes without an EPT violation or EPT misconfiguration, produces a physical address and determines the privileges allowed by the EPT paging-structure entries. If these privileges do not allow the access to the physical address (see Section 28.2.3.2), an EPT violation occurs. Otherwise, memory is accessed using the physical address.

. . .

28.2.5 Page-Modification Logging

When accessed and dirty flags for EPT are enabled, software can track writes to guest-physical addresses using a feature called **page-modification logging**.

Software can enable page-modification logging by setting the "enable PML" VM-execution control (see Table 24-7 in Section 24.6.2). When this control is 1, the processor adds entries to the **page-modification log** as described below. The page-modification log is a 4-KByte region of memory located at the physical address in the PML address VM-execution control field. The page-modification log consists of 512 64-bit entries; the PML index VM-execution control field indicates the next entry to use.

Before allowing a guest-physical access, the processor may determine that it first needs to set an accessed or dirty flag for EPT (see Section 28.2.4). When this happens, the processor examines the PML index. If the PML index is not in the range 0–511, there is a **page-modification log-full event** and a VM exit occurs. In this case, the accessed or dirty flag is not set, and the guest-physical access that triggered the event does not occur.

If instead the PML index is in the range 0–511, the processor proceeds to update accessed or dirty flags for EPT as described in Section 28.2.4. If the processor updated a dirty flag for EPT (changing it from 0 to 1), it then operates as follows:

- 1. The guest-physical address of the access is written to the page-modification log. Specifically, the guest-physical address is written to physical address determined by adding 8 times the PML index to the PML address. Bits 11:0 of the value written are always 0 (the guest-physical address written is thus 4-KByte aligned).
- 2. The PML index is decremented by 1 (this may cause the value to transition from 0 to FFFFH).

Because the processor decrements the PML index with each log entry, the value may transition from 0 to FFFFH. At that point, no further logging will occur, as the processor will determine that the PML index is not in the range 0–511 and will generate a page-modification log-full event (see above).

. . .

28. Updates to Chapter 34, Volume 3C

Change bars show changes to Chapter 34 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

•••

34.4.1.1 SMRAM State Save Map and Intel 64 Architecture

When the processor initially enters SMM, it writes its state to the state save area of the SMRAM. The state save area on an Intel 64 processor at [SMBASE + 8000H + 7FFFH] and extends to [SMBASE + 8000H + 7C00H].

Support for Intel 64 architecture is reported by CPUID.80000001:EDX[29] = 1. The layout of the SMRAM state save map is shown in Table 34-3.

Additionally, the SMRAM state save map shown in Table 34-3 also applies to processors with the following CPUID signatures listed in Table 34-2, irrespective of the value in CPUID.80000001:EDX[29].

Table 34-2 Processor Signatures and 64-bit SMRAM State Save Map Format

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_17H	Intel Xeon Processor 5200, 5400 series, Intel Core 2 Quad processor Q9xxx, Intel Core 2 Duo processors E8000, T9000,
06_0FH	Intel Xeon Processor 3000, 3200, 5100, 5300, 7300 series, Intel Core 2 Quad, Intel Core 2 Extreme, Intel Core 2 Duo processors, Intel Pentium dual-core processors
06_1CH	45 nm Intel® Atom™ processors

...

29. Updates to Chapter 35, Volume 3C

Change bars show changes to Chapter 35 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

...

This chapter lists MSRs across Intel processor families. All MSRs listed can be read with the RDMSR and written with the WRMSR instructions.

Register addresses are given in both hexadecimal and decimal. The register name is the mnemonic register name and the bit description describes individual bits in registers.

Model specific registers and its bit-fields may be supported for a finite range of processor families/models. To distinguish between different processor family and/or models, software must use CPUID.01H leaf function to query the combination of DisplayFamily and DisplayModel to determine model-specific availability of MSRs (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-M" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A). Table 34-2 lists the signature values of DisplayFamily and DisplayModel for

DisplayFamily_DisplayModel	e 35-1 CPUID Signature Values of DisplayFamily_DisplayModel Processor Families/Processor Number Series
06_57H	Next Generation Intel® Xeon Phi™ Processor Family
06_4EH, 06_5EH	6th generation Intel Core processors and Intel Xeon processor E3-1500m v5 product family and E3- 1200 v5 product family based on Skylake microarchitecture
06_56H	Intel Xeon processor D-1500 product family based on Broadwell microarchitecture
06_4FH	Next Generation Intel Xeon processor based on Broadwell microarchitecture
06_47H	5th generation Intel Core processors, Intel Xeon processor E3-1200 v4 product family based on Broadwell microarchitecture
06_3DH	Intel Core M-5xxx Processor, 5th generation Intel Core processors based on Broadwell microarchitecture
06_3FH	Intel Xeon processor E5-4600/2600/1600 v3 product families, Intel Xeon processor E7 v3 product families based on Haswell-E microarchitecture, Intel Core i7-59xx Processor Extreme Edition
06_3CH, 06_45H, 06_46H	4th Generation Intel Core processor and Intel Xeon processor E3-1200 v3 product family based on Haswell microarchitecture
06_3EH	Intel Xeon processor E7-8800/4800/2800 v2 product families based on Ivy Bridge-E microarchitecture
06_3EH	Intel Xeon processor E5-2600/1600 v2 product families and Intel Xeon processor E5-2400 v2 product family based on Ivy Bridge-E microarchitecture, Intel Core i7-49xx Processor Extreme Edition
06_3AH	3rd Generation Intel Core Processor and Intel Xeon processor E3-1200 v2 product family based on lvy Bridge microarchitecture
06_2DH	Intel Xeon processor E5 Family based on Intel microarchitecture code name Sandy Bridge, Intel Core i7-39xx Processor Extreme Edition
06_2FH	Intel Xeon Processor E7 Family
06_2AH	Intel Xeon processor E3-1200 product family; 2nd Generation Intel Core i7, i5, i3 Processors 2xxx Series
06_2EH	Intel Xeon processor 7500, 6500 series
06_25H, 06_2CH	Intel Xeon processors 3600, 5600 series, Intel Core i7, i5 and i3 Processors
06_1EH, 06_1FH	Intel Core i7 and i5 Processors
06_1AH	Intel Core i7 Processor, Intel Xeon processor 3400, 3500, 5500 series
06_1DH	Intel Xeon processor MP 7400 series
06_17H	Intel Xeon processor 3100, 3300, 5200, 5400 series, Intel Core 2 Quad processors 8000, 9000 series
06_0FH	Intel Xeon processor 3000, 3200, 5100, 5300, 7300 series, Intel Core 2 Quad processor 6000 series, Intel Core 2 Extreme 6000 series, Intel Core 2 Duo 4000, 5000, 6000, 7000 series processors, Intel Pentium dual-core processors
06_0EH	Intel Core Duo, Intel Core Solo processors
06_0DH	Intel Pentium M processor
06_4CH	Intel® Atom™ processor X7-Z8000 and X5-Z8000 series based on Airmont Microarchitecture
06_5DH	Intel® Atom™ processor X3-C3000 based on Silvermont Microarchitecture
06_5AH	Intel Atom processor Z3500 series

Table 35-1 CPUID Signature Values of DisplayFamily_DisplayModel (Contd.)

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_4AH	Intel Atom processor Z3400 series
06_37H	Intel Atom processor E3000 series, Z3600 series, Z3700 series
06_4DH	Intel Atom processor C2000 series
06_36H	Intel Atom processor S1000 Series
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	Intel Atom processor family, Intel Atom processor D2000, N2000, E2000, Z2000, C1000 series
0F_06H	Intel Xeon processor 7100, 5000 Series, Intel Xeon Processor MP, Intel Pentium 4, Pentium D processors
0F_03H, 0F_04H	Intel Xeon processor, Intel Xeon processor MP, Intel Pentium 4, Pentium D processors
06_09H	Intel Pentium M processor
0F_02H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
0F_0H, 0F_01H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
06_7H, 06_08H, 06_0AH, 06_0BH	Intel Pentium III Xeon processor, Intel Pentium III processor
06_03H, 06_05H	Intel Pentium II Xeon processor, Intel Pentium II processor
06_01H	Intel Pentium Pro processor
05_01H, 05_02H, 05_04H	Intel Pentium processor, Intel Pentium processor with MMX Technology

...

35.3 MSRS IN THE 45 NM AND 32 NM INTEL® ATOM™ PROCESSOR FAMILY

Table 35-4 lists model-specific registers (MSRs) for 45 nm and 32 nm Intel Atom processors, architectural MSR addresses are also included in Table 35-4. These processors have a CPUID signature with DisplayFamily_DisplayModel of 06_1CH, 06_26H, 06_27H, 06_35H and 06_36H; see Table 34-2.

The column "Shared/Unique" applies to logical processors sharing the same core in processors based on the Intel Atom microarchitecture. "Unique" means each logical processor has a separate MSR, or a bit field in an MSR governs only a logical processor. "Shared" means the MSR or the bit field in an MSR address governs the operation of both logical processors in the same core.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family

_	ister Iress	Register Name	Shared/ Unique	Bit Description
Hex	Dec			
ОН	0	IA32_P5_MC_ADDR	Shared	See Section 35.20, "MSRs in Pentium Processors."
1H	1	IA32_P5_MC_TYPE	Shared	See Section 35.20, "MSRs in Pentium Processors."
6H	6	IA32_MONITOR_FILTER_ SIZE	Unique	See Section 8.10.5, "Monitor/Mwait Address Range Determination." and Table 35-2
10H	16	IA32_TIME_STAMP_ COUNTER	Unique	See Section 17.14, "Time-Stamp Counter," and see Table 35-2.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi: Addr		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
17H	23	IA32_PLATFORM_ID	Shared	Platform ID (R) See Table 35-2.
17H	23	MSR_PLATFORM_ID	Shared	Model Specific Platform ID (R)
		7:0		Reserved.
		12:8		Maximum Qualified Ratio (R)
				The maximum allowed bus ratio.
		63:13		Reserved.
1BH	27	IA32_APIC_BASE	Unique	See Section 10.4.4, "Local APIC Status and Location," and Table 35-2.
2AH	42	MSR_EBL_CR_POWERON	Shared	Processor Hard Power-On Configuration (R/W) Enables and disables processor features;
				(R) indicates current processor configuration.
		0		Reserved.
		1		Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		2		Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		3		AERR# Drive Enable (R/W)
				1 = Enabled; 0 = Disabled
				Always 0.
		4		BERR# Enable for initiator bus requests (R/W)
				1 = Enabled; 0 = Disabled Always 0.
		5		Reserved.
		6		Reserved.
		7		BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		8		Reserved.
		9		Execute BIST (R/O)
				1 = Enabled; 0 = Disabled
		10		AERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled Always 0.
		11		Reserved.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

	ister ress	Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		12		BINIT# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled Always 0.
		13		Reserved.
		14		1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes
		15		Reserved
		17:16		APIC Cluster ID (R/O) Always 00B.
		19: 18		Reserved.
		21: 20		Symmetric Arbitration ID (R/O) Always 00B.
		26:22		Integer Bus Frequency Ratio (R/O)
ЗАН	58	IA32_FEATURE_CONTROL	Unique	Control Features in Intel 64Processor (R/W) See Table 35-2.
40H	64	MSR_ LASTBRANCH_0_FROM_IP	Unique	Last Branch Record 0 From IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction for one of the last eight branches, exceptions, or interrupts taken by the processor. See also:
				 Last Branch Record Stack TOS at 1C9H Section 17.12, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)."
41H	65	MSR_ LASTBRANCH_1_FROM_IP	Unique	Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.
42H	66	MSR_ LASTBRANCH_2_FROM_IP	Unique	Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.
43H	67	MSR_ LASTBRANCH_3_FROM_IP	Unique	Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.
44H	68	MSR_ LASTBRANCH_4_FROM_IP	Unique	Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.
45H	69	MSR_ LASTBRANCH_5_FROM_IP	Unique	Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.
46H	70	MSR_ LASTBRANCH_6_FROM_IP	Unique	Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.
47H	71	MSR_ LASTBRANCH_7_FROM_IP	Unique	Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi Add	ister ress	Register Name	Shared/ Unique	Bit Description
Hex	Dec			
60H	96	MSR_ LASTBRANCH_O_TO_IP	Unique	Last Branch Record 0 To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction for one of the last eight branches, exceptions, or interrupts taken by the processor.
61H	97	MSR_ LASTBRANCH_1_TO_IP	Unique	Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
62H	98	MSR_ LASTBRANCH_2_TO_IP	Unique	Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
63H	99	MSR_ LASTBRANCH_3_TO_IP	Unique	Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
64H	100	MSR_ LASTBRANCH_4_TO_IP	Unique	Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
65H	101	MSR_ LASTBRANCH_5_TO_IP	Unique	Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
66H	102	MSR_ LASTBRANCH_6_TO_IP	Unique	Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
67H	103	MSR_ LASTBRANCH_7_TO_IP	Unique	Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
79H	121	IA32_BIOS_UPDT_TRIG	Shared	BIOS Update Trigger Register (W) See Table 35-2.
8BH	139	IA32_BIOS_SIGN_ID	Unique	BIOS Update Signature ID (RO) See Table 35-2.
C1H	193	IA32_PMC0	Unique	Performance counter register See Table 35-2.
C2H	194	IA32_PMC1	Unique	Performance Counter Register See Table 35-2.
CDH	205	MSR_FSB_FREQ	Shared	Scaleable Bus Speed(RO) This field indicates the intended scaleable bus clock speed for processors based on Intel Atom microarchitecture:
		2:0		 111B: 083 MHz (FSB 333) 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667)
				133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.
		63:3		Reserved.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

ster ress	Register Name	Shared/ Unique	Bit Description
Dec			
231	IA32_MPERF	Unique	Maximum Performance Frequency Clock Count (RW) See Table 35-2.
232	IA32_APERF	Unique	Actual Performance Frequency Clock Count (RW) See Table 35-2.
254	IA32_MTRRCAP	Shared	Memory Type Range Register (R) See Table 35-2.
281	MSR_BBL_CR_CTL3	Shared	
	0		L2 Hardware Enabled (R0) 1 = If the L2 is hardware-enabled 0 = Indicates if the L2 is hardware-disabled
	7:1		Reserved.
	8		L2 Enabled. (R/W) 1 = L2 cache has been initialized 0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.
	22:9		Reserved.
	23		L2 Not Present (RO) 0 = L2 Present 1 = L2 Not Present
	63:24		Reserved.
372	IA32_SYSENTER_CS	Unique	See Table 35-2.
373	IA32_SYSENTER_ESP	Unique	See Table 35-2.
374	IA32_SYSENTER_EIP	Unique	See Table 35-2.
377	IA32_MCG_CAP	Unique	See Table 35-2.
378	IA32_MCG_STATUS	Unique	
	1		When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
	231 232 254 281 372 373 374 377	Dec Register Name 231 IA32_MPERF 232 IA32_APERF 254 IA32_MTRRCAP 281 MSR_BBL_CR_CTL3 0 0 7:1 8 22:9 23 63:24 372 IA32_SYSENTER_CS 373 IA32_SYSENTER_ESP 374 IA32_MCG_CAP 378 IA32_MCG_STATUS 0	Dec Register Name Unique 231 IA32_MPERF Unique 232 IA32_APERF Unique 254 IA32_MTRRCAP Shared 281 MSR_BBL_CR_CTL3 Shared 0 7:1 8 22:9 23 432_SYSENTER_CS Unique 373 IA32_SYSENTER_ESP Unique 374 IA32_SYSENTER_EIP Unique 378 IA32_MCG_CAP Unique 0 Unique Unique

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi Addı		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		2		MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSEL0	Unique	See Table 35-2.
187H	391	IA32_PERFEVTSEL1	Unique	See Table 35-2.
198H	408	IA32_PERF_STATUS	Shared	See Table 35-2.
198H	408	MSR_PERF_STATUS	Shared	
		15:0		Current Performance State Value.
		39:16		Reserved.
		44:40		Maximum Bus Ratio (R/O)
				Indicates maximum bus ratio configured for the processor.
		63:45		Reserved.
199H	409	IA32_PERF_CTL	Unique	See Table 35-2.
19AH	410	IA32_CLOCK_MODULATION	Unique	Clock Modulation (R/W) See Table 35-2. IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
19BH	411	IA32_THERM_INTERRUPT	Unique	Thermal Interrupt Control (R/W) See Table 35-2.
19CH	412	IA32_THERM_STATUS	Unique	Thermal Monitor Status (R/W) See Table 35-2.
19DH	413	MSR_THERM2_CTL	Shared	
		15:0		Reserved.
		16		TM_SELECT (R/W) Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle) 1 = Thermal Monitor 2 (thermally-initiated frequency transitions) If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled.
		63:17		Reserved.
1A0H	416	IA32_MISC_ENABLE	Unique	Enable Misc. Processor Features (R/W) Allows a variety of processor functions to be enabled and disabled.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi Add		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		0		Fast-Strings Enable See Table 35-2.
		2:1		Reserved.
		3	Unique	Automatic Thermal Control Circuit Enable (R/W) See Table 35-2.
		6:4		Reserved.
		7	Shared	Performance Monitoring Available (R) See Table 35-2.
		8		Reserved.
		9		Reserved.
		10	Shared	FERR# Multiplexing Enable (R/W)
				1 = FERR# asserted by the processor to indicate a pending break event within the processor
				0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage.
		11	Shared	Branch Trace Storage Unavailable (RO) See Table 35-2.
		12	Shared	Precise Event Based Sampling Unavailable (RO)
				See Table 35-2.
		13	Shared	TM2 Enable (R/W)
				When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.
				When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state.
				The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location.
				The processor is operating out of specification if both this bit and the TM1 bit are set to 0.
		15:14		Reserved.
		16	Shared	Enhanced Intel SpeedStep Technology Enable (R/W) See Table 35-2.
		18	Shared	ENABLE MONITOR FSM (R/W)
				See Table 35-2.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi Addı		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
		19		Reserved.
		20	Shared	Enhanced Intel SpeedStep Technology Select Lock (R/W0) When set, this bit causes the following bits to become read-only: Enhanced Intel SpeedStep Technology Select Lock (this bit), Enhanced Intel SpeedStep Technology Enable bit.
				The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset.
		21		Reserved.
		22	Unique	Limit CPUID Maxval (R/W) See Table 35-2.
		23	Shared	xTPR Message Disable (R/W) See Table 35-2.
		33:24		Reserved.
		34	Unique	XD Bit Disable (R/W) See Table 35-2.
		63:35		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Unique	Last Branch Record Stack TOS (R/W)
TCSIT	437	TISIN_CASTBINANCII_103	Offique	Contains an index (bits 0-2) that points to the MSR containing the most recent branch record.
				See MSR_LASTBRANCH_0_FROM_IP (at 40H).
1D9H	473	IA32_DEBUGCTL	Unique	Debug Control (R/W) See Table 35-2.
1DDH	477	MSR_LER_FROM_LIP	Unique	Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Unique	Last Exception Record To Linear IP (R)
				This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
200H	512	IA32_MTRR_PHYSBASE0	Shared	See Table 35-2.
201H	513	IA32_MTRR_PHYSMASK0	Shared	See Table 35-2.
202H	514	IA32_MTRR_PHYSBASE1	Shared	See Table 35-2.
203H	515	IA32_MTRR_PHYSMASK1	Shared	See Table 35-2.
204H	516	IA32_MTRR_PHYSBASE2	Shared	See Table 35-2.
205H	517	IA32_MTRR_PHYSMASK2	Shared	See Table 35-2.
206H	518	IA32_MTRR_PHYSBASE3	Shared	See Table 35-2.

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi Addı		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
207H	519	IA32_MTRR_PHYSMASK3	Shared	See Table 35-2.
208H	520	IA32_MTRR_PHYSBASE4	Shared	See Table 35-2.
209H	521	IA32_MTRR_PHYSMASK4	Shared	See Table 35-2.
20AH	522	IA32_MTRR_PHYSBASE5	Shared	See Table 35-2.
20BH	523	IA32_MTRR_PHYSMASK5	Shared	See Table 35-2.
20CH	524	IA32_MTRR_PHYSBASE6	Shared	See Table 35-2.
20DH	525	IA32_MTRR_PHYSMASK6	Shared	See Table 35-2.
20EH	526	IA32_MTRR_PHYSBASE7	Shared	See Table 35-2.
20FH	527	IA32_MTRR_PHYSMASK7	Shared	See Table 35-2.
250H	592	IA32_MTRR_FIX64K_ 00000	Shared	See Table 35-2.
258H	600	IA32_MTRR_FIX16K_ 80000	Shared	See Table 35-2.
259H	601	IA32_MTRR_FIX16K_ A0000	Shared	See Table 35-2.
268H	616	IA32_MTRR_FIX4K_C0000	Shared	See Table 35-2.
269H	617	IA32_MTRR_FIX4K_C8000	Shared	See Table 35-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Shared	See Table 35-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Shared	See Table 35-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Shared	See Table 35-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Shared	See Table 35-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Shared	See Table 35-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Shared	See Table 35-2.
277H	631	IA32_PAT	Unique	See Table 35-2.
309H	777	IA32_FIXED_CTR0	Unique	Fixed-Function Performance Counter Register 0 (R/W) See Table 35-2.
30AH	778	IA32_FIXED_CTR1	Unique	Fixed-Function Performance Counter Register 1 (R/W) See Table 35-2.
30BH	779	IA32_FIXED_CTR2	Unique	Fixed-Function Performance Counter Register 2 (R/W) See Table 35-2.
345H	837	IA32_PERF_CAPABILITIES	Shared	See Table 35-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
38DH	909	IA32_FIXED_CTR_CTRL	Unique	Fixed-Function-Counter Control Register (R/W) See Table 35-2.
38EH	910	IA32_PERF_GLOBAL_ STAUS	Unique	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

Regi Addı		Register Name	Shared/ Unique	Bit Description
Hex	Dec			
38FH	911	IA32_PERF_GLOBAL_CTRL	Unique	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	IA32_PERF_GLOBAL_OVF_ CTRL	Unique	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."
3F1H	1009	MSR_PEBS_ENABLE	Unique	See Table 35-2. See Section 18.4.4, "Precise Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMCO. (R/W)
400H	1024	IA32_MC0_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
402H	1026	IA32_MCO_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MCO_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
408H	1032	IA32_MC2_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40AH	1034	IA32_MC2_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	MSR_MC3_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	MSR_MC3_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40EH	1038	MSR_MC3_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
410H	1040	MSR_MC4_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	MSR_MC4_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

	ister ress	Register Name	Shared/ Unique	Bit Description
Hex	Dec			
412H	1042	MSR_MC4_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
480H	1152	IA32_VMX_BASIC	Unique	Reporting Register of Basic VMX Capabilities (R/O) See Table 35-2.
				See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_ CTLS	Unique	Capability Reporting Register of Pin-based VM-execution Controls (R/O)
				See Table 35-2.
				See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_ CTLS	Unique	Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)
				See Appendix A.3, "VM-Execution Controls."
483H	1155	IA32_VMX_EXIT_CTLS	Unique	Capability Reporting Register of VM-exit Controls (R/O)
				See Table 35-2.
				See Appendix A.4, "VM-Exit Controls."
484H	1156	IA32_VMX_ENTRY_CTLS	Unique	Capability Reporting Register of VM-entry Controls (R/O)
				See Table 35-2. See Appendix A.5, "VM-Entry Controls."
485H	1157	IA32_VMX_MISC	Unique	Reporting Register of Miscellaneous VMX Capabilities (R/O)
10311	1137		Ornque	See Table 35-2.
				See Appendix A.6, "Miscellaneous Data."
486H	1158	IA32_VMX_CR0_FIXED0	Unique	Capability Reporting Register of CRO Bits Fixed to 0 (R/O)
				See Table 35-2.
				See Appendix A.7, "VMX-Fixed Bits in CR0."
487H	1159	IA32_VMX_CR0_FIXED1	Unique	Capability Reporting Register of CRO Bits Fixed to 1 (R/O) See Table 35-2.
				See Appendix A.7, "VMX-Fixed Bits in CRO."
488H	1160	IA32_VMX_CR4_FIXED0	Unique	Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)
			'	See Table 35-2.
				See Appendix A.8, "VMX-Fixed Bits in CR4."
489H	1161	IA32_VMX_CR4_FIXED1	Unique	Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)
				See Table 35-2.
				See Appendix A.8, "VMX-Fixed Bits in CR4."

Table 35-4 MSRs in 45 nm and 32 nm Intel® Atom™ Processor Family (Contd.)

_	ister ress	Register Name	Shared/ Unique	Bit Description
Hex	Dec			
48AH	1162	IA32_VMX_VMCS_ENUM	Unique	Capability Reporting Register of VMCS Field Enumeration (R/O) See Table 35-2. See Appendix A.9, "VMCS Enumeration."
48BH	1163	IA32_VMX_PROCBASED_ CTLS2	Unique	Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O) See Appendix A.3, "VM-Execution Controls."
600H	1536	IA32_DS_AREA	Unique	DS Save Area (R/W) See Table 35-2. See Section 18.12.4, "Debug Store (DS) Mechanism."
C000_ 0080H		IA32_EFER	Unique	Extended Feature Enables See Table 35-2.
C000_ 0081H		IA32_STAR	Unique	System Call Target Address (R/W) See Table 35-2.
C000_ 0082H		IA32_LSTAR	Unique	IA-32e Mode System Call Target Address (R/W) See Table 35-2.
C000_ 0084H		IA32_FMASK	Unique	System Call Flag Mask (R/W) See Table 35-2.
C000_ 0100H		IA32_FS_BASE	Unique	Map of BASE Address of FS (R/W) See Table 35-2.
C000_ 0101H		IA32_GS_BASE	Unique	Map of BASE Address of GS (R/W) See Table 35-2.
C000_ 0102H		IA32_KERNEL_GSBASE	Unique	Swap Target of BASE Address of GS (R/W) See Table 35-2.

. . .

35.4 MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE

Table 35-6 lists model-specific registers (MSRs) for Intel processors based on the Silvermont microarchitecture These processors have a CPUID signature with DisplayFamily_DisplayModel of 06_37H, 06_4AH, 06_4DH, 06_5AH, and 06_5DH; see Table 35-1.

The column "Scope" lists the core/shared/package granularity of sharing in the Silvermont microarchitecture. "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core.

[&]quot;Shared" means the MSR or the bit field is shared by more than one processor cores in the physical package.

[&]quot;Package" means all processor cores in the physical package share the same MSR or bit interface.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Add	ress		Scope	
Hex	Dec	Register Name		Bit Description
0H	0	IA32_P5_MC_ADDR	Shared	See Section 35.20, "MSRs in Pentium Processors."
1H	1	IA32_P5_MC_TYPE	Shared	See Section 35.20, "MSRs in Pentium Processors."
6H	6	IA32_MONITOR_FILTER_ SIZE	Core	See Section 8.10.5, "Monitor/Mwait Address Range Determination." and Table 35-2
10H	16	IA32_TIME_STAMP_ COUNTER	Core	See Section 17.14, "Time-Stamp Counter," and see Table 35-2.
17H	23	IA32_PLATFORM_ID	Shared	Platform ID (R) See Table 35-2.
17H	23	MSR_PLATFORM_ID	Shared	Model Specific Platform ID (R)
		7:0		Reserved.
		12:8		Maximum Qualified Ratio (R)
				The maximum allowed bus ratio.
		49:13		Reserved.
		52:50		See Table 35-2
		63:33		Reserved.
1BH	27	IA32_APIC_BASE	Core	See Section 10.4.4, "Local APIC Status and Location," and Table 35-2.
2AH	42	MSR_EBL_CR_POWERON	Shared	Processor Hard Power-On Configuration (R/W) Enables and disables processor features;
		_		(R) indicates current processor configuration.
		0		Reserved.
		1		Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		2		Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		3		AERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		4		BERR# Enable for initiator bus requests (R/W) 1 = Enabled; 0 = Disabled Always 0.
		5		Reserved.
		6		Reserved.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addı	ress		Scope	
Hex	Dec	Register Name		Bit Description
		7		BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled Always 0.
		8		Reserved.
		9		Execute BIST (R/O) 1 = Enabled; 0 = Disabled
		10		AERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled Always 0.
		11		Reserved.
		12		BINIT# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled Always 0.
		13		Reserved.
		14		1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes
		15		Reserved
		17:16		APIC Cluster ID (R/O) Always 00B.
		19: 18		Reserved.
		21: 20		Symmetric Arbitration ID (R/O) Always 00B.
		26:22		Integer Bus Frequency Ratio (R/O)
34H	52	MSR_SMI_COUNT	Core	SMI Counter (R/O)
		31:0		SMI Count (R/O) Running count of SMI events since last RESET.
		63:32		Reserved.
ЗАН	58	IA32_FEATURE_CONTROL	Соге	Control Features in Intel 64Processor (R/W) See Table 35-2.
		0		Lock (R/WL)
		1		Reserved
		2		Enable VMX outside SMX operation (R/WL)

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Add	ress		Scope	sors based on the Silvermont Pictodicflitecture
Hex	Dec	Register Name		Bit Description
40H	64	MSR_	Core	Last Branch Record O From IP (R/W)
		LASTBRANCH_0_FROM_IP		One of eight pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction for one of the last eight branches, exceptions, or interrupts taken by the processor. See also: Last Branch Record Stack TOS at 1C9H Section 17.12, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)."
41H	65	MSR_	Соге	Last Branch Record 1 From IP (R/W)
		LASTBRANCH_1_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.
42H	66	MSR_	Core	Last Branch Record 2 From IP (R/W)
		LASTBRANCH_2_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.
43H	67	MSR_	Соге	Last Branch Record 3 From IP (R/W)
		LASTBRANCH_3_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.
44H	68	MSR_	Core	Last Branch Record 4 From IP (R/W)
		LASTBRANCH_4_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.
45H	69	MSR_	Core	Last Branch Record 5 From IP (R/W)
		LASTBRANCH_5_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.
46H	70	MSR_ LASTBRANCH_6_FROM_IP	Core	Last Branch Record 6 From IP (R/W)
				See description of MSR_LASTBRANCH_0_FROM_IP.
47H	71	MSR_ LASTBRANCH_7_FROM_IP	Core	Last Branch Record 7 From IP (R/W)
			_	See description of MSR_LASTBRANCH_0_FROM_IP.
60H	96	MSR_ LASTBRANCH_0_TO_IP	Core	Last Branch Record 0 To IP (R/W) One of eight pairs of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction for one of the last eight branches, exceptions, or interrupts taken by the processor.
61H	97	MSR_ LASTBRANCH_1_TO_IP	Core	Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
62H	98	MSR_	Core	Last Branch Record 2 To IP (R/W)
		LASTBRANCH_2_TO_IP		See description of MSR_LASTBRANCH_0_TO_IP.
63H	99	MSR_	Core	Last Branch Record 3 To IP (R/W)
		LASTBRANCH_3_TO_IP		See description of MSR_LASTBRANCH_0_TO_IP.
64H	100	MSR_ LASTBRANCH_4_TO_IP	Core	Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
65H	101	MSR_ LASTBRANCH_5_TO_IP	Core	Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.
66H	102	MSR_ LASTBRANCH_6_TO_IP	Core	Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addı	ress		Scope	
Hex	Dec	Register Name		Bit Description
67H	103	MSR_	Соге	Last Branch Record 7 To IP (R/W)
		LASTBRANCH_7_TO_IP		See description of MSR_LASTBRANCH_0_TO_IP.
79H	121	IA32_BIOS_UPDT_TRIG	Core	BIOS Update Trigger Register (W)
				See Table 35-2.
8BH	139	IA32_BIOS_SIGN_ID	Core	BIOS Update Signature ID (RO)
				See Table 35-2.
C1H	193	IA32_PMC0	Соге	Performance counter register
				See Table 35-2.
C2H	194	IA32_PMC1	Core	Performance Counter Register
CDII	205	Man can chea	61 1	See Table 35-2.
CDH	205	MSR_FSB_FREQ	Shared	Scaleable Bus Speed(RO)
				This field indicates the intended scaleable bus clock speed for processors based on Silvermont microarchitecture:
		2:0		• 100B: 080.0 MHz
				000B: 083.3 MHz001B: 100.0 MHz
				 010B: 133.3 MHz 011B: 116.7 MHz
		63:3		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_	Shared	C-State Configuration Control (R/W)
CLII	220	CONTROL	Sildred	Note: C-state values are processor specific C-state code names,
				unrelated to MWAIT extension C-state parameters or ACPI C-
				States.
		2.0		See http://biosbits.org.
		2:0		Package C-State Limit (R/W) Specifies the lowest processor-specific C-state code name
				(consuming the least power). for the package. The default is set as
				factory-configured package C-state limit.
				The following C-state code name encodings are supported:
				000b: CO (no package C-sate support)
				001b: C1 (Behavior is the same as 000b) 100b: C4
				110b: C4
				111b: C7 (Silvermont only).
		9:3		Reserved.
		10		I/O MWAIT Redirection Enable (R/W)
				When set, will map IO_read instructions sent to IO register
				specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions
		14:11		Reserved.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Add			Scope	sors based on the Silvermont Pictoal Chitecture
Hex	Dec	Register Name		Bit Description
		15		CFG Lock (R/WO)
				When set, lock bits 15:0 of this register until next reset.
		63:16		Reserved.
E4H	228	MSR_PMG_IO_CAPTURE_	Shared	Power Management IO Redirection in C-state (R/W)
		BASE		See http://biosbits.org.
		15:0		LVL_2 Base Address (R/W)
				Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.
		18:16		C-state Range (R/W)
				Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:
				100b - C4 is the max C-State to include
				110b - C6 is the max C-State to include
				111b - C7 is the max C-State to include
		63:19		Reserved.
E7H	231	IA32_MPERF	Core	Maximum Performance Frequency Clock Count (RW) See Table 35-2.
E8H	232	IA32_APERF	Core	Actual Performance Frequency Clock Count (RW) See Table 35-2.
FEH	254	IA32_MTRRCAP	Соге	Memory Type Range Register (R)
				See Table 35-2.
11EH	281	MSR_BBL_CR_CTL3	Shared	
		0		L2 Hardware Enabled (R0)
				1 = If the L2 is hardware-enabled
				0 = Indicates if the L2 is hardware-disabled
		7:1		Reserved.
		8		L2 Enabled. (R/W)
				1 = L2 cache has been initialized
				0 = Disabled (default) Until this bit is set the processor will not respond to the WBINVD
				instruction or the assertion of the FLUSH# input.
		22:9		Reserved.
		23		L2 Not Present (R0)
				0 = L2 Present
				1 = L2 Not Present

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addı	ress	_	Scope	
Hex	Dec	Register Name		Bit Description
		63:24		Reserved.
13CH	52	MSR_FEATURE_CONFIG	Core	AES Configuration (RW-L)
				Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.
		1:0		AES Configuration (RW-L)
				Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:
				11b: AES instructions are not available until next RESET.
				otherwise, AES instructions are available.
				Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instruction can be mis-configured if a privileged agent unintentionally writes 11b.
		63:2		Reserved.
174H	372	IA32_SYSENTER_CS	Core	See Table 35-2.
175H	373	IA32_SYSENTER_ESP	Core	See Table 35-2.
176H	374	IA32_SYSENTER_EIP	Соге	See Table 35-2.
179H	377	IA32_MCG_CAP	Соге	See Table 35-2.
17AH	378	IA32_MCG_STATUS	Core	
		0		RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted
		1		EIPV
				When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
		2		MCIP
				When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
		63:3		Reserved.
186H	390	IA32_PERFEVTSEL0	Core	See Table 35-2.
		7:0		Event Select
		15:8		UMask
		16		USR
		17		os
		18		Edge

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addı	ress		Scope	
Hex	Dec	Register Name		Bit Description
		19		PC
		20		INT
		21		Reserved
		22		EN
		23		INV
		31:24		CMASK
		63:32		Reserved.
187H	391	IA32_PERFEVTSEL1	Core	See Table 35-2.
198H	408	IA32_PERF_STATUS	Shared	See Table 35-2.
199H	409	IA32_PERF_CTL	Core	See Table 35-2.
19AH	410	IA32_CLOCK_MODULATION	Core	Clock Modulation (R/W)
				See Table 35-2.
				IA32_CLOCK_MODULATION MSR was originally named IA32_THERM_CONTROL MSR.
19BH	411	IA32_THERM_INTERRUPT	Соге	Thermal Interrupt Control (R/W)
				See Table 35-2.
19CH	412	IA32_THERM_STATUS	Соге	Thermal Monitor Status (R/W)
4.5				See Table 35-2.
1A0H	416	IA32_MISC_ENABLE		Enable Misc. Processor Features (R/W)
		0	Core	Allows a variety of processor functions to be enabled and disabled.
		U	core	Fast-Strings Enable See Table 35-2.
		2:1		Reserved.
		3	Shared	Automatic Thermal Control Circuit Enable (R/W)
				See Table 35-2.
		6:4		Reserved.
		7	Соге	Performance Monitoring Available (R)
				See Table 35-2.
		10:8		Reserved.
		11	Соге	Branch Trace Storage Unavailable (RO)
				See Table 35-2.
		12	Core	Precise Event Based Sampling Unavailable (RO)
				See Table 35-2.
		15:13		Reserved.
		16	Shared	Enhanced Intel SpeedStep Technology Enable (R/W)
				See Table 35-2.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addr			Scope	sors Based on the Silvermont Microarchitecture
Hex	Dec	Register Name	-	Bit Description
		18	Core	ENABLE MONITOR FSM (R/W)
				See Table 35-2.
		21:19		Reserved.
		22	Соге	Limit CPUID Maxval (R/W)
				See Table 35-2.
		23	Shared	xTPR Message Disable (R/W)
				See Table 35-2.
		33:24		Reserved.
		34	Core	XD Bit Disable (R/W)
		27.25		See Table 35-2.
		37:35 38	Shared	Reserved.
		38	Shared	Turbo Mode Disable (R/W) When set to 1 on processors that support Intel Turbo Boost
				Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0).
				When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.
				Note: the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available.
		63:39		Reserved.
1A2H	418	MSR_ TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		Temperature Target (R)
				The default thermal throttling or PROCHOT# activation temperature in degree C, The effective temperature for thermal throttling or PROCHOT# activation is "Temperature Target" + "Target Offset"
		29:24		Target Offset (R/W)
				Specifies an offset in degrees C to adjust the throttling and PROCHOT# activation temperature from the default target specified in TEMPERATURE_TARGET (bits 23:16).
		63:30		Reserved.
1A6H	422	MSR_OFFCORE_RSP_0	Shared	Offcore Response Event Select Register (R/W)
1A7H	423	MSR_OFFCORE_RSP_1	Shared	Offcore Response Event Select Register (R/W)
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Maximum Ratio Limit of Turbo Mode (RW)
		7:0	Package	Maximum Ratio Limit for 1C
				Maximum turbo ratio limit of 1 core active.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addı			Scope	Sols based on the Silvermont Pictoal Chitecture
Hex	Dec	Register Name		Bit Description
		15:8	Package	Maximum Ratio Limit for 2C
				Maximum turbo ratio limit of 2 core active.
		23:16	Package	Maximum Ratio Limit for 3C
				Maximum turbo ratio limit of 3 core active.
		31:24	Package	Maximum Ratio Limit for 4C
				Maximum turbo ratio limit of 4 core active.
		63:32		Reserved
1B0H	432	IA32_ENERGY_PERF_BIAS	Соге	See Table 35-2.
1C9H	457	MSR_LASTBRANCH_TOS	Core	Last Branch Record Stack TOS (R/W)
				Contains an index (bits 0-2) that points to the MSR containing the most recent branch record.
				See MSR_LASTBRANCH_0_FROM_IP (at 40H).
1D9H	473	IA32_DEBUGCTL	Core	Debug Control (R/W)
				See Table 35-2.
1DDH	477	MSR_LER_FROM_LIP	Core	Last Exception Record From Linear IP (R)
				Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1DEH	478	MSR_LER_TO_LIP	Core	Last Exception Record To Linear IP (R)
				This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.
1F2H	498	IA32_SMRR_PHYSBASE	Соге	See Table 35-2.
1F3H	499	IA32_SMRR_PHYSMASK	Соге	See Table 35-2.
200H	512	IA32_MTRR_PHYSBASE0	Соге	See Table 35-2.
201H	513	IA32_MTRR_PHYSMASKO	Соге	See Table 35-2.
202H	514	IA32_MTRR_PHYSBASE1	Соге	See Table 35-2.
203H	515	IA32_MTRR_PHYSMASK1	Соге	See Table 35-2.
204H	516	IA32_MTRR_PHYSBASE2	Соге	See Table 35-2.
205H	517	IA32_MTRR_PHYSMASK2	Соге	See Table 35-2.
206H	518	IA32_MTRR_PHYSBASE3	Соге	See Table 35-2.
207H	519	IA32_MTRR_PHYSMASK3	Соге	See Table 35-2.
208H	520	IA32_MTRR_PHYSBASE4	Соге	See Table 35-2.
209H	521	IA32_MTRR_PHYSMASK4	Соге	See Table 35-2.
20AH	522	IA32_MTRR_PHYSBASE5	Соге	See Table 35-2.
20BH	523	IA32_MTRR_PHYSMASK5	Core	See Table 35-2.
20CH	524	IA32_MTRR_PHYSBASE6	Соге	See Table 35-2.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Addı	ress		Scope	
Hex	Dec	Register Name		Bit Description
20DH	525	IA32_MTRR_PHYSMASK6	Соге	See Table 35-2.
20EH	526	IA32_MTRR_PHYSBASE7	Соге	See Table 35-2.
20FH	527	IA32_MTRR_PHYSMASK7	Соге	See Table 35-2.
250H	592	IA32_MTRR_FIX64K_ 00000	Core	See Table 35-2.
258H	600	IA32_MTRR_FIX16K_ 80000	Core	See Table 35-2.
259H	601	IA32_MTRR_FIX16K_ A0000	Core	See Table 35-2.
268H	616	IA32_MTRR_FIX4K_C0000	Core	See Table 35-2.
269H	617	IA32_MTRR_FIX4K_C8000	Core	See Table 35-2.
26AH	618	IA32_MTRR_FIX4K_D0000	Core	See Table 35-2.
26BH	619	IA32_MTRR_FIX4K_D8000	Core	See Table 35-2.
26CH	620	IA32_MTRR_FIX4K_E0000	Core	See Table 35-2.
26DH	621	IA32_MTRR_FIX4K_E8000	Core	See Table 35-2.
26EH	622	IA32_MTRR_FIX4K_F0000	Core	See Table 35-2.
26FH	623	IA32_MTRR_FIX4K_F8000	Core	See Table 35-2.
277H	631	IA32_PAT	Core	See Table 35-2.
2FFH	767	IA32_MTRR_DEF_TYPE	Core	Default Memory Types (R/W)
				See Table 35-2.
309H	777	IA32_FIXED_CTR0	Core	Fixed-Function Performance Counter Register 0 (R/W) See Table 35-2.
30AH	778	IA32_FIXED_CTR1	Core	Fixed-Function Performance Counter Register 1 (R/W) See Table 35-2.
30BH	779	IA32_FIXED_CTR2	Core	Fixed-Function Performance Counter Register 2 (R/W) See Table 35-2.
345H	837	IA32_PERF_CAPABILITIES	Соге	See Table 35-2. See Section 17.4.1, "IA32_DEBUGCTL MSR."
38DH	909	IA32_FIXED_CTR_CTRL	Core	Fixed-Function-Counter Control Register (R/W) See Table 35-2.
38EH	910	IA32_PERF_GLOBAL_ STAUS	Core	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."
38FH	911	IA32_PERF_GLOBAL_CTRL	Core	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."
390H	912	IA32_PERF_GLOBAL_OVF_ CTRL	Core	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Add			Scope	ors based on the shvermont Photoarchitecture
Hex	Dec	Register Name	-	Bit Description
3F1H	1009	MSR_PEBS_ENABLE	Core	See Table 35-2. See Section 18.4.4, "Precise Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMCO. (R/W)
3FAH	1018	MSR_PKG_C6_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		Package C6 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C6 states. Counts at the TSC Frequency.
3FDH	1021	MSR_CORE_C6_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		63:0		CORE C6 Residency Counter. (R/O)
				Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency.
400H	1024	IA32_MCO_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
401H	1025	IA32_MCO_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
402H	1026	IA32_MCO_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MCO_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
404H	1028	IA32_MC1_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
405H	1029	IA32_MC1_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
408H	1032	IA32_MC2_CTL	Shared	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
409H	1033	IA32_MC2_STATUS	Shared	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40AH	1034	IA32_MC2_ADDR	Shared	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
40CH	1036	MSR_MC3_CTL	Соге	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
40DH	1037	MSR_MC3_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
40EH	1038	MSR_MC3_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Add	ress		Scope	
Hex	Dec	Register Name		Bit Description
410H	1040	MSR_MC4_CTL	Core	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
411H	1041	MSR_MC4_STATUS	Core	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
412H	1042	MSR_MC4_ADDR	Core	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
414H	1044	MSR_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
415H	1045	MSR_MC5_STATUS	Package	See Section 15.3.2.2, "IA32_MCi_STATUS MSRS."
416H	1046	MSR_MC5_ADDR	Package	See Section 15.3.2.3, "IA32_MCi_ADDR MSRs."
				The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear.
				When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.
480H	1152	IA32_VMX_BASIC	Core	Reporting Register of Basic VMX Capabilities (R/O)
				See Table 35-2.
				See Appendix A.1, "Basic VMX Information."
481H	1153	IA32_VMX_PINBASED_ CTLS	Core	Capability Reporting Register of Pin-based VM-execution Controls (R/O)
				See Table 35-2.
				See Appendix A.3, "VM-Execution Controls."
482H	1154	IA32_VMX_PROCBASED_ CTLS	Соге	Capability Reporting Register of Primary Processor-based VM-execution Controls (R/O)
				See Appendix A.3, "VM-Execution Controls."
483H	1155	IA32_VMX_EXIT_CTLS	Core	Capability Reporting Register of VM-exit Controls (R/O) See Table 35-2.
				See Appendix A.4, "VM-Exit Controls."
484H	1156	IA32_VMX_ENTRY_CTLS	Core	Capability Reporting Register of VM-entry Controls (R/O)
				See Table 35-2.
				See Appendix A.5, "VM-Entry Controls."
485H	1157	IA32_VMX_MISC	Core	Reporting Register of Miscellaneous VMX Capabilities (R/O)
				See Table 35-2.
				See Appendix A.6, "Miscellaneous Data."
486H	1158	IA32_VMX_CR0_FIXED0	Core	Capability Reporting Register of CRO Bits Fixed to 0 (R/O)
				See Table 35-2.
				See Appendix A.7, "VMX-Fixed Bits in CRO."

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Add	ress		Scope	
Hex	Dec	Register Name		Bit Description
487H	1159	IA32_VMX_CRO_FIXED1	Core	Capability Reporting Register of CRO Bits Fixed to 1 (R/O)
				See Table 35-2. See Appendix A.7, "VMX-Fixed Bits in CR0."
488H	1160	IA32_VMX_CR4_FIXED0	Core	Capability Reporting Register of CR4 Bits Fixed to 0 (R/O)
400П	1100	IA32_VIIA_CR4_FIAEDU	Core	See Table 35-2.
				See Appendix A.8, "VMX-Fixed Bits in CR4."
489H	1161	IA32_VMX_CR4_FIXED1	Core	Capability Reporting Register of CR4 Bits Fixed to 1 (R/O)
				See Table 35-2.
				See Appendix A.8, "VMX-Fixed Bits in CR4."
48AH	1162	IA32_VMX_VMCS_ENUM	Соге	Capability Reporting Register of VMCS Field Enumeration (R/O)
				See Table 35-2.
				See Appendix A.9, "VMCS Enumeration."
48BH	1163	IA32_VMX_PROCBASED_ CTLS2	Core	Capability Reporting Register of Secondary Processor-based VM-execution Controls (R/O)
				See Appendix A.3, "VM-Execution Controls."
48CH	1164	IA32_VMX_EPT_VPID_ENU	Core	Capability Reporting Register of EPT and VPID (R/O)
		М		See Table 35-2
48DH	1165	IA32_VMX_TRUE_PINBASE D_CTLS	Core	Capability Reporting Register of Pin-based VM-execution Flex Controls (R/O)
				See Table 35-2
48EH	1166	IA32_VMX_TRUE_PROCBA SED_CTLS	Core	Capability Reporting Register of Primary Processor-based VM-execution Flex Controls (R/O)
				See Table 35-2
48FH	1167	IA32_VMX_TRUE_EXIT_CT	Core	Capability Reporting Register of VM-exit Flex Controls (R/O)
		LS		See Table 35-2
490H	1168	IA32_VMX_TRUE_ENTRY_C	Core	Capability Reporting Register of VM-entry Flex Controls (R/O)
		TLS		See Table 35-2
491H	1169	IA32_VMX_FMFUNC	Соге	Capability Reporting Register of VM-function Controls (R/O)
				See Table 35-2
4C1H	1217	IA32_A_PMC0	Core	See Table 35-2.
4C2H	1218	IA32_A_PMC1	Соге	See Table 35-2.
600H	1536	IA32_DS_AREA	Core	DS Save Area (R/W)
				See Table 35-2.
CCOLL	1622	MCD CODE C1 DECIDENCY	Casa	See Section 18.12.4, "Debug Store (DS) Mechanism."
660H	1632	MSR_CORE_C1_RESIDENCY	Core	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.

Table 35-6 Common MSRs in Intel Processors Based on the Silvermont Microarchitecture

Address			Scope	
Hex	Dec	Register Name		Bit Description
		63:0		CORE C1 Residency Counter. (R/O)
				Value since last reset that this core is in processor-specific C1 states. Counts at the TSC frequency.
6E0H	1760	IA32_TSC_DEADLINE	Core	TSC Target of Local APIC's TSC Deadline Mode (R/W)
				See Table 35-2
C000_		IA32_EFER	Соге	Extended Feature Enables
0080H				See Table 35-2.
C000_		IA32_STAR	Соге	System Call Target Address (R/W)
0081H				See Table 35-2.
C000_		IA32_LSTAR	Соге	IA-32e Mode System Call Target Address (R/W)
0082H				See Table 35-2.
C000_		IA32_FMASK	Соге	System Call Flag Mask (R/W)
0084H				See Table 35-2.
C000_		IA32_FS_BASE	Core	Map of BASE Address of FS (R/W)
0100H				See Table 35-2.
C000_		IA32_GS_BASE	Core	Map of BASE Address of GS (R/W)
0101H				See Table 35-2.
C000_		IA32_KERNEL_GSBASE	Соге	Swap Target of BASE Address of GS (R/W) See Table 35-2.
0102H				
C000_ 0103H		IA32_TSC_AUX	Core	AUXILIARY TSC Signature. (R/W) See Table 35-2

. . .

35.4.1 MSRs In Intel Atom Processors Based on Airmont Microarchitecture

Intel Atom processor X7-Z8000 and X5-Z8000 series are based on the Airmont microarchitecture. These processors support MSRs listed in Table 35-6, Table 35-7, and Table 35-10. These processors have a CPUID signature with DisplayFamily_DisplayModel including 06_4CH; see Table 34-2.

Table 35-10 MSRs in Intel Atom Processors Based on the Airmont Microarchitecture

	Add	ress		Scope	
ſ	Hex	Dec	Register Name		Bit Description
Ī	CDH	205	MSR_FSB_FREQ	Shared	Scaleable Bus Speed(RO)
					This field indicates the intended scaleable bus clock speed for processors based on Airmont microarchitecture:

Table 35-10 MSRs in Intel Atom Processors Based on the Airmont Microarchitecture (Contd.)

Add	ress		Scope	
Hex	Dec	Register Name		Bit Description
		3:0		 0000B: 083.3 MHz 0001B: 100.0 MHz 0010B: 133.3 MHz 0011B: 116.7 MHz 0100B: 080.0 MHz 0101B: 093.3 MHz 0110B: 090.0 MHz 0111B: 088.9 MHz 10sure00B: 087.5 MHz
		63:5		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_ CONTROL	Shared	C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States. See http://biosbits.org.
		9:3 10 14:11 15		Package C-State Limit (R/W) Specifies the lowest processor-specific C-state code name (consuming the least power), for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: No limit 001b: C1 010b: C2 110b: C6 111b: C7 Reserved. I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions Reserved. CFG Lock (R/WO) When set, lock bits 15:0 of this register until next reset.
CALL	220	63:16	Sharad	Reserved.
E4H	228	MSR_PMG_IO_CAPTURE_ BASE	Shared	Power Management IO Redirection in C-state (R/W) See http://biosbits.org.
		15:0		LVL_2 Base Address (R/W) Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.

Table 35-10 MSRs in Intel Atom Processors Based on the Airmont Microarchitecture (Contd.)

Add	ress	Register Name	Scope	
Hex	Dec			Bit Description
		18:16		C-state Range (R/W)
				Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:
				000b - C3 is the max C-State to include
				001b - Deep Power Down Technology is the max C-State
				010b - C7 is the max C-State to include
		63:19		Reserved.
638H	1592	MSR_PPO_POWER_LIMIT	Package	PPO RAPL Power Limit Control (R/W)
		14:0		PPO Power Limit #1. (R/W)
				See Section 14.9.4, "PPO/PP1 RAPL Domains." and MSR_RAPL_POWER_UNIT in Table 35-7.
		15		Enable Power Limit #1. (R/W)
				See Section 14.9.4, "PPO/PP1 RAPL Domains."
		16		Reserved
		23:17		Time Window for Power Limit #1. (R/W)
				Specifies the time duration over which the average power must remain below PPO_POWER_LIMIT #1(14:0). Supported Encodings:
				0x0: 1 second time duration.
				0x1: 5 second time duration (Default).
				0x2: 10 second time duration.
				0x3: 15 second time duration.
				0x4: 20 second time duration.
				0x5: 25 second time duration.
				0x6: 30 second time duration.
				0x7: 35 second time duration.
				0x8: 40 second time duration.
				0x9: 45 second time duration.
				0xA: 50 second time duration. 0xB-0x7F - reserved.
		C2.24		
		63:24		Reserved

• • •

35.9.1 MSRs In Intel[®] Xeon[®] Processor E5 v2 Product Family (Based on Ivy Bridge-E Microarchitecture)

Table 35-21 lists model-specific registers (MSRs) that are specific to the Intel[®] Xeon[®] Processor E5 v2 Product Family (based on Ivy Bridge-E microarchitecture). These processors have a CPUID signature with DisplayFamily_DisplayModel of 06_3EH, see Table 34-2. These processors supports the MSR interfaces listed in Table 35-16, and Table 35-21.

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture)

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
4EH	78	MSR_PPIN_CTL	Package	Protected Processor Inventory Number Enable Control (R/W)
		0		LockOut (R/WO) Set 1 to prevent further writes to MSR_PPIN_CTL. Writing 1 to MSR_PPINCTL[bit 0] is permitted only if MSR_PPIN_CTL[bit 1] is clear, Default is 0. BIOS should provide an opt-in menu to enable the user to turn on MSR_PPIN_CTL[bit 1] for privileged inventory initialization agent to access MSR_PPIN. After reading MSR_PPIN, the privileged inventory initialization agent should write '01b' to MSR_PPIN_CTL to disable further access to MSR_PPIN and prevent unauthorized modification to MSR_PPIN_CTL.
		1		Enable_PPIN (R/W) If 1, enables MSR_PPIN to be accessible using RDMSR. Once set, attempt to write 1 to MSR_PPIN_CTL[bit 0] will cause #GP. If 0, an attempt to read MSR_PPIN will cause #GP. Default is 0.
		63:2		Reserved.
4FH	79	MSR_PPIN	Package	Protected Processor Inventory Number (R/O)
		63:0		Protected Processor Inventory Number (R/O) A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to MSR_PPIN is enabled. Access to MSR_PPIN is permitted only if MSR_PPIN_CTL[bits 1:0] = '10b'
CEH	206	MSR_PLATFORM_INFO	Package	See http://biosbits.org.
		7:0		Reserved.
		15:8	Package	Maximum Non-Turbo Ratio (R/O) The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
		22:16		Reserved.
		23	Package	PPIN_CAP (R/O) When set to 1, indicates that Protected Processor Inventory Number (PPIN) capability can be enabled for privileged system inventory agent to read PPIN from MSR_PPIN. When set to 0, PPIN capability is not supported. An attempt to access MSR_PPIN_CTL or MSR_PPIN will cause #GP.

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		27:24		Reserved.
		28	Package	Programmable Ratio Limit for Turbo Mode (R/O)
				When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.
		29	Package	Programmable TDP Limit for Turbo Mode (R/O)
				When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		30	Package	Programmable TJ OFFSET (R/O) When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify an temperature offset.
		39:30		Reserved.
		47:40	Package	Maximum Efficiency Ratio (R/O)
				The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 100MHz.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_ CONTROL	Core	C-State Configuration Control (R/W)
				Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
				See http://biosbits.org.
		2:0		Package C-State Limit (R/W)
				Specifies the lowest processor-specific C-state code name (consuming the least power). for the package. The default is set as factory-configured package C-state limit.
				The following C-state code name encodings are supported:
				000b: CO/C1 (no package C-sate support)
				001b: C2
				010b: C6 no retention
				011b: C6 retention
				100b: C7 101b: C7s
				111: No package C-state limit.
				Note: This field cannot be used to limit package C-state to C3.
		9:3		Reserved.
		10		I/O MWAIT Redirection Enable (R/W)
				When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

Regi Addı		Register Name	Scope	Bit Description
Hex	Dec	_		
		14:11		Reserved.
		15		CFG Lock (R/W0)
				When set, lock bits 15:0 of this register until next reset.
		63:16		Reserved.
179H	377	IA32_MCG_CAP	Thread	Global Machine Check Capability (R/O)
		7:0		Count
		8		MCG_CTL_P
		9		MCG_EXT_P
		10		MCP_CMCI_P
		11		MCG_TES_P
		15:12		Reserved.
		23:16		MCG_EXT_CNT
		24		MCG_SER_P
		25		Reserved.
		26		MCG_ELOG_P
		63:27		Reserved.
17FH	383	MSR_ERROR_CONTROL	Package	MC Bank Error Configuration (R/W)
		0		Reserved
		1		MemError Log Enable (R/W)
				When set, enables IMC status bank to log additional info in bits 36:32.
		63:2		Reserved.
1A2H	418	MSR_ TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		Temperature Target (RO)
				The minimum temperature at which PROCHOT# will be asserted. The value is degree C.
		27:24		TCC Activation Offset (R/W)
				Specifies a temperature offset in degrees C from the temperature target (bits 23:16). PROCHOT# will assert at the offset target temperature. Write is permitted only MSR_PLATFORM_INFO.[30] is set.
		63:28		Reserved.

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

Regi Add		Register Name	Scope	Bit Description
Hex	Dec	_		
1AEH	430	MSR_TURBO_RATIO_LIMIT 1	Package	Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 9C Maximum turbo ratio limit of 9 core active.
		15:8	Package	Maximum Ratio Limit for 10C Maximum turbo ratio limit of 10core active.
		23:16	Package	Maximum Ratio Limit for 11C Maximum turbo ratio limit of 11 core active.
		31:24	Package	Maximum Ratio Limit for 12C Maximum turbo ratio limit of 12 core active.
		63:32		Reserved
285H	645	IA32_MC5_CTL2	Package	See Table 35-2.
286H	646	IA32_MC6_CTL2	Package	See Table 35-2.
287H	647	IA32_MC7_CTL2	Package	See Table 35-2.
288H	648	IA32_MC8_CTL2	Package	See Table 35-2.
289H	649	IA32_MC9_CTL2	Package	See Table 35-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 35-2.
28BH	651	IA32_MC11_CTL2	Package	See Table 35-2.
28CH	652	IA32_MC12_CTL2	Package	See Table 35-2.
28DH	653	IA32_MC13_CTL2	Package	See Table 35-2.
28EH	654	IA32_MC14_CTL2	Package	See Table 35-2.
28FH	655	IA32_MC15_CTL2	Package	See Table 35-2.
290H	656	IA32_MC16_CTL2	Package	See Table 35-2.
291H	657	IA32_MC17_CTL2	Package	See Table 35-2.
292H	658	IA32_MC18_CTL2	Package	See Table 35-2.
293H	659	IA32_MC19_CTL2	Package	See Table 35-2.
294H	660	IA32_MC20_CTL2	Package	See Table 35-2.
295H	661	IA32_MC21_CTL2	Package	See Table 35-2.
296H	662	IA32_MC22_CTL2	Package	See Table 35-2.
297H	663	IA32_MC23_CTL2	Package	See Table 35-2.
298H	664	IA32_MC24_CTL2	Package	See Table 35-2.
299H	665	IA32_MC25_CTL2	Package	See Table 35-2.
29AH	666	IA32_MC26_CTL2	Package	See Table 35-2.

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
29BH	667	IA32_MC27_CTL2	Package	See Table 35-2.
29CH	668	IA32_MC28_CTL2	Package	See Table 35-2.
414H	1044	MSR_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC5 reports MC error from the Intel QPI module.
415H	1045	MSR_MC5_STATUS	Package	
416H	1046	MSR_MC5_ADDR	Package	
417H	1047	MSR_MC5_MISC	Package	
418H	1048	MSR_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC6 reports MC error from the integrated I/O module.
419H	1049	MSR_MC6_STATUS	Package	
41AH	1050	MSR_MC6_ADDR	Package	
41BH	1051	MSR_MC6_MISC	Package	
41CH	1052	MSR_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".
41DH	1053	MSR_MC7_STATUS	Package	
41EH	1054	MSR_MC7_ADDR	Package	Banks MC7 and MC 8 report MC error from the two home agents.
41FH	1055	MSR_MC7_MISC	Package	
420H	1056	MSR_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.".
421H	1057	MSR_MC8_STATUS	Package	
422H	1058	MSR_MC8_ADDR	Package	Banks MC7 and MC 8 report MC error from the two home agents.
423H	1059	MSR_MC8_MISC	Package	
424H	1060	MSR_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.". Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
425H	1061	MSR_MC9_STATUS	Package	
426H	1062	MSR_MC9_ADDR	Package	
427H	1063	MSR_MC9_MISC	Package	
428H	1064	MSR_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.". Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
429H	1065	MSR_MC10_STATUS	Package	
42AH	1066	MSR_MC10_ADDR	Package	
42BH	1067	MSR_MC10_MISC	Package	
42CH	1068	MSR_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
42DH	1069	MSR_MC11_STATUS	Package	Bank MC11 reports MC error from a specific channel of the
42EH	1070	MSR_MC11_ADDR	Package	integrated memory controller.
42FH	1071	MSR_MC11_MISC	Package	

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
430H	1072	MSR_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
431H	1073	MSR_MC12_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
432H	1074	MSR_MC12_ADDR	Package	
433H	1075	MSR_MC12_MISC	Package	
434H	1076	MSR_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
435H	1077	MSR_MC13_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
436H	1078	MSR_MC13_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
437H	1079	MSR_MC13_MISC	Package	
438H	1080	MSR_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
439H	1081	MSR_MC14_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
43AH	1082	MSR_MC14_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43BH	1083	MSR_MC14_MISC	Package	
43CH	1084	MSR_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
43DH	1085	MSR_MC15_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
43EH	1086	MSR_MC15_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43FH	1087	MSR_MC15_MISC	Package	
440H	1088	MSR_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
441H	1089	MSR_MC16_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
442H	1090	MSR_MC16_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
443H	1091	MSR_MC16_MISC	Package	
444H	1092	MSR_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
445H	1093	MSR_MC17_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC17 reports MC error from a specific CBo (core broadcast)
446H	1094	MSR_MC17_ADDR	Package	and its corresponding slice of L3.
447H	1095	MSR_MC17_MISC	Package	
448H	1096	MSR_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
449H	1097	MSR_MC18_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
44AH	1098	MSR_MC18_ADDR	Package	Bank MC18 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
44BH	1099	MSR_MC18_MISC	Package	
44CH	1100	MSR_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
44DH	1101	MSR_MC19_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
44EH	1102	MSR_MC19_ADDR	Package	Bank MC19 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
44FH	1103	MSR_MC19_MISC	Package	
_				

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
450H	1104	MSR_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs."
451H	1105	MSR_MC20_STATUS	Package	Bank MC20 reports MC error from a specific CBo (core broadcast)
452H	1106	MSR_MC20_ADDR	Package	and its corresponding slice of L3.
453H	1107	MSR_MC20_MISC	Package	
454H	1108	MSR_MC21_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
455H	1109	MSR_MC21_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
456H	1110	MSR_MC21_ADDR	Package	Bank MC21 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
457H	1111	MSR_MC21_MISC	Package	
458H	1112	MSR_MC22_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
459H	1113	MSR_MC22_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
45AH	1114	MSR_MC22_ADDR	Package	Bank MC22 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
45BH	1115	MSR_MC22_MISC	Package]
45CH	1116	MSR_MC23_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
45DH	1117	MSR_MC23_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
45EH	1118	MSR_MC23_ADDR	Package	Bank MC23 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
45FH	1119	MSR_MC23_MISC	Package]
460H	1120	MSR_MC24_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
461H	1121	MSR_MC24_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
462H	1122	MSR_MC24_ADDR	Package	Bank MC24 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
463H	1123	MSR_MC24_MISC	Package	
464H	1124	MSR_MC25_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
465H	1125	MSR_MC25_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
466H	1126	MSR_MC25_ADDR	Package	Bank MC25 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
467H	1127	MSR_MC25_MISC	Package	
468H	1128	MSR_MC26_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
469H	1129	MSR_MC26_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
46AH	1130	MSR_MC26_ADDR	Package	Bank MC26 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
46BH	1131	MSR_MC26_MISC	Package] '
46CH	1132	MSR_MC27_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
46DH	1133	MSR_MC27_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
46EH	1134	MSR_MC27_ADDR	Package	Bank MC27 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
46FH	1135	MSR_MC27_MISC	Package	

Table 35-21 MSRs Supported by Intel® Xeon® Processors E5 v2 Product Family (based on Ivy Bridge-E microarchitecture) (Contd.)

Regi Add	ster ress	Register Name	Scope	Bit Description	
Hex	Dec				
470H	1136	MSR_MC28_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
471H	1137	MSR_MC28_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
472H	1138	MSR_MC28_ADDR	Package	Bank MC28 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.	
473H	1139	MSR_MC28_MISC	Package		
613H	1555	MSR_PKG_PERF_STATUS	Package	Package RAPL Perf Status (R/O)	
618H	1560	MSR_DRAM_POWER_LIMIT	Package	DRAM RAPL Power Limit Control (R/W)	
				See Section 14.9.5, "DRAM RAPL Domain."	
619H	1561	MSR_DRAM_ENERGY_	Package	DRAM Energy Status (R/O)	
		STATUS		See Section 14.9.5, "DRAM RAPL Domain."	
61BH	1563	MSR_DRAM_PERF_STATUS	Package	DRAM Performance Throttling Status (R/0) See Section 14.9.5, "DRAM RAPL Domain."	
61CH	1564	MSR_DRAM_POWER_INFO	Package	DRAM RAPL Parameters (R/W)	
				See Section 14.9.5, "DRAM RAPL Domain."	
See	See Table 35-16, for other MSR definitions applicable to Intel Xeon processor E5 v2 with CPUID signature 06_3EH				

35.9.2 Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family

Intel[®] Xeon[®] processor E7 v2 family (based on Ivy Bridge-E microarchitecture) with CPUID DisplayFamily_DisplayModel signature 06_3EH supports the MSR interfaces listed in Table 35-16, Table 35-21, and Table 35-23.

Table 35-23 Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily_DisplayModel Signature 06_3EH

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
ЗАН	58	IA32_FEATURE_CONTROL	Thread	Control Features in Intel 64 Processor (R/W)
				See Table 35-2.
		0		Lock (R/WL)
		1		Enable VMX inside SMX operation (R/WL)
		2		Enable VMX outside SMX operation (R/WL)
		14:8		SENTER local functions enables (R/WL)
		15		SENTER global functions enable (R/WL)
		63:16		Reserved.
179H	377	IA32_MCG_CAP	Thread	Global Machine Check Capability (R/O)
		7:0		Count

Table 35-23 Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily_DisplayModel Signature 06_3EH

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		8		MCG_CTL_P
		9		MCG_EXT_P
		10		MCP_CMCI_P
		11		MCG_TES_P
		15:12		Reserved.
		23:16		MCG_EXT_CNT
		24		MCG_SER_P
		63:25		Reserved.
17AH	378	IA32_MCG_STATUS	Thread	(R/W0)
		0		RIPV
		1		EIPV
		2		MCIP
		3		LMCE signaled
		63:4		Reserved.
1AEH	430	MSR_TURBO_RATIO_LIMIT1	Package	Maximum Ratio Limit of Turbo Mode
				RO if MSR_PLATFORM_INFO.[28] = 0,
				RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 9C
				Maximum turbo ratio limit of 9 core active.
		15:8	Package	Maximum Ratio Limit for 10C
				Maximum turbo ratio limit of 10core active.
		23:16	Package	Maximum Ratio Limit for 11C
		21.24	Б.	Maximum turbo ratio limit of 11 core active.
		31:24	Package	Maximum Ratio Limit for 12C
		20.22	Dealtage	Maximum turbo ratio limit of 12 core active.
		39:32	Package	Maximum Ratio Limit for 13C Maximum turbo ratio limit of 13 core active.
		47:40	Package	Maximum Ratio Limit for 14C
		77.70	1 dekage	Maximum turbo ratio limit of 14 core active.
		55:48	Package	Maximum Ratio Limit for 15C
			. senege	Maximum turbo ratio limit of 15 core active.
		62:56		Reserved
	<u> </u>		1	

Table 35-23 Additional MSRs Supported by Intel® Xeon® Processor E7 v2 Family with DisplayFamily_DisplayModel Signature 06_3EH

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		63	Package	Semaphore for Turbo Ratio Limit Configuration
				If 1, the processor uses override configuration 1 specified in MSR_TURBO_RATIO_LIMIT and MSR_TURBO_RATIO_LIMIT1.
				If 0, the processor uses factory-set configuration (Default).
29DH	669	IA32_MC29_CTL2	Package	See Table 35-2.
29EH	670	IA32_MC30_CTL2	Package	See Table 35-2.
29FH	671	IA32_MC31_CTL2	Package	See Table 35-2.
3F1H	1009	MSR_PEBS_ENABLE	Thread	See Section 18.7.1.1, "Precise Event Based Sampling (PEBS)."
		0		Enable PEBS on IA32_PMCO. (R/W)
		1		Enable PEBS on IA32_PMC1. (R/W)
		2		Enable PEBS on IA32_PMC2. (R/W)
		3		Enable PEBS on IA32_PMC3. (R/W)
		31:4		Reserved.
		32		Enable Load Latency on IA32_PMCO. (R/W)
		33		Enable Load Latency on IA32_PMC1. (R/W)
		34		Enable Load Latency on IA32_PMC2. (R/W)
		35		Enable Load Latency on IA32_PMC3. (R/W)
		63:36		Reserved.
41BH	1051	IA32_MC6_MISC	Package	Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4
		5:0		Recoverable Address LSB
		8:6		Address Mode
		15:9		Reserved
		31:16		PCI Express Requestor ID
		39:32		PCI Express Segment Number
		63:32		Reserved
474H	1140	MSR_MC29_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
475H	1141	MSR_MC29_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
476H	1142	MSR_MC29_ADDR	Package	Bank MC29 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
477H	1143	MSR_MC29_MISC	Package	
478H	1144	MSR_MC30_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
479H	1145	MSR_MC30_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
47AH	1146	MSR_MC30_ADDR	Package	Bank MC30 reports MC error from a specific CBo (core broadcast) a its corresponding slice of L3.
47BH	1147	MSR_MC30_MISC	Package	
	•	•		•

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
47CH	1148	MSR_MC31_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
47DH	1149	MSR_MC31_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
47EH	1150	MSR_MC31_ADDR	Package	Bank MC31 reports MC error from a specific CBo (core broadcast) and its corresponding slice of L3.
47FH	1147	MSR_MC31_MISC	Package	
Coo Table	o DE 16 1	Table 2E 21 for ether MSD def	initians annlis	able to latel Veep processes 67 v2 with CDUID signature 06, 204

See Table 35-16, Table 35-21 for other MSR definitions applicable to Intel Xeon processor E7 v2 with CPUID signature 06_3AH.

NOTES

35.10 MSRS IN THE 4TH GENERATION INTEL® CORE™ PROCESSORS (BASED ON HASWELL MICROARCHITECTURE)

The 4th generation Intel[®] Core[™] processor family and Intel[®] Xeon[®] processor E3-1200v3 product family (based on Haswell microarchitecture), with CPUID DisplayFamily_DisplayModel signature 06_3CH/06_45H/06_46H, support the MSR interfaces listed in Table 35-16, Table 35-17, and Table 35-24. For an MSR listed in Table 35-16 that also appears in Table 35-24, Table 35-24 supercede Table 35-16.

The MSRs listed in Table 35-24 also apply to processors based on Haswell-E microarchitecture (see Section 35.11).

Table 35-24 Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
3BH	59	IA32_TSC_ADJUST	THREAD	Per-Logical-Processor TSC ADJUST (R/W)
				See Table 35-2.
CEH	206	MSR_PLATFORM_INFO	Package	
		7:0		Reserved.
		15:8	Package	Maximum Non-Turbo Ratio (R/O)
				The is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.
		27:16		Reserved.
		28	Package	Programmable Ratio Limit for Turbo Mode (R/O)
				When set to 1, indicates that Programmable Ratio Limits for Turbo mode is enabled, and when set to 0, indicates Programmable Ratio Limits for Turbo mode is disabled.

^{1.} An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

Table 35-24 Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		29	Package	Programmable TDP Limit for Turbo Mode (R/O) When set to 1, indicates that TDP Limits for Turbo mode are programmable, and when set to 0, indicates TDP Limit for Turbo mode is not programmable.
		31:30		Reserved.
		32	Package	Low Power Mode Support (LPM) (R/O) When set to 1, indicates that LPM is supported, and when set to 0, indicates LPM is not supported.
		34:33	Package	Number of ConfigTDP Levels (R/O) O0: Only Base TDP level available. O1: One additional TDP level available. O2: Two additional TDP level available. 11: Reserved
		39:35		Reserved.
		47:40	Package	Maximum Efficiency Ratio (R/O) The is the minimum ratio (maximum efficiency) that the processor can operates, in units of 100MHz.
		55:48	Package	Minimum Operating Ratio (R/O) Contains the minimum supported operating ratio in units of 100 MHz.
		63:56		Reserved.
186H	390	IA32_PERFEVTSEL0	THREAD	Performance Event Select for Counter 0 (R/W) Supports all fields described inTable 35-2 and the fields below.
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
187H	391	IA32_PERFEVTSEL1	THREAD	Performance Event Select for Counter 1 (R/W) Supports all fields described inTable 35-2 and the fields below.
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
188H	392	IA32_PERFEVTSEL2	THREAD	Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 35-2 and the fields below.
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results

Table 35-24 Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures

Reg	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		33		IN_TXCP: see Section 18.11.5.1 When IN_TXCP=1 & IN_TX=1 and in sampling, spurious PMI may
				occur and transactions may continuously abort near overflow conditions. Software should favor using IN_TXCP for counting over sampling. If sampling, software should use large "sample-after" value after clearing the counter configured to use IN_TXCP and also always reset the counter even when no overflow condition was reported.
189H	393	IA32_PERFEVTSEL3	THREAD	Performance Event Select for Counter 3 (R/W) Supports all fields described inTable 35-2 and the fields below.
		22		
		32		IN_TX: see Section 18.11.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results
1C8H	456	MSR_LBR_SELECT	Thread	Last Branch Record Filtering Select Register (R/W)
		0		CPL_EQ_0
		1		CPL_NEQ_0
		2		JCC
		3		NEAR_REL_CALL
		4		NEAR_IND_CALL
		5		NEAR_RET
		6		NEAR_IND_JMP
		7		NEAR_REL_JMP
		8		FAR_BRANCH
		9		EN_CALL_STACK
		63:9		Reserved.
1D9H	473	IA32_DEBUGCTL	Thread	Debug Control (R/W) See Table 35-2.
		0		LBR: Last Branch Record
		1		BTF
		5:2		Reserved.
		6		TR: Branch Trace
		7		BTS: Log Branch Trace Message to BTS buffer
		8		BTINT
		9		BTS_OFF_OS
		10		BTS_OFF_USER
		11		FREEZE_LBR_ON_PMI
		12		FREEZE_PERFMON_ON_PMI

Table 35-24 Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures

	ister Iress	Register Name	Scope	Bit Description
Hex	Dec			
		13		ENABLE_UNCORE_PMI
		14		FREEZE_WHILE_SMM
		15		RTM_DEBUG
		63:15		Reserved.
491H	1169	IA32_VMX_VMFUNC	THREAD	Capability Reporting Register of VM-function Controls (R/O) See Table 35-2
60BH	1548	MSR_PKGC_IRTL1	Package	Package C6/C7 Interrupt Response Limit 1 (R/W)
OODIT	1340	risit_i kac_iktet	T dekage	This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7 state. The latency programmed in this register is for the shorter-latency sub C-states used by an MWAIT hint to C6 or C7 state.
				Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		Interrupt response time limit (R/W)
				Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.
		12:10		Time Unit (R/W)
				Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported:
				000b: 1 ns
				001b: 32 ns
				010b: 1024 ns
				011b: 32768 ns
				100b: 1048576 ns
				101b: 33554432 ns
		14:13		Reserved.
		15		Valid (R/W)
				Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.
		63:16		Reserved.
60CH	1548	MSR_PKGC_IRTL2	Package	Package C6/C7 Interrupt Response Limit 2 (R/W)
				This MSR defines the interrupt response time limit used by the processor to manage transition to package C6 or C7 state. The latency programmed in this register is for the longer-latency sub C-states used by an MWAIT hint to C6 or C7 state.
				Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		9:0		Interrupt response time limit (R/W)
				Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.

Table 35-24 Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures

Reg	35-24 ister ress	Register Name	Scope	Bit Description
Hex	Dec	1		
		12:10		Time Unit (R/W)
				Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported:
				000b: 1 ns
				001b: 32 ns
				010b: 1024 ns
				011b: 32768 ns
				100b: 1048576 ns
				101b: 33554432 ns
		14:13		Reserved.
		15		Valid (R/W)
				Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.
		63:16		Reserved.
613H	1555	MSR_PKG_PERF_STATUS	Package	PKG Perf Status (R/O)
				See Section 14.9.3, "Package RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_	Package	DRAM Energy Status (R/O)
		STATUS		See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM RAPL Domain."
648H	1608	MSR_CONFIG_TDP_ NOMINAL	Package	Base TDP Ratio (R/O)
		7:0		Config_TDP_Base
				Base TDP level ratio to be used for this specific processor (in units of 100 MHz).
		63:8		Reserved.
649H	1609	MSR_CONFIG_TDP_LEVEL1	Package	ConfigTDP Level 1 ratio and power level (R/O)
		14:0		PKG_TDP_LVL1. Power setting for ConfigTDP Level 1.
		15		Reserved
		23:16		Config_TDP_LVL1_Ratio. ConfigTDP level 1 ratio to be used for this specific processor.
		31:24		Reserved
		46:32		PKG_MAX_PWR_LVL1. Max Power setting allowed for ConfigTDP Level 1.
		62:47		PKG_MIN_PWR_LVL1. MIN Power setting allowed for ConfigTDP Level 1.
		63		Reserved.
64AH	1610	MSR_CONFIG_TDP_LEVEL2	Package	ConfigTDP Level 2 ratio and power level (R/O)

Table 35-24 Additional MSRs Supported by Processors based on the Haswell or Haswell-E microarchitectures

Regi Add		Register Name	Scope	Bit Description
Hex	Dec]		
		14:0		PKG_TDP_LVL2. Power setting for ConfigTDP Level 2.
		15		Reserved
		23:16		Config_TDP_LVL2_Ratio. ConfigTDP level 2 ratio to be used for this specific processor.
		31:24		Reserved
		46:32		PKG_MAX_PWR_LVL2. Max Power setting allowed for ConfigTDP Level 2.
		62:47		PKG_MIN_PWR_LVL2. MIN Power setting allowed for ConfigTDP Level 2.
		63		Reserved.
64BH	1611	MSR_CONFIG_TDP_ CONTROL	Package	ConfigTDP Control (R/W)
		1:0		TDP_LEVEL (RW/L)
				System BIOS can program this field.
		30:2		Reserved.
		31		Config_TDP_Lock (RW/L)
				When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
64CH	1612	MSR_TURBO_ACTIVATION_ RATIO	Package	ConfigTDP Control (R/W)
		7:0		MAX_NON_TURBO_RATIO (RW/L)
				System BIOS can program this field.
		30:8		Reserved.
		31		TURBO_ACTIVATION_RATIO_Lock (RW/L)
				When this bit is set, the content of this register is locked until a reset.
		63:32		Reserved.
C80H	3200	IA32_DEBUG_FEATURE	Package	Silicon Debug Feature Control (R/W) See Table 35-2.

35.10.1 MSRs in 4th Generation Intel[®] Core[™] Processor Family (based on Haswell Microarchitecture)

Table 35-25 lists model-specific registers (MSRs) that are specific to 4th generation Intel[®] Core[™] processor family and Intel[®] Xeon[®] processor E3-1200 v3 product family (based on Haswell microarchitecture). These processors have a CPUID signature with DisplayFamily_DisplayModel of 06_3 CH/ 06_4 5H/ 06_4 6H, see Table 34-2.

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture)

Regi Addı		Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_ CONTROL	Core	C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See http://biosbits.org.
		3:0		Package C-State Limit (R/W) Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 0000b: C0/C1 (no package C-state support) 0001b: C2 0010b: C3 0011b: C6 0100b: C7 0101b: C7s
		9:4		Package C states C7 are not available to processor with signature 06_3CH Reserved
		10		I/O MWAIT Redirection Enable (R/W)
		14:11		Reserved
		15		CFG Lock (R/W0)
		24:16		Reserved
		25		C3 State Auto Demotion Enable (R/W)
		26		C1 State Auto Demotion Enable (R/W)
		27		Enable C3 Undemotion (R/W)
		28		Enable C1 Undemotion (R/W)
		63:29		Reserved
17DH	390	MSR_SMM_MCA_CAP	THREAD	Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		Reserved
		58		SMM_Code_Access_Chk (SMM-RO)
				If set to 1 indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi	ister ress	Scope Register Name	Scope Scope	Bit Description
Hex	Dec	-		
		59		Long_Flow_Indication (SMM-RO) If set to 1 indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported.
		63:60		Reserved
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
		15:8	Package	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.
		23:16	Package	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.
		31:24	Package	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.
		63:32		Reserved.
391H	913	MSR_UNC_PERF_GLOBAL_ CTRL	Package	Uncore PMU global control
		0		Core 0 select
		1		Core 1 select
		2		Core 2 select
		3		Core 3 select
		18:4		Reserved.
		29		Enable all uncore counters
		30		Enable wake on PMI
		31		Enable Freezing counter when overflow
		63:32		Reserved.
392H	914	MSR_UNC_PERF_GLOBAL_ STATUS	Package	Uncore PMU main status
		0		Fixed counter overflowed
		1		An ARB counter overflowed
		2		Reserved
		3		A CBox counter overflowed (on any slice)
		63:4		Reserved.
394H	916	MSR_UNC_PERF_FIXED_ CTRL	Package	Uncore fixed counter control (R/W)

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi		Register Name	Scope	Bit Description
Hex	Dec			
		19:0		Reserved
		20		Enable overflow propagation
		21		Reserved
		22		Enable counting
		63:23		Reserved.
395H	917	MSR_UNC_PERF_FIXED_ CTR	Package	Uncore fixed counter
		47:0		Current count
		63:48		Reserved.
396H	918	MSR_UNC_CBO_CONFIG	Package	Uncore C-Box configuration information (R/O)
		3:0		Encoded number of C-Box, derive value by "-1"
		63:4		Reserved.
3B0H	946	MSR_UNC_ARB_PERFCTR0	Package	Uncore Arb unit, performance counter 0
3B1H	947	MSR_UNC_ARB_PERFCTR1	Package	Uncore Arb unit, performance counter 1
3B2H	944	MSR_UNC_ARB_ PERFEVTSELO	Package	Uncore Arb unit, counter 0 event select MSR
3B3H	945	MSR_UNC_ARB_ PERFEVTSEL1	Package	Uncore Arb unit, counter 1 event select MSR
391H	913	MSR_UNC_PERF_GLOBAL_ CTRL	Package	Uncore PMU global control
		0		Core 0 select
		1		Core 1 select
		2		Core 2 select
		3		Core 3 select
		18:4		Reserved.
		29		Enable all uncore counters
		30		Enable wake on PMI
		31		Enable Freezing counter when overflow
		63:32		Reserved.
395H	917	MSR_UNC_PERF_FIXED_ CTR	Package	Uncore fixed counter
		47:0		Current count
		63:48		Reserved.
3B3H	945	MSR_UNC_ARB_ PERFEVTSEL1	Package	Uncore Arb unit, counter 1 event select MSR

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
4E0H	1248	MSR_SMM_FEATURE_CONTR OL	Package	Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in SMM.
		0		Lock (SMM-RWO)
				When set to '1' locks this register from further changes
		1		Reserved
		2		SMM_Code_Chk_En (SMM-RW)
				This control bit is available only if MSR_SMM_MCA_CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR.
				When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.
		63:3		Reserved
4E2H	1250	MSR_SMM_DELAYED	Package	SMM Delayed (SMM-RO)
				Reports the interruptible state of all logical processors in the package. Available only while in SMM and MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.
		N-1:0		LOG_PROC_STATE (SMM-RO)
				Each bit represents a logical processor of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle.
				The bit is automatically cleared at the end of each long event. The reset value of this field is 0.
				Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.
		63:N		Reserved
4E3H	1251	MSR_SMM_BLOCKED	Package	SMM Blocked (SMM-RO)
				Reports the blocked state of all logical processors in the package. Available only while in SMM.
		N-1:0		LOG_PROC_STATE (SMM-RO)
				Each bit represents a logical processor of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep.
				The reset value of this field is OFFFH.
				Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.
		63:N		Reserved

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Reg	ister ress	Register Name	Scope	Bit Description
Hex	Dec	- 		
606H	1542	MSR_RAPL_POWER_UNIT	Package	Unit Multipliers used in RAPL Interfaces (R/O)
		3:0	Package	Power Units
				See Section 14.9.1, "RAPL Interfaces."
		7:4	Package	Reserved
		12:8	Package	Energy Status Units
				Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)
		15:13	Package	Reserved
		19:16	Package	Time Units
				See Section 14.9.1, "RAPL Interfaces."
		63:20		Reserved
640H	1600	MSR_PP1_POWER_LIMIT	Package	PP1 RAPL Power Limit Control (R/W)
				See Section 14.9.4, "PPO/PP1 RAPL Domains."
641H	1601	MSR_PP1_ENERGY_STATUS	Package	PP1 Energy Status (R/O)
6.4811	4600	MCD DD4 DOLLGV		See Section 14.9.4, "PPO/PP1 RAPL Domains."
642H	1602	MSR_PP1_POLICY	Package	PP1 Balance Policy (R/W) See Section 14.9.4, "PP0/PP1 RAPL Domains."
690H	1680	MSR_CORE_PERF_LIMIT_REA	Package	Indicator of Frequency Clipping in Processor Cores (R/W)
03011	1000	SONS	rackaye	(frequency refers to processor core frequency)
		0		PROCHOT Status (R0)
				When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		Thermal Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal event.
		3:2		Reserved.
		4		Graphics Driver Status (R0)
				When set, frequency is reduced below the operating system request due to Processor Graphics driver override.
		5		Autonomous Utilization-Based Frequency Control Status (R0)
				When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.
		6		VR Therm Alert Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Hex Dec 8	
When set, frequency is reduced below the operating request due to electrical design point constraints (e.g. electrical current consumption). 9	
request due to electrical design point constraints (e.g. electrical current consumption). 9 Core Power Limiting Status (R0) When set, frequency is reduced below the operating request due to domain-level power limiting. 10 Package-Level Power Limiting PL1 Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL1. 11 Package-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2. Max Turbo Limit Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2.	
When set, frequency is reduced below the operating request due to domain-level power limiting. Package-Level Power Limiting PL1 Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL1. Package-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2. Max Turbo Limit Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2.	
request due to domain-level power limiting. Package-Level Power Limiting PL1 Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL1. Package-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2. Max Turbo Limit Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2.	
When set, frequency is reduced below the operating request due to package-level power limiting PL1. Package-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2. Max Turbo Limit Status (R0) When set, frequency is reduced below the operating	g system
request due to package-level power limiting PL1. Package-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating request due to package-level power limiting PL2. Max Turbo Limit Status (R0) When set, frequency is reduced below the operating	
When set, frequency is reduced below the operating request due to package-level power limiting PL2. Max Turbo Limit Status (R0) When set, frequency is reduced below the operating	g system
request due to package-level power limiting PL2. 12 Max Turbo Limit Status (R0) When set, frequency is reduced below the operating	
When set, frequency is reduced below the operating	g system
	g system
13 Turbo Transition Attenuation Status (RO)	
When set, frequency is reduced below the operating request due to Turbo transition attenuation. This pre performance degradation due to frequent operating changes.	events
15:14 Reserved	
16 PROCHOT Log	
When set, indicates that the PROCHOT Status bit has since the log bit was last cleared.	as asserted
This log bit will remain set until cleared by software	writing 0.
17 Thermal Log	
When set, indicates that the Thermal Status bit has a since the log bit was last cleared.	
This log bit will remain set until cleared by software	writing 0.
19:18 Reserved.	
Graphics Driver Log	
When set, indicates that the Graphics Driver Status b asserted since the log bit was last cleared.	
This log bit will remain set until cleared by software	
Autonomous Utilization-Based Frequency Control	lloa
When set, indicates that the Autonomous Utilization- Frequency Control Status bit has asserted since the last cleared.	-
This log bit will remain set until cleared by software	n-Based

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Reg	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		22		VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.
		22		This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		Electrical Design Point Log When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		Core Power Limiting Log
		23		When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		26		Package-Level PL1 Power Limiting Log
				When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		27		Package-Level PL2 Power Limiting Log When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		28		Max Turbo Limit Log When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		29		Turbo Transition Attenuation Log
				When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		63:30		Reserved.
6B0H	1712	MSR GRAPHICS PERF LIMIT	Package	Indicator of Frequency Clipping in the Processor Graphics (R/
OBOIT	1712	REASONS	rackage	(k) (frequency refers to processor graphics frequency)
		0		PROCHOT Status (R0)
				When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		Thermal Status (RO)
				When set, frequency is reduced below the operating system request due to a thermal event.

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		3:2		Reserved.
		4		Graphics Driver Status (R0)
				When set, frequency is reduced below the operating system request due to Processor Graphics driver override.
		5		Autonomous Utilization-Based Frequency Control Status (R0)
				When set, frequency is reduced below the operating system request because the processor has detected that utilization is low
		6		VR Therm Alert Status (RO)
				When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		Electrical Design Point Status (R0)
				When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Graphics Power Limiting Status (R0)
				When set, frequency is reduced below the operating system request due to domain-level power limiting.
		10		Package-Level Power Limiting PL1 Status (R0)
				When set, frequency is reduced below the operating system request due to package-level power limiting PL1.
		11		Package-Level PL2 Power Limiting Status (R0)
				When set, frequency is reduced below the operating system request due to package-level power limiting PL2.
		15:12		Reserved
		16		PROCHOT Log
				When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		17		Thermal Log
				When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		19:18		Reserved.
		20		Graphics Driver Log
				When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		21		Autonomous Utilization-Based Frequency Control Log
				When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		22		VR Therm Alert Log
				When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		Electrical Design Point Log
				When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		25		Core Power Limiting Log
				When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		26		Package-Level PL1 Power Limiting Log
				When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		27		Package-Level PL2 Power Limiting Log
				When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		28		Max Turbo Limit Log
				When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		29		Turbo Transition Attenuation Log
				When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		63:30		Reserved.
6B1H	1713	MSR_RING_PERF_LIMIT_REA SONS	Package	Indicator of Frequency Clipping in the Ring Interconnect (R/W) (frequency refers to ring interconnect in the uncore)

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi Addı		Scope Register Name	Scope	Bit Description
Hex	Dec			
		0		PROCHOT Status (R0)
				When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		Thermal Status (RO)
				When set, frequency is reduced below the operating system request due to a thermal event.
		5:2		Reserved.
		6		VR Therm Alert Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		Electrical Design Point Status (R0)
				When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Reserved.
		10		Package-Level Power Limiting PL1 Status (R0)
				When set, frequency is reduced below the operating system request due to package-level power limiting PL1.
		11		Package-Level PL2 Power Limiting Status (R0)
				When set, frequency is reduced below the operating system request due to package-level power limiting PL2.
		15:12		Reserved
		16		PROCHOT Log
				When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		17		Thermal Log
				When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		19:18		Reserved.
		20		Graphics Driver Log When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		21		Autonomous Utilization-Based Frequency Control Log When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		22		VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		Electrical Design Point Log When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		25		Core Power Limiting Log
				When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		26		Package-Level PL1 Power Limiting Log When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		27		Package-Level PL2 Power Limiting Log When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.
		28		Max Turbo Limit Log
				When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		29		Turbo Transition Attenuation Log
				When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
705::	4	63:30		Reserved.
700H	1792	MSR_UNC_CBO_O_ PERFEVTSELO	Package	Uncore C-Box 0, counter 0 event select MSR
701H	1793	MSR_UNC_CBO_O_ PERFEVTSEL1	Package	Uncore C-Box 0, counter 1 event select MSR

Table 35-25 MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell microarchitecture) (Contd.)

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
706H	1798	MSR_UNC_CBO_O_PERFCTRO	Package	Uncore C-Box 0, performance counter 0
707H	1799	MSR_UNC_CBO_O_PERFCTR1	Package	Uncore C-Box 0, performance counter 1
710H	1808	MSR_UNC_CBO_1_ PERFEVTSELO	Package	Uncore C-Box 1, counter 0 event select MSR
711H	1809	MSR_UNC_CBO_1_ PERFEVTSEL1	Package	Uncore C-Box 1, counter 1 event select MSR
716H	1814	MSR_UNC_CBO_1_PERFCTRO	Package	Uncore C-Box 1, performance counter 0
717H	1815	MSR_UNC_CBO_1_PERFCTR1	Package	Uncore C-Box 1, performance counter 1
720H	1824	MSR_UNC_CBO_2_ PERFEVTSELO	Package	Uncore C-Box 2, counter 0 event select MSR
721H	1824	MSR_UNC_CBO_2_ PERFEVTSEL1	Package	Uncore C-Box 2, counter 1 event select MSR
726H	1830	MSR_UNC_CBO_2_PERFCTRO	Package	Uncore C-Box 2, performance counter 0
727H	1831	MSR_UNC_CBO_2_PERFCTR1	Package	Uncore C-Box 2, performance counter 1
730H	1840	MSR_UNC_CBO_3_ PERFEVTSELO	Package	Uncore C-Box 3, counter 0 event select MSR
731H	1841	MSR_UNC_CBO_3_ PERFEVTSEL1	Package	Uncore C-Box 3, counter 1 event select MSR.
736H	1846	MSR_UNC_CBO_3_PERFCTRO	Package	Uncore C-Box 3, performance counter 0.
737H	1847	MSR_UNC_CBO_3_PERFCTR1	Package	Uncore C-Box 3, performance counter 1.

See Table 35-16, Table 35-17, Table 35-20, Table 35-24 for other MSR definitions applicable to processors with CPUID signatures 063CH, 06_46H.

35.10.2 Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors

The 4th generation Intel[®] Core[™] processor family (based on Haswell microarchitecture) with CPUID DisplayFamily_DisplayModel signature 06_45H supports the MSR interfaces listed in Table 35-16, Table 35-17, Table 35-24, Table 35-25, and Table 35-26.

Table 35-26 Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with DisplayFamily_DisplayModel Signature 06_45H

_	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_	Core	C-State Configuration Control (R/W)
		CONTROL		Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.
				See http://biosbits.org.
		3:0		Package C-State Limit (R/W)
				Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.
				The following C-state code name encodings are supported:
				0000b: CO/C1 (no package C-state support)
				0001b: C2
				0010b: C3
				0011b: C6
				0100b: C7
				0101b: C7s 0110b: C8
				0111b: C9
				1000b: C10
		9:4		Reserved
		10		I/O MWAIT Redirection Enable (R/W)
		14:11		Reserved
		15		CFG Lock (R/WO)
		24:16		Reserved
		25		C3 State Auto Demotion Enable (R/W)
		26		C1 State Auto Demotion Enable (R/W)
		27		Enable C3 Undemotion (R/W)
		28		Enable C1 Undemotion (R/W)
		63:29		Reserved
630H	1584	MSR_PKG_C8_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		59:0		Package C8 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C8 states. Count at the same frequency as the TSC.
		63:60		Reserved
631H	1585	MSR_PKG_C9_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.

Table 35-26 Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with DisplayFamily_DisplayModel Signature 06_45H

_	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		59:0		Package C9 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC.
		63:60		Reserved
632H	1586	MSR_PKG_C10_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		59:0		Package C10 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C10 states. Count at the same frequency as the TSC.
		63:60		Reserved

See Table 35-16, Table 35-17, Table 35-24, Table 35-25 for other MSR definitions applicable to processors with CPUID signature 06_45H.

35.11 MSRS IN INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY

Intel $^{\$}$ Xeon $^{\$}$ processor E5 v3 family and Intel $^{\$}$ Xeon $^{\$}$ processor E7 v3 family are based on Haswell-E microarchitecture (CPUID DisplayFamily_DisplayModel = 06_3F). These processors supports the MSR interfaces listed in Table 35-16, Table 35-24, and Table 35-27.

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

_	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
E2H	226	MSR_PKG_CST_CONFIG_	Соге	C-State Configuration Control (R/W)
		CONTROL		Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.
				See http://biosbits.org.
		2:0		Package C-State Limit (R/W)
				Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.
				The following C-state code name encodings are supported:
				000b: CO/C1 (no package C-state support)
				001b: C2
				010b: C6 (non-retention)
				011b: C6 (retention)
				111b: No Package C state limits. All C states supported by the processor are available.

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Regi Add		Register Name	Scope Scope	Bit Description
Hex	Dec			
		9:3		Reserved
		10		I/O MWAIT Redirection Enable (R/W)
		14:11		Reserved
		15		CFG Lock (R/WO)
		24:16		Reserved
		25		C3 State Auto Demotion Enable (R/W)
		26		C1 State Auto Demotion Enable (R/W)
		27		Enable C3 Undemotion (R/W)
		28		Enable C1 Undemotion (R/W)
		29		Package C State Demotion Enable (R/W)
		30		Package C State UnDemotion Enable (R/W)
		63:31		Reserved
179H	377	IA32_MCG_CAP	Thread	Global Machine Check Capability (R/O)
		7:0		Count
		8		MCG_CTL_P
		9		MCG_EXT_P
		10		MCP_CMCI_P
		11		MCG_TES_P
		15:12		Reserved.
		23:16		MCG_EXT_CNT
		24		MCG_SER_P
		25		MCG_EM_P
		26		MCG_ELOG_P
		63:27		Reserved.
17DH	390	MSR_SMM_MCA_CAP	THREAD	Enhanced SMM Capabilities (SMM-RO)
				Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		Reserved
		58		SMM_Code_Access_Chk (SMM-RO)
				If set to 1 indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.
		59		Long_Flow_Indication (SMM-R0)
				If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.
		63:60		Reserved

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Regi Addı		Register Name MSR FRROR CONTROL	Scope	Bit Description
Hex	Dec			
17FH	17FH 383	MSR_ERROR_CONTROL	Package	MC Bank Error Configuration (R/W)
	0		Reserved	
		1		MemError Log Enable (R/W)
				When set, enables IMC status bank to log additional info in bits 36:32.
		63:2		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Maximum Ratio Limit of Turbo Mode
				RO if MSR_PLATFORM_INFO.[28] = 0,
				RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 1C
				Maximum turbo ratio limit of 1 core active.
		15:8	Package	Maximum Ratio Limit for 2C
				Maximum turbo ratio limit of 2 core active.
		23:16	Package	Maximum Ratio Limit for 3C
				Maximum turbo ratio limit of 3 core active.
		31:24	Package	Maximum Ratio Limit for 4C
				Maximum turbo ratio limit of 4 core active.
		39:32	Package	Maximum Ratio Limit for 5C
				Maximum turbo ratio limit of 5 core active.
		47:40	Package	Maximum Ratio Limit for 6C
				Maximum turbo ratio limit of 6 core active.
		55:48	Package	Maximum Ratio Limit for 7C
				Maximum turbo ratio limit of 7 core active.
		63:56	Package	Maximum Ratio Limit for 8C
				Maximum turbo ratio limit of 8 core active.
1AEH	430	MSR_TURBO_RATIO_LIMIT1	Package	Maximum Ratio Limit of Turbo Mode
				RO if MSR_PLATFORM_INFO.[28] = 0,
				RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 9C
				Maximum turbo ratio limit of 9 core active.
		15:8	Package	Maximum Ratio Limit for 10C
		22.16	5 .	Maximum turbo ratio limit of 10 core active.
		23:16	Package	Maximum Ratio Limit for 11C
		24.24	D 1	Maximum turbo ratio limit of 11 core active.
		31:24	Package	Maximum Ratio Limit for 12C
				Maximum turbo ratio limit of 12 core active.

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		39:32	Package	Maximum Ratio Limit for 13C
		47.40	Destar	Maximum turbo ratio limit of 13 core active.
		47:40	Package	Maximum Ratio Limit for 14C Maximum turbo ratio limit of 14 core active.
		55:48	Package	Maximum Ratio Limit for 15C
				Maximum turbo ratio limit of 15 core active.
		63:56	Package	Maximum Ratio Limit for 16C
				Maximum turbo ratio limit of 16 core active.
1AFH	431	MSR_TURBO_RATIO_LIMIT2	Package	Maximum Ratio Limit of Turbo Mode
				RO if MSR_PLATFORM_INFO.[28] = 0,
		7.0	Destar	RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 17C Maximum turbo ratio limit of 17 core active.
		15:8	Package	Maximum Ratio Limit for 18C
		13.0	Package	Maximum turbo ratio limit of 18 core active.
		62:16	Package	Reserved
		63	Package	Semaphore for Turbo Ratio Limit Configuration
		03	rackage	If 1, the processor uses override configuration specified in
				MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1 and MSR_TURBO_RATIO_LIMIT2.
				If 0, the processor uses factory-set configuration (Default).
414H	1044	MSR_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
415H	1045	MSR_MC5_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC5 reports MC error from the Intel QPI 0 module.
416H	1046	MSR_MC5_ADDR	Package	Bank Mc3 reports Mc error from the intercept o module.
417H	1047	MSR_MC5_MISC	Package	
418H	1048	MSR_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
419H	1049	MSR_MC6_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
41AH	1050	MSR_MC6_ADDR	Package	Bank MC6 reports MC error from the integrated I/O module.
41BH	1051	MSR_MC6_MISC	Package	
41CH	1052	MSR_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
41DH	1053	MSR_MC7_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
41EH	1054	MSR_MC7_ADDR	Package	Bank MC7 reports MC error from the home agent HA 0.
41FH	1055	MSR_MC7_MISC	Package	

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
420H	1056	MSR_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
421H	1057	MSR_MC8_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC8 reports MC error from the home agent HA 1.
422H	1058	MSR_MC8_ADDR	Package	
423H	1059	MSR_MC8_MISC	Package	
424H	1060	MSR_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
425H	1061	MSR_MC9_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
426H	1062	MSR_MC9_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
427H	1063	MSR_MC9_MISC	Package	
428H	1064	MSR_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
429H	1065	MSR_MC10_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
42AH	1066	MSR_MC10_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
42BH	1067	MSR_MC10_MISC	Package	
42CH	1068	MSR_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
42DH	1069	MSR_MC11_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
42EH	1070	MSR_MC11_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
42FH	1071	MSR_MC11_MISC	Package	
430H	1072	MSR_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
431H	1073	MSR_MC12_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
432H	1074	MSR_MC12_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
433H	1075	MSR_MC12_MISC	Package	
434H	1076	MSR_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
435H	1077	MSR_MC13_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
436H	1078	MSR_MC13_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
437H	1079	MSR_MC13_MISC	Package	
438H	1080	MSR_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
439H	1081	MSR_MC14_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
43AH	1082	MSR_MC14_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43BH	1083	MSR_MC14_MISC	Package	
43CH	1084	MSR_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
43DH	1085	MSR_MC15_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
43EH	1086	MSR_MC15_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
43FH	1087	MSR_MC15_MISC	Package	

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

		Table 35-27 Additional	Maks anhhoi	rted by Intel® Xeon® Processor E5 v3 Family	
Regi Add	ister ress	Register Name	Scope	Bit Description	
Hex	Dec				
440H	1088	MSR_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
441H	1089	MSR_MC16_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
442H	1090	MSR_MC16_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.	
443H	1091	MSR_MC16_MISC	Package		
444H	1092	MSR_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
445H	1093	MSR_MC17_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
446H	1094	MSR_MC17_ADDR	Package	Bank MC17 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12,	
447H	1095	MSR_MC17_MISC	Package	CBo15.	
448H	1096	MSR_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
449H	1097	MSR_MC18_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
44AH	1098	MSR_MC18_ADDR	Package	Bank MC18 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13,	
44BH	1099	MSR_MC18_MISC	Package	CBo16.	
44CH	1100	MSR_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
44DH	1101	MSR_MC19_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
44EH	1102	MSR_MC19_ADDR	Package	Bank MC19 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14,	
44FH	1103	MSR_MC19_MISC	Package	CBo17.	
450H	1104	MSR_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
451H	1105	MSR_MC20_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
452H	1106	MSR_MC20_ADDR	Package	Bank MC20 reports MC error from the Intel QPI 1 module.	
453H	1107	MSR_MC20_MISC	Package		
454H	1108	MSR_MC21_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
455H	1109	MSR_MC21_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
456H	1110	MSR_MC21_ADDR	Package	Bank MC21 reports MC error from the Intel QPI 2 module.	
457H	1111	MSR_MC21_MISC	Package		
606H	1542	MSR_RAPL_POWER_UNIT	Package	Unit Multipliers used in RAPL Interfaces (R/O)	
		3:0	Package	Power Units	
				See Section 14.9.1, "RAPL Interfaces."	
		7:4	Package	Reserved	
		12:8	Package	Energy Status Units	
				Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)	
		15:13	Package	Reserved	
		19:16	Package	Time Units	
				See Section 14.9.1, "RAPL Interfaces."	

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		63:20		Reserved
618H	1560	MSR_DRAM_POWER_LIMIT	Package	DRAM RAPL Power Limit Control (R/W)
				See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_	Package	DRAM Energy Status (R/O)
		STATUS		See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	DRAM RAPL Parameters (R/W)
				See Section 14.9.5, "DRAM RAPL Domain."
690H	1680	MSR_CORE_PERF_LIMIT_RE	Package	Indicator of Frequency Clipping in Processor Cores (R/W)
		ASONS		(frequency refers to processor core frequency)
		0		PROCHOT Status (R0)
				When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		Thermal Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal event.
		2		Power Budget Management Status (R0)
				When set, frequency is reduced below the operating system request due to PBM limit
		3		Platform Configuration Services Status (R0)
				When set, frequency is reduced below the operating system request due to PCS limit
		4		Reserved.
		5		Autonomous Utilization-Based Frequency Control Status (R0)
				When set, frequency is reduced below the operating system request because the processor has detected that utilization is low
		6		VR Therm Alert Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		Electrical Design Point Status (R0)
				When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Reserved.
		10		Multi-Core Turbo Status (R0)
				When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

	ister Iress	Register Name	Scope	Bit Description
Hex	Dec			
		12:11		Reserved.
		13		Core Frequency P1 Status (R0)
				When set, frequency is reduced below max non-turbo P1
		14		Core Max n-core Turbo Frequency Limiting Status (R0)
				When set, frequency is reduced below max n-core turbo frequency
		15		Core Frequency Limiting Status (R0)
				When set, frequency is reduced below the operating system request.
		16		PROCHOT Log
				When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		17		Thermal Log
				When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		18		Power Budget Management Log
				When set, indicates that the PBM Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		19		Platform Configuration Services Log
				When set, indicates that the PCS Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		20		Reserved.
		21		Autonomous Utilization-Based Frequency Control Log
				When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		22		VR Therm Alert Log
				When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		Electrical Design Point Log
				When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		25		Reserved.

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		26		Multi-Core Turbo Log When set, indicates that the Multi-Core Turbo Status bit has
				asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		28:27		Reserved.
		29		Core Frequency P1 Log
				When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		30		Core Max n-core Turbo Frequency Limiting Log
				When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		31		Core Frequency Limiting Log
				When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		63:32		Reserved.
C8DH	3213	IA32_QM_EVTSEL	THREAD	Monitoring Event Select Register (R/W).
				if CPUID.(EAX=07H, ECX=0):EBX.PQM[bit 12] = 1
		7:0		EventID (RW)
				Event encoding:
				0x0: no monitoring
				0x1: L3 occupancy monitoring
				all other encoding reserved.
		31:8		Reserved.
		41:32		RMID (RW)
		63:42		Reserved.
C8EH	3214	IA32_QM_CTR	THREAD	Monitoring Counter Register (R/O). if CPUID.(EAX=07H, ECX=0):EBX.PQM[bit 12] = 1
		61:0		Resource Monitored Data
		62		Unavailable : If 1, indicates data for this RMID is not available or not monitored for this resource or RMID.
		63		Error: If 1, indicates and unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.
C8FH	3215	IA32_PQR_ASSOC	THREAD	Resource Association Register (R/W).
		9:0		RMID
		63: 10		Reserved

Table 35-27 Additional MSRs Supported by Intel® Xeon® Processor E5 v3 Family

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
See Table 35-16, Table 35-24 for other MSR definitions applicable to processors with CPUID signature 06_3FH.					

NOTES:

...

35.12 MSRS IN INTEL® CORE™ M PROCESSORS AND 5TH GENERATION INTEL CORE PROCESSORS

The Intel[®] Core[™] M-5xxx processors and 5th generation Intel[®] Core[™] Processors, and Intel[®] Xeon[®] Processor E3-1200 v4 family are based on the Broadwell microarchitecture. The Intel[®] Core[™] M-5xxx processors and 5th generation Intel[®] Core[™] Processors have CPUID DisplayFamily_DisplayModel signature 06_3DH. Intel[®] Xeon[®] Processor E3-1200 v4 family and the 5th generation Intel[®] Core[™] Processors have CPUID DisplayFamily_DisplayModel signature 06_47H. Processors with signatures 06_3DH and 06_47H support the MSR interfaces listed in Table 35-16, Table 35-17, Table 35-20, Table 35-24, Table 35-25, Table 35-29, and Table 35-30. For an MSR listed in Table 35-30 that also appears in the model-specific tables of prior generations, Table 35-30 supercede prior generation tables.

Table 35-29 lists MSRs that are common to processors based on the Broadwell microarchitectures (including CPUID signatures 06_3DH, 06_47H, 06_4FH, and 06_56H).

Table 35-29 Additional MSRs Common to Processors Based the Broadwell Microarchitectures

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
38EH	910	IA32_PERF_GLOBAL_ STAUS	Thread	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."
		0		Ovf_PMC0
		1		Ovf_PMC1
		2		Ovf_PMC2
		3		Ovf_PMC3
		31:4		Reserved.
		32		Ovf_FixedCtr0
		33		Ovf_FixedCtr1
		34		Ovf_FixedCtr2
		54:35		Reserved.
		55		Trace_ToPA_PMI. See Section 36.2.4.2, "Table of Physical Addresses (ToPA)."
		60:56		Reserved.

^{1.} An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

Table 35-29 Additional MSRs Common to Processors Based the Broadwell Microarchitectures

Register Address		Register Name	Scope	Bit Description
Hex	Dec			
		61		Ovf_Uncore
		62		Ovf_BufDSSAVE
		63		CondChgd
390H	912	IA32_PERF_GLOBAL_OVF_ CTRL	Thread	See Table 35-2. See Section 18.4.2, "Global Counter Control Facilities."
		0		Set 1 to clear Ovf_PMCO
		1		Set 1 to clear Ovf_PMC1
		2		Set 1 to clear Ovf_PMC2
		3		Set 1 to clear Ovf_PMC3
		31:4		Reserved.
		32		Set 1 to clear Ovf_FixedCtrO
		33		Set 1 to clear Ovf_FixedCtr1
		34		Set 1 to clear Ovf_FixedCtr2
		54:35		Reserved.
		55		Set 1 to clear Trace_ToPA_PMI. See Section 36.2.4.2, "Table of Physical Addresses (ToPA)."
		60:56		Reserved.
		61		Set 1 to clear Ovf_Uncore
		62		Set 1 to clear Ovf_BufDSSAVE
		63		Set 1 to clear CondChgd
560H	1376	IA32_RTIT_OUTPUT_BASE	THREAD	Trace Output Base Register (R/W)
		6:0		Reserved.
		MAXPHYADDR ¹ -1:7		Base physical address.
		63:MAXPHYADDR		Reserved.
561H	1377	IA32_RTIT_OUTPUT_MASK _PTRS	THREAD	Trace Output Mask Pointers Register (R/W)
		6:0		Reserved.
		31:7		MaskOrTableOffset
		63:32		Output Offset.
570H	1392	IA32_RTIT_CTL	Thread	Trace Control Register (R/W)
		0		TraceEn
		1		Reserved, MBZ.
		2		OS
		3		User
		6:4		Reserved, MBZ

Table 35-29 Additional MSRs Common to Processors Based the Broadwell Microarchitectures

Register Address		Register Name	Scope	Bit Description
Hex	Dec]		
		7		CR3 filter
		8		ToPA; writing 0 will #GP if also setting TraceEn
		9		Reserved, MBZ
		10		TSCEn
		11		DisRETC
		12		Reserved, MBZ
		13		Reserved; writing 0 will #GP if also setting TraceEn
		63:14		Reserved, MBZ.
571H	1393	IA32_RTIT_STATUS	Thread	Tracing Status Register (R/W)
		0		Reserved, writes ignored.
		1		ContexEn, writes ignored.
		2		TriggerEn, writes ignored.
		3		Reserved
		4		Error (R/W)
		5		Stopped
		63:6		Reserved, MBZ.
572H	1394	IA32_RTIT_CR3_MATCH	THREAD	Trace Filter CR3 Match Register (R/W)
		4:0		Reserved
		63:5		CR3[63:5] value to match

NOTES

...

35.13 MSRS IN NEXT GENERATION INTEL® XEON® PROCESSORS

The MSRs listed in Table 35-31 are available and common to $Intel^{\circledR}$ Xeon $^{\circledR}$ Processor D product Family (CPUID DisplayFamily_DisplayModel = 06_56H) and to next generation of Intel Xeon processors (CPUID DisplayFamily_DisplayModel = 06_4FH). They are based on the Broadwell microarchitecture.

See Section 35.13.1 for lists of tables of MSRs that are supported by Intel[®] Xeon[®] Processor D Family.

^{1.} MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors Based on the Broadwell Microarchitecture

_	ister Iress	Register Name	Scope	Bit Description
Hex	Dec			
4EH	78	MSR_PPIN_CTL	Package	Protected Processor Inventory Number Enable Control (R/W)
		0		LockOut (R/WO) See Table 35-21.
		1		Enable_PPIN (R/W) See Table 35-21.
		63:2		Reserved.
4FH	79	MSR_PPIN	Package	Protected Processor Inventory Number (R/O)
		63:0		Protected Processor Inventory Number (R/0) See Table 35-21.
CEH	206	MSR_PLATFORM_INFO	Package	See http://biosbits.org.
		7:0		Reserved.
		15:8	Package	Maximum Non-Turbo Ratio (R/O) See Table 35-21.
		22:16		Reserved.
		23	Package	PPIN_CAP (R/O) See Table 35-21.
		27:24		Reserved.
		28	Package	Programmable Ratio Limit for Turbo Mode (R/O) See Table 35-21.
		29	Package	Programmable TDP Limit for Turbo Mode (R/O) See Table 35-21.
		30	Package	Programmable TJ OFFSET (R/O) See Table 35-21.
		39:30		Reserved.
		47:40	Package	Maximum Efficiency Ratio (R/O) See Table 35-21.
		63:48		Reserved.
E2H	226	MSR_PKG_CST_CONFIG_ CONTROL	Core	C-State Configuration Control (R/W) Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See http://biosbits.org.

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		2:0		Package C-State Limit (R/W)
				Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.
				The following C-state code name encodings are supported:
				000b: CO/C1 (no package C-state support)
				001b: C2
				010b: C6 (non-retention)
				011b: C6 (retention)
				111b: No Package C state limits. All C states supported by the processor are available.
		9:3		Reserved
		10		I/O MWAIT Redirection Enable (R/W)
		14:11		Reserved
		15		CFG Lock (R/W0)
		16		Automatic C-State Conversion Enable (R/W)
				If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6)
		24:17		Reserved
		25		C3 State Auto Demotion Enable (R/W)
		26		C1 State Auto Demotion Enable (R/W)
		27		Enable C3 Undemotion (R/W)
		28		Enable C1 Undemotion (R/W)
		29		Package C State Demotion Enable (R/W)
		30		Package C State UnDemotion Enable (R/W)
		63:31		Reserved
179H	377	IA32_MCG_CAP	Thread	Global Machine Check Capability (R/O)
		7:0		Count
		8		MCG_CTL_P
		9		MCG_EXT_P
		10		MCP_CMCI_P
		11		MCG_TES_P
		15:12		Reserved.
		23:16		MCG_EXT_CNT
		24		MCG_SER_P
		25		MCG_EM_P

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

Regi Addi		Register Name	Scope	Bit Description
Hex	Dec			
		26		MCG_ELOG_P
		63:27		Reserved.
17DH	390	MSR_SMM_MCA_CAP	THREAD	Enhanced SMM Capabilities (SMM-RO)
				Reports SMM capability Enhancement. Accessible only while in SMM.
		57:0		Reserved
		58		SMM_Code_Access_Chk (SMM-RO)
				If set to 1 indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.
		59		Long_Flow_Indication (SMM-RO)
				If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.
		63:60		Reserved
19CH	412	IA32_THERM_STATUS	Соге	Thermal Monitor Status (R/W)
				See Table 35-2.
		0		Thermal status (R0)
				See Table 35-2.
		1		Thermal status log (R/WCO)
				See Table 35-2.
		2		PROTCHOT # or FORCEPR# status (RO)
				See Table 35-2.
		3		PROTCHOT # or FORCEPR# log (R/WC0)
				See Table 35-2.
		4		Critical Temperature status (RO) See Table 35-2.
		5		Critical Temperature status log (R/WCO)
		3		See Table 35-2.
		6		Thermal threshold #1 status (RO)
				See Table 35-2.
		7		Thermal threshold #1 log (R/WC0)
				See Table 35-2.
		8		Thermal threshold #2 status (RO)
				See Table 35-2.
		9		Thermal threshold #2 log (R/WC0)
				See Table 35-2.

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

Regi Add		Register Name	Scope	Bit Description
Hex	Dec	_		
		10		Power Limitation status (RO) See Table 35-2.
		11		Power Limitation log (R/WC0) See Table 35-2.
		12		Current Limit status (RO) See Table 35-2.
		13		Current Limit log (R/WCO) See Table 35-2.
		14		Cross Domain Limit status (RO) See Table 35-2.
		15		Cross Domain Limit log (R/WCO) See Table 35-2.
		22:16		Digital Readout (RO) See Table 35-2.
		26:23		Reserved.
		30:27		Resolution in degrees Celsius (RO) See Table 35-2.
		31		Reading Valid (RO) See Table 35-2.
		63:32		Reserved.
1A2H	418	MSR_ TEMPERATURE_TARGET	Package	
		15:0		Reserved.
		23:16		Temperature Target (RO) See Table 35-21.
		27:24		TCC Activation Offset (R/W) See Table 35-21.
		63:28		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 1C
		15:8	Package	Maximum Ratio Limit for 2C
		23:16	Package	Maximum Ratio Limit for 3C
		31:24	Package	Maximum Ratio Limit for 4C

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

	ister Iress	Register Name	Scope	Bit Description
Hex	Dec	-		
		39:32	Package	Maximum Ratio Limit for 5C
		47:40	Package	Maximum Ratio Limit for 6C
		55:48	Package	Maximum Ratio Limit for 7C
		63:56	Package	Maximum Ratio Limit for 8C
1AEH	430	MSR_TURBO_RATIO_LIMIT1	Package	Maximum Ratio Limit of Turbo Mode
				RO if MSR_PLATFORM_INFO.[28] = 0,
				RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 9C
		15:8	Package	Maximum Ratio Limit for 10C
		23:16	Package	Maximum Ratio Limit for 11C
		31:24	Package	Maximum Ratio Limit for 12C
		39:32	Package	Maximum Ratio Limit for 13C
		47:40	Package	Maximum Ratio Limit for 14C
		55:48	Package	Maximum Ratio Limit for 15C
		63:56	Package	Maximum Ratio Limit for 16C
606H	1542	MSR_RAPL_POWER_UNIT	Package	Unit Multipliers used in RAPL Interfaces (R/O)
		3:0	Package	Power Units
				See Section 14.9.1, "RAPL Interfaces."
		7:4	Package	Reserved
		12:8	Package	Energy Status Units
				Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules)
		15:13	Package	Reserved
		19:16	Package	Time Units
				See Section 14.9.1, "RAPL Interfaces."
		63:20		Reserved
618H	1560	MSR_DRAM_POWER_LIMIT	Package	DRAM RAPL Power Limit Control (R/W)
				See Section 14.9.5, "DRAM RAPL Domain."
619H	1561	MSR_DRAM_ENERGY_	Package	DRAM Energy Status (R/O)
		STATUS		See Section 14.9.5, "DRAM RAPL Domain."
61BH	1563	MSR_DRAM_PERF_STATUS	Package	DRAM Performance Throttling Status (R/O) See Section 14.9.5, "DRAM RAPL Domain."
61CH	1564	MSR_DRAM_POWER_INFO	Package	DRAM RAPL Parameters (R/W)
				See Section 14.9.5, "DRAM RAPL Domain."

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
690H	690H 1680	MSR_CORE_PERF_LIMIT_RE ASONS	Package	Indicator of Frequency Clipping in Processor Cores (R/W) (frequency refers to processor core frequency)
		0		PROCHOT Status (R0)
				When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.
		1		Thermal Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal event.
		2		Power Budget Management Status (R0)
				When set, frequency is reduced below the operating system request due to PBM limit
		3		Platform Configuration Services Status (R0)
				When set, frequency is reduced below the operating system request due to PCS limit
		4		Reserved.
		5		Autonomous Utilization-Based Frequency Control Status (R0)
				When set, frequency is reduced below the operating system request because the processor has detected that utilization is low
		6		VR Therm Alert Status (R0)
				When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.
		7		Reserved.
		8		Electrical Design Point Status (R0)
				When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g. maximum electrical current consumption).
		9		Reserved.
		10		Multi-Core Turbo Status (RO)
				When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits
		12:11		Reserved.
		13		Core Frequency P1 Status (R0)
				When set, frequency is reduced below max non-turbo P1
		14		Core Max n-core Turbo Frequency Limiting Status (R0)
				When set, frequency is reduced below max n-core turbo frequency
		15		Core Frequency Limiting Status (R0)
				When set, frequency is reduced below the operating system request.

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		16		PROCHOT Log
				When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		17		Thermal Log
				When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		18		Power Budget Management Log
				When set, indicates that the PBM Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		19		Platform Configuration Services Log
				When set, indicates that the PCS Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		20		Reserved.
		21		Autonomous Utilization-Based Frequency Control Log
				When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		22		VR Therm Alert Log
				When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		23		Reserved.
		24		Electrical Design Point Log
				When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		25		Reserved.
		26		Multi-Core Turbo Log
				When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		28:27		Reserved.

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		29		Core Frequency P1 Log
				When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		30		Core Max n-core Turbo Frequency Limiting Log
				When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		31		Core Frequency Limiting Log
				When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared.
				This log bit will remain set until cleared by software writing 0.
		63:32		Reserved.
770H	1904	IA32_PM_ENABLE	Package	See Section 14.4.2, "Enabling HWP"
771H	1905	IA32_HWP_CAPABILITIES	Thread	See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities"
774H	1908	IA32_HWP_REQUEST	Thread	See Section 14.4.4, "Managing HWP"
		7:0		Minimum Performance (R/W)
		15:8		Maximum Performance (R/W)
		23:16		Desired Performance (R/W)
		63:24		Reserved.
777H	1911	IA32_HWP_STATUS	Thread	See Section 14.4.5, "HWP Feedback"
		1:0		Reserved.
		2		Excursion to Minimum (RO)
		63:3		Reserved.
C8DH	3213	IA32_QM_EVTSEL	THREAD	Monitoring Event Select Register (R/W)
				if CPUID.(EAX=07H, ECX=0):EBX.PQM[bit 12] = 1
		7:0		EventID (RW)
				Event encoding:
				0x00: no monitoring
				0x01: L3 occupancy monitoring
				0x02: Total memory bandwidth monitoring
				0x03: Local memory bandwidth monitoring
				All other encoding reserved
		31:8		Reserved.
		41:32		RMID (RW)

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

	ister Iress	Register Name	Scope	Bit Description
Hex	Dec	1		
		63:42		Reserved.
C8FH	3215	IA32_PQR_ASSOC	THREAD	Resource Association Register (R/W)
		9:0		RMID
		31:10		Reserved
		51:32		COS (R/W).
		63: 52		Reserved
C90H	3216	IA32_L3_QOS_MASK_0	Package	L3 Class Of Service Mask - COS 0 (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=0
		0:19		CBM: Bit vector of available L3 ways for COS 0 enforcement
		63:20		Reserved
C91H	3217	IA32_L3_QOS_MASK_1	Package	L3 Class Of Service Mask - COS 1 (R/W) if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=1
		0:19		CBM: Bit vector of available L3 ways for COS 1 enforcement
		63:20		Reserved
C92H	3218	IA32_L3_QOS_MASK_2	Package	L3 Class Of Service Mask - COS 2 (R/W).
				if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=2
		0:19		CBM: Bit vector of available L3 ways for COS 2 enforcement
		63:20		Reserved
C93H	3219	IA32_L3_QOS_MASK_3	Package	L3 Class Of Service Mask - COS 3 (R/W).
				if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=3
		0:19		CBM: Bit vector of available L3 ways for COS 3 enforcement
		63:20		Reserved
C94H	3220	IA32_L3_QOS_MASK_4	Package	L3 Class Of Service Mask - COS 4 (R/W).
		0.10		if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=4
		0:19		CBM: Bit vector of available L3 ways for COS 4 enforcement
COELL	2221	63:20	Destance	Reserved
C95H	3221	IA32_L3_QOS_MASK_5	Package	L3 Class Of Service Mask - COS 5 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=5
		0:19		CBM: Bit vector of available L3 ways for COS 5 enforcement
		63:20		Reserved
C96H	3222	IA32_L3_QOS_MASK_6	Package	L3 Class Of Service Mask - COS 6 (R/W).
23011	JLLL	11/25_52_QO3_1 IV3K_0	1 ockage	if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=6
		0:19		CBM: Bit vector of available L3 ways for COS 6 enforcement
		63:20		Reserved
L	1			

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
C97H	3223	IA32_L3_QOS_MASK_7	Package	L3 Class Of Service Mask - COS 7 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=7
		0:19		CBM: Bit vector of available L3 ways for COS 7 enforcement
		63:20		Reserved
C98H	3224	IA32_L3_QOS_MASK_8	Package	L3 Class Of Service Mask - COS 8 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=8
		0:19		CBM: Bit vector of available L3 ways for COS 8 enforcement
		63:20		Reserved
C99H	3225	IA32_L3_QOS_MASK_9	Package	L3 Class Of Service Mask - COS 9 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=9
		0:19		CBM: Bit vector of available L3 ways for COS 9 enforcement
		63:20		Reserved
СЭАН	3226	IA32_L3_QOS_MASK_10	Package	L3 Class Of Service Mask - COS 10 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=10
		0:19		CBM: Bit vector of available L3 ways for COS 10 enforcement
		63:20		Reserved
СЭВН	3227	IA32_L3_QOS_MASK_11	Package	L3 Class Of Service Mask - COS 11 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=11
		0:19		CBM: Bit vector of available L3 ways for COS 11 enforcement
		63:20		Reserved
C9CH	3228	IA32_L3_QOS_MASK_12	Package	L3 Class Of Service Mask - COS 12 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=12
		0:19		CBM: Bit vector of available L3 ways for COS 12 enforcement
		63:20		Reserved
C9DH	3229	IA32_L3_QOS_MASK_13	Package	L3 Class Of Service Mask - COS 13 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=13
		0:19		CBM: Bit vector of available L3 ways for COS 13 enforcement
		63:20		Reserved
C9EH	3230	IA32_L3_QOS_MASK_14	Package	L3 Class Of Service Mask - COS 14 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=14
		0:19		CBM: Bit vector of available L3 ways for COS 14 enforcement

Table 35-31 Additional MSRs Common to Intel® Xeon® Processor D and Next Generation Intel Xeon Processors

Based on the Broadwell Microarchitecture

_	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		63:20		Reserved
C9FH	3231	IA32_L3_QOS_MASK_15	Package	L3 Class Of Service Mask - COS 15 (R/W). if CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] >=15
		0:19		CBM: Bit vector of available L3 ways for COS 15 enforcement
		63:20		Reserved

35.13.1 Additional MSRs Supported in the Intel® Xeon® Processor D Product Family

The MSRs listed in Table 35-32 are available to $Intel^{\circledR}$ Xeon $^{\circledR}$ Processor D Product Family (CPUID DisplayFamily_DisplayModel = 06_56H). The $Intel^{\circledR}$ Xeon $^{\circledR}$ processor D product family is based on the Broadwell microarchitecture and supports the MSR interfaces listed in Table 35-16, Table 35-24, Table 35-29, Table 35-31, and Table 35-32.

Table 35-32 Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily_DisplayModel 06_56H

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
1ACH	428	MSR_TURBO_RATIO_LIMIT3	Package	Config Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		62:0	Package	Reserved
		63	Package	Semaphore for Turbo Ratio Limit Configuration If 1, the processor uses override configuration specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1. If 0, the processor uses factory-set configuration (Default).
286H	646	IA32_MC6_CTL2	Package	See Table 35-2.
287H	647	IA32_MC7_CTL2	Package	See Table 35-2.
289H	649	IA32_MC9_CTL2	Package	See Table 35-2.
28AH	650	IA32_MC10_CTL2	Package	See Table 35-2.
291H	657	IA32_MC17_CTL2	Package	See Table 35-2.
292H	658	IA32_MC18_CTL2	Package	See Table 35-2.
293H	659	IA32_MC19_CTL2	Package	See Table 35-2.

Table 35-32 Additional MSRs Supported by Intel® Xeon® Processor D with DisplayFamily_DisplayModel 06_56H

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
418H	1048	MSR_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
419H	1049	MSR_MC6_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC6 reports MC error from the integrated I/O module.
41AH	1050	MSR_MC6_ADDR	Package	
41BH	1051	MSR_MC6_MISC	Package	
41CH	1052	MSR_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
41DH	1053	MSR_MC7_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
41EH	1054	MSR_MC7_ADDR	Package	Bank MC7 reports MC error from the home agent HA 0.
41FH	1055	MSR_MC7_MISC	Package	
424H	1060	MSR_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
425H	1061	MSR_MC9_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
426H	1062	MSR_MC9_ADDR	Package	Banks MC9 through MC 10 report MC error from each channel of the integrated memory controllers.
427H	1063	MSR_MC9_MISC	Package	
428H	1064	MSR_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
429H	1065	MSR_MC10_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
42AH	1066	MSR_MC10_ADDR	Package	Banks MC9 through MC 10 report MC error from each channel of the integrated memory controllers.
42BH	1067	MSR_MC10_MISC	Package	
444H	1092	MSR_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
445H	1093	MSR_MC17_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
446H	1094	MSR_MC17_ADDR	Package	Bank MC17 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12,
447H	1095	MSR_MC17_MISC	Package	CBo15.
448H	1096	MSR_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
449H	1097	MSR_MC18_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
44AH	1098	MSR_MC18_ADDR	Package	Bank MC18 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13,
44BH	1099	MSR_MC18_MISC	Package	CBo16.
44CH	1100	MSR_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
44DH	1101	MSR_MC19_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
44EH	1102	MSR_MC19_ADDR	Package	Bank MC19 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14,
44FH	1103	MSR_MC19_MISC	Package	CBo17.

See Table 35-16, Table 35-24, Table 35-29, and Table 35-31 for other MSR definitions applicable to processors with CPUID signature 06_56H.

NOTES:

^{1.} An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

35.13.2 Additional MSRs Supported in the Next Generation Intel® Xeon® Processors

The MSRs listed in Table 35-32 are available to the next generation $Intel^{\circledR}$ Xeon $^{\circledR}$ Processor Family (CPUID DisplayFamily_DisplayModel = 06_4FH). The next generation $Intel^{\circledR}$ Xeon $^{\circledR}$ processor family is based on the Broadwell microarchitecture and supports the MSR interfaces listed in Table 35-16, Table 35-17, Table 35-24, Table 35-31, and Table 35-33.

Table 35-33 Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily_DisplayModel 06_4FH

	ister ress	Register Name	Scope	Bit Description	
Hex	Dec				
1ACH	428	MSR_TURBO_RATIO_LIMIT3	Package	Config Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1	
		62:0	Package	Reserved	
		63	Package	Semaphore for Turbo Ratio Limit Configuration	
				If 1, the processor uses override configuration specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1 and MSR_TURBO_RATIO_LIMIT2.	
				If 0, the processor uses factory-set configuration (Default).	
285H	645	IA32_MC5_CTL2	Package	See Table 35-2.	
286H	646	IA32_MC6_CTL2	Package	See Table 35-2.	
287H	647	IA32_MC7_CTL2	Package	See Table 35-2.	
288H	648	IA32_MC8_CTL2	Package	See Table 35-2.	
289H	649	IA32_MC9_CTL2	Package	See Table 35-2.	
28AH	650	IA32_MC10_CTL2	Package	See Table 35-2.	
28BH	651	IA32_MC11_CTL2	Package	See Table 35-2.	
28CH	652	IA32_MC12_CTL2	Package	See Table 35-2.	
28DH	653	IA32_MC13_CTL2	Package	See Table 35-2.	
28EH	654	IA32_MC14_CTL2	Package	See Table 35-2.	
28FH	655	IA32_MC15_CTL2	Package	See Table 35-2.	
290H	656	IA32_MC16_CTL2	Package	See Table 35-2.	
291H	657	IA32_MC17_CTL2	Package	See Table 35-2.	
292H	658	IA32_MC18_CTL2	Package	See Table 35-2.	
293H	659	IA32_MC19_CTL2	Package	See Table 35-2.	
294H	660	IA32_MC20_CTL2	Package	See Table 35-2.	
295H	661	IA32_MC21_CTL2	Package	See Table 35-2.	
414H	1044	MSR_MC5_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
415H	1045	MSR_MC5_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
416H	1046	MSR_MC5_ADDR	Package	Bank MC5 reports MC error from the Intel QPI 0 module.	
417H	1047	MSR_MC5_MISC	Package	<u> </u>	

Table 35-33 Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily_DisplayModel 06_4FH

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
418H	1048	MSR_MC6_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
419H	1049	MSR_MC6_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
41AH	1050	MSR_MC6_ADDR	Package	Bank MC6 reports MC error from the integrated I/O module.
41BH	1051	MSR_MC6_MISC	Package	
41CH	1052	MSR_MC7_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
41DH	1053	MSR_MC7_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC7 reports MC error from the home agent HA 0.
41EH	1054	MSR_MC7_ADDR	Package	Bank MC7 Teports MC error from the nome agent HA 0.
41FH	1055	MSR_MC7_MISC	Package	
420H	1056	MSR_MC8_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
421H	1057	MSR_MC8_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
422H	1058	MSR_MC8_ADDR	Package	Bank MC8 reports MC error from the home agent HA 1.
423H	1059	MSR_MC8_MISC	Package	
424H	1060	MSR_MC9_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
425H	1061	MSR_MC9_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
426H	1062	MSR_MC9_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
427H	1063	MSR_MC9_MISC	Package	
428H	1064	MSR_MC10_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
429H	1065	MSR_MC10_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
42AH	1066	MSR_MC10_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
42BH	1067	MSR_MC10_MISC	Package	
42CH	1068	MSR_MC11_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
42DH	1069	MSR_MC11_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
42EH	1070	MSR_MC11_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
42FH	1071	MSR_MC11_MISC	Package	
430H	1072	MSR_MC12_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
431H	1073	MSR_MC12_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
432H	1074	MSR_MC12_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
433H	1075	MSR_MC12_MISC	Package	
434H	1076	MSR_MC13_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section
435H	1077	MSR_MC13_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".
436H	1078	MSR_MC13_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.
437H	1079	MSR_MC13_MISC	Package	
				•

Table 35-33 Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily_DisplayModel 06_4FH

	ister ress	Register Name	Scope	Bit Description	
Hex	Dec				
438H	1080	MSR_MC14_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section 15.3.2.4, "IA32_MCi_MISC MSRs.". Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.	
439H	1081	MSR_MC14_STATUS	Package		
43AH	1082	MSR_MC14_ADDR	Package		
43BH	1083	MSR_MC14_MISC	Package		
43CH	1084	MSR_MC15_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
43DH	1085	MSR_MC15_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
43EH	1086	MSR_MC15_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.	
43FH	1087	MSR_MC15_MISC	Package		
440H	1088	MSR_MC16_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
441H	1089	MSR_MC16_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
442H	1090	MSR_MC16_ADDR	Package	Banks MC9 through MC 16 report MC error from each channel of the integrated memory controllers.	
443H	1091	MSR_MC16_MISC	Package		
444H	1092	MSR_MC17_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
445H	1093	MSR_MC17_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
446H	1094	MSR_MC17_ADDR	Package	Bank MC17 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9, CBo12,	
447H	1095	MSR_MC17_MISC	Package	CBo15.	
448H	1096	MSR_MC18_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
449H	1097	MSR_MC18_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
44AH	1098	MSR_MC18_ADDR	Package	Bank MC18 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, CBo10, CBo13,	
44BH	1099	MSR_MC18_MISC	Package	CBo16.	
44CH	1100	MSR_MC19_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
44DH	1101	MSR_MC19_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
44EH	1102	MSR_MC19_ADDR	Package	Bank MC19 reports MC error from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, CBo11, CBo14,	
44FH	1103	MSR_MC19_MISC	Package	CBo17.	
450H	1104	MSR_MC20_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
451H	1105	MSR_MC20_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.".	
452H	1106	MSR_MC20_ADDR	Package	Bank MC20 reports MC error from the Intel QPI 1 module.	
453H	1107	MSR_MC20_MISC	Package		
454H	1108	MSR_MC21_CTL	Package	See Section 15.3.2.1, "IA32_MCi_CTL MSRs." through Section	
455H	1109	MSR_MC21_STATUS	Package	15.3.2.4, "IA32_MCi_MISC MSRs.". Bank MC21 reports MC error from the Intel QPI 2 module.	
456H	1110	MSR_MC21_ADDR	Package	Bank Picz i reports ric error from the inter QPI 2 module.	
457H	1111	MSR_MC21_MISC	Package		
630H	1584	MSR_PKG_C8_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.	

Table 35-33 Additional MSRs Supported by Intel® Xeon® Processors with DisplayFamily_DisplayModel 06_4FH

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		59:0		Package C8 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C8 states. Count at the same frequency as the TSC.
		63:60		Reserved
631H	1585	MSR_PKG_C9_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		59:0		Package C9 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC.
		63:60		Reserved
632H	1586	MSR_PKG_C10_RESIDENCY	Package	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.
		59:0		Package C10 Residency Counter. (R/O)
				Value since last reset that this package is in processor-specific C10 states. Count at the same frequency as the TSC.
		63:60		Reserved
C81H	3201	IA32_L3_QOS_CFG	Package	Cache Allocation Technology Configuration (R/W)
		0		CAT Enable. Set 1 to enable Cache Allocation Technology
		63:1		Reserved.

See Table 35-16, Table 35-17, Table 35-24, and Table 35-25 for other MSR definitions applicable to processors with CPUID signature 06 45H.

NOTES:

35.14 MSRS IN THE 6TH GENERATION INTEL® CORE™ PROCESSORS

The 6th generation Intel[®] Core[™] processor family is based on the Skylake microarchitecture. They have CPUID DisplayFamily_DisplayModel signatures of 06_4EH and 06_5EH, supports the MSR interfaces listed in Table 35-16, Table 35-17, Table 35-20, Table 35-24, Table 35-30, and Table 35-34. For an MSR listed in Table 35-34 that also appears in the model-specific tables of prior generations, Table 35-34 supercede prior generation tables.

The notation of "Platform" in the Scope column (with respect to MSR_PLATFORM_ENERGY_COUNTER and MSR_PLATFORM_POWER_LIMIT) is limited to the power-delivery domain and the specifics of the power delivery integration may vary by platform vendor's implementation.

^{1.} An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
ЗАН	58	IA32_FEATURE_CONTROL	Thread	Control Features in Intel 64 Processor (R/W) See Table 35-2.
		0		Lock (R/WL)
		1		Enable VMX inside SMX operation (R/WL)
		2		Enable VMX outside SMX operation (R/WL)
		14:8		SENTER local functions enables (R/WL)
		15		SENTER global functions enable (R/WL)
		18		SGX global functions enable (R/WL)
		20		LMCE_ON (R/WL)
		63:21		Reserved.
FEH	254	IA32_MTRRCAP	Thread	MTRR Capality (RO, Architectural). See Table 35-2
19CH	412	IA32_THERM_STATUS	Core	Thermal Monitor Status (R/W) See Table 35-2.
		0		Thermal status (RO) See Table 35-2.
		1		Thermal status log (R/WC0) See Table 35-2.
		2		PROTCHOT # or FORCEPR# status (RO) See Table 35-2.
		3		PROTCHOT # or FORCEPR# log (R/WCO) See Table 35-2.
		4		Critical Temperature status (RO) See Table 35-2.
		5		Critical Temperature status log (R/WC0) See Table 35-2.
		6		Thermal threshold #1 status (RO) See Table 35-2.
		7		Thermal threshold #1 log (R/WC0) See Table 35-2.
		8		Thermal threshold #2 status (RO) See Table 35-2.
		9		Thermal threshold #2 log (R/WC0) See Table 35-2.

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Regi Add		Register Name	Scope	Bit Description
Hex	Dec			
		10		Power Limitation status (R0) See Table 35-2.
		11		Power Limitation log (R/WCO) See Table 35-2.
		12		Current Limit status (RO) See Table 35-2.
		13		Current Limit log (R/WCO) See Table 35-2.
		14		Cross Domain Limit status (RO) See Table 35-2.
		15		Cross Domain Limit log (R/WC0) See Table 35-2.
		22:16		Digital Readout (RO) See Table 35-2.
		26:23		Reserved.
		30:27		Resolution in degrees Celsius (RO) See Table 35-2.
		31		Reading Valid (RO) See Table 35-2.
		63:32		Reserved.
1ADH	429	MSR_TURBO_RATIO_LIMIT	Package	Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1
		7:0	Package	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
		15:8	Package	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.
		23:16	Package	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.
		31:24	Package	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.
		63:32		Reserved.
1C9H	457	MSR_LASTBRANCH_TOS	Thread	Last Branch Record Stack TOS (R/W) Contains an index (bits 0-4) that points to the MSR containing the most recent branch record.

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec	MSB SGXOMNEBO		
300H	768	MSR_SGXOWNER0	Package	Lower 64 Bit OwnerEpoch Component of SGX Key (RO).
		63:0		Low 64 bits of an 128-bit external entropy value for key derivation of an enclave.
301H	768	MSR_SGXOWNER1	Package	Upper 64 Bit OwnerEpoch Component of SGX Key (RO).
		63:0		Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.
38EH	910	IA32_PERF_GLOBAL_ STAUS		See Table 35-2. See Section 18.2.2.3, "Full-Width Writes to Performance Counter Registers."
		0	Thread	Ovf_PMC0
		1	Thread	Ovf_PMC1
		2	Thread	Ovf_PMC2
		3	Thread	Ovf_PMC3
		4	Thread	Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4)
		5	Thread	Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5)
		6	Thread	Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6)
		7	Thread	Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	Ovf_FixedCtr0
		33	Thread	Ovf_FixedCtr1
		34	Thread	Ovf_FixedCtr2
		54:35		Reserved.
		55	Thread	Trace_ToPA_PMI.
		57:56		Reserved.
		58	Thread	LBR_Frz.
		59	Thread	CTR_Frz.
		60	Thread	ASCI.
		61	Thread	Ovf_Uncore
		62	Thread	Ovf_BufDSSAVE
		63	Thread	CondChgd
390H	912	IA32_PERF_GLOBAL_STAT US_RESET		See Table 35-2. See Section 18.2.2.3, "Full-Width Writes to Performance Counter Registers."
		0	Thread	Set 1 to clear Ovf_PMCO
		1	Thread	Set 1 to clear Ovf_PMC1
		2	Thread	Set 1 to clear Ovf_PMC2

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Regi Add	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		3	Thread	Set 1 to clear Ovf_PMC3
		4	Thread	Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4)
		5	Thread	Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5)
		6	Thread	Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6)
		7	Thread	Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	Set 1 to clear 0vf_FixedCtr0
		33	Thread	Set 1 to clear Ovf_FixedCtr1
		34	Thread	Set 1 to clear Ovf_FixedCtr2
		54:35		Reserved.
		55	Thread	Set 1 to clear Trace_ToPA_PMI.
		57:56		Reserved.
		58	Thread	Set 1 to clear LBR_Frz.
		59	Thread	Set 1 to clear CTR_Frz.
		60	Thread	Set 1 to clear ASCI.
		61	Thread	Set 1 to clear Ovf_Uncore
		62	Thread	Set 1 to clear Ovf_BufDSSAVE
		63	Thread	Set 1 to clear CondChgd
391H	913	IA32_PERF_GLOBAL_STAT US_SET		See Table 35-2. See Section 18.2.2.3, "Full-Width Writes to Performance Counter Registers."
		0	Thread	Set 1 to cause Ovf_PMC0 = 1
		1	Thread	Set 1 to cause Ovf_PMC1 = 1
		2	Thread	Set 1 to cause Ovf_PMC2 = 1
		3	Thread	Set 1 to cause Ovf_PMC3 = 1
		4	Thread	Set 1 to cause Ovf_PMC4=1 (if CPUID.0AH:EAX[15:8] > 4)
		5	Thread	Set 1 to cause Ovf_PMC5=1 (if CPUID.0AH:EAX[15:8] > 5)
		6	Thread	Set 1 to cause Ovf_PMC6=1 (if CPUID.0AH:EAX[15:8] > 6)
		7	Thread	Set 1 to cause Ovf_PMC7=1 (if CPUID.0AH:EAX[15:8] > 7)
		31:8		Reserved.
		32	Thread	Set 1 to cause Ovf_FixedCtr0 = 1
		33	Thread	Set 1 to cause Ovf_FixedCtr1 = 1
		34	Thread	Set 1 to cause Ovf_FixedCtr2 = 1
		54:35		Reserved.

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

	ister ress	Register Name	Scope	Bit Description
Hex	Dec			
		55	Thread	Set 1 to cause Trace_ToPA_PMI = 1
		57:56		Reserved.
		58	Thread	Set 1 to cause LBR_Frz = 1
		59	Thread	Set 1 to cause CTR_Frz = 1
		60	Thread	Set 1 to cause ASCI = 1
		61	Thread	Set 1 to cause Ovf_Uncore
		62	Thread	Set 1 to cause Ovf_BufDSSAVE
		63		Reserved
392H	913	IA32_PERF_GLOBAL_INUSE		See Table 35-2.
3F7H	1015	MSR_PEBS_FRONTEND	Thread	FrontEnd Precise Event Condition Select (R/W)
		2:0		Event Code Select
		3		Reserved.
		4		Event Code Select High
		7:5		Reserved.
		19:8		IDQ_Bubble_Length Specifier
		22:20		IDQ_Bubble_Width Specifier
		63:23		Reserved
500H	1280	IA32_SGX_SVN_STATUS	Thread	Status and SVN Threshold of SGX Support for ACM (RO).
		0		Lock. See Section 42.12.3, "Interactions with Authenticated Code Modules (ACMs)"
		15:1		Reserved.
		23:16		SGX_SVN_SINIT. See Section 42.12.3, "Interactions with Authenticated Code Modules (ACMs)"
		63:24		Reserved.
560H	1376	IA32_RTIT_OUTPUT_BASE	Thread	Trace Output Base Register (R/W). See Table 35-2.
561H	1377	IA32_RTIT_OUTPUT_MASK _PTRS	Thread	Trace Output Mask Pointers Register (R/W). See Table 35-2.
570H	1392	IA32_RTIT_CTL	Thread	Trace Control Register (R/W)
		0		TraceEn
		1		CYCEn
		2		os
		3		User
		6:4		Reserved, MBZ
		7		CR3 filter

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

	ister Iress	Register Name	Scope	Bit Description	
Hex	Dec				
		8		ToPA; writing 0 will #GP if also setting TraceEn	
		9		MTCEn	
		10		TSCEn	
		11		DisRETC	
		12		Reserved, MBZ	
		13		BranchEn	
		17:14		MTCFreq	
		18		Reserved, MBZ	
		22:19		CYCThresh	
		23		Reserved, MBZ	
		27:24		PSBFreq	
		31:28		Reserved, MBZ	
		35:32		ADDRO_CFG	
		39:36		ADDR1_CFG	
		63:40		Reserved, MBZ.	
571H	1393	IA32_RTIT_STATUS	Thread	Tracing Status Register (R/W)	
		0		FilterEn, writes ignored.	
		1		ContexEn, writes ignored.	
		2		TriggerEn, writes ignored.	
		3		Reserved	
		4		Error (R/W)	
		5		Stopped	
		31:6		Reserved. MBZ	
		48:32		PacketByteCnt	
		63:49		Reserved, MBZ.	
572H	1394	IA32_RTIT_CR3_MATCH	Thread	Trace Filter CR3 Match Register (R/W)	
		4:0		Reserved	
		63:5		CR3[63:5] value to match	
64DH	1613	MSR_PLATFORM_ENERGY_	Platform*	Platform Energy Counter. (R/O).	
		COUNTER		This MSR is valid only if both platform vendor hardware implementation and BIOS enablement support it. This MSR will read 0 if not valid.	

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

	Register Address		Register Name	Scope	Bit Description
	Hex	Dec			
			31:0		Total energy consumed by all devices in the platform that receive power from integrated power delivery mechanism, Included platform devices are processor cores, SOC, memory, add-on or peripheral devices that get powered directly from the platform power delivery means. The energy units are specified in the MSR_RAPL_POWER_UNIT.Enery_Status_Unit.
			63:32		Reserved.
(64EH	1614	MSR_PPERF	Thread	Productive Performance Count. (R/O).
			63:0		Hardware's view of workload scalability. See Section 14.4.5.1
(652H	1618	MSR_PKG_HDC_CONFIG	Package	HDC Configuration (R/W).
			2:0		PKG_Cx_Monitor.
					Configures Package Cx state threshold for MSR_PKG_HDC_DEEP_RESIDENCY
			63: 3		Reserved
	653H	1619	MSR_CORE_HDC_ RESIDENCY	Core	Core HDC Idle Residency. (R/O).
			63:0		Core_Cx_Duty_Cycle_Cnt.
(655H	1621	MSR_PKG_HDC_SHALLOW_ RESIDENCY	Package	Accumulate the cycles the package was in C2 state and at least one logical processor was in forced idle. (R/O).
			63:0		Pkg_C2_Duty_Cycle_Cnt.
	656H	1622	MSR_PKG_HDC_DEEP_ RESIDENCY	Package	Package Cx HDC Idle Residency. (R/O).
			63:0		Pkg_Cx_Duty_Cycle_Cnt.
(658H	1624	MSR_WEIGHTED_CORE_CO	Package	Core-count Weighted CO Residency. (R/O).
			63:0		Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in CO. If N cores are simultaneously in CO, then each cycle the counter increments by N.
(659H	1625	MSR_ANY_CORE_CO	Package	Any Core CO Residency. (R/O)
			63:0		Increment at the same rate as the TSC. The increment each cycle is one if any processor core in the package is in CO.
(65AH	1626	MSR_ANY_GFXE_CO	Package	Any Graphics Engine CO Residency. (R/O)
			63:0		Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device's compute engines are in CO.
(65BH	1627	MSR_CORE_GFXE_OVERLA P_CO	Package	Core and Graphics Engine Overlapped CO Residency. (R/O)

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Register Address		Register Name	Scope	Bit Description	
Hex	Dec	1			
		63:0		Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in CO and at least one processor core in the package is also in CO.	
65CH	1628	MSR_PLATFORM_POWER_L	Platform*	Platform Power Limit Control (R/W-L)	
		IMIT		Allows platform BIOS to limit power consumption of the platform devices to the specified values. The Long Duration power consumption is specified via Platform_Power_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration power consumption limit is specified via the Platform_Power_Limit_2 with duration chosen by the processor.	
				The processor implements an exponential-weighted algorithm in the placement of the time windows.	
		14:0		Platform Power Limit #1.	
				Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field.	
				The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.	
		15		Enable Platform Power Limit #1.	
				When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #1 over the time window specified by Power Limit #1 Time Window.	
		16		Platform Clamping Limitation #1.	
				When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #1 value.	
				This bit is writeable only when CPUID (EAX=6):EAX[4] is set.	
		23:17		Time Window for Platform Power Limit #1.	
				Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation:	
				Time Window = $(float) ((1+(X/4))*(2^Y))$, where:	
				X = POWER_LIMIT_1_TIME[23:22]	
				Y = POWER_LIMIT_1_TIME[21:17].	
				The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].	
				The default value is 0DH, The unit is specified in MSR_RAPLPOWER_UNIT[Time Unit].	
		31:24		Reserved	

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
		46:32		Platform Power Limit #2. Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor.	
				The recommended default value is 1.25 times the Long Duration Power Limit (i.e. Platform Power Limit # 1)	
		47		Enable Platform Power Limit #2.	
				When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.	
		48		Platform Clamping Limitation #2.	
				When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.	
		62:49		Reserved	
		63		Lock. Setting this bit will lock all other bits of this MSR until system RESET.	
690H	1680	MSR_	Thread	Last Branch Record 16 From IP (R/W)	
		LASTBRANCH_16_FROM_IP		One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the source instruction. See also:	
				Last Branch Record Stack TOS at 1C9HSection 17.9	
691H	1681	MSR_	Thread	Last Branch Record 17 From IP (R/W)	
		LASTBRANCH_17_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.	
692H	1682	MSR_	Thread	Last Branch Record 18 From IP (R/W)	
		LASTBRANCH_18_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.	
693H	1683	MSR_	Thread	Last Branch Record 19From IP (R/W)	
		LASTBRANCH_19_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.	
694H	1684	MSR_	Thread	Last Branch Record 20 From IP (R/W)	
		LASTBRANCH_20_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.	
695H	1685	MSR_ LASTBRANCH_21_FROM_IP	Thread	Last Branch Record 21 From IP (R/W)	
				See description of MSR_LASTBRANCH_0_FROM_IP.	
696H	1686	MSR_ LASTBRANCH_22_FROM_IP	Thread	Last Branch Record 22 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.	
697H	1687	MSR_	Thread	Last Branch Record 23 From IP (R/W)	
		LASTBRANCH_23_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.	
698H	1688	MSR_	Thread	Last Branch Record 24 From IP (R/W)	
		LASTBRANCH_24_FROM_IP		See description of MSR_LASTBRANCH_0_FROM_IP.	

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
699H	1689	MSR_ LASTBRANCH_25_FROM_IP	Thread	Last Branch Record 25 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
69AH	1690	MSR_ LASTBRANCH_26_FROM_IP	Thread	Last Branch Record 26 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
69BH	1691	MSR_ LASTBRANCH_27_FROM_IP	Thread	Last Branch Record 27 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
69CH	1692	MSR_ LASTBRANCH_28_FROM_IP	Thread	Last Branch Record 28 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
69DH	1693	MSR_ LASTBRANCH_29_FROM_IP	Thread	Last Branch Record 29 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
69EH	1694	MSR_ LASTBRANCH_30_FROM_IP	Thread	Last Branch Record 30 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
69FH	1695	MSR_ LASTBRANCH_31_FROM_IP	Thread	Last Branch Record 31 From IP (R/W) See description of MSR_LASTBRANCH_O_FROM_IP.	
6D0H	1744	MSR_ LASTBRANCH_16_TO_IP	Thread	Last Branch Record 16 To IP (R/W) One of 32 triplets of last branch record registers on the last branch record stack. This part of the stack contains pointers to the destination instruction. See also: Last Branch Record Stack TOS at 1C9H Section 17.9	
6D1H	1745	MSR_ LASTBRANCH_17_TO_IP	Thread	Last Branch Record 17 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	
6D2H	1746	MSR_ LASTBRANCH_18_TO_IP	Thread	Last Branch Record 18 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	
6D3H	1747	MSR_ LASTBRANCH_19_TO_IP	Thread	Last Branch Record 19To IP (R/W) See description of MSR_LASTBRANCH_O_TO_IP.	
6D4H	1748	MSR_ LASTBRANCH_20_TO_IP	Thread	Last Branch Record 20 To IP (R/W) See description of MSR_LASTBRANCH_O_TO_IP.	
6D5H	1749	MSR_ LASTBRANCH_21_TO_IP	Thread	Last Branch Record 21 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	
6D6H	1750	MSR_ LASTBRANCH_22_TO_IP	Thread	Last Branch Record 22 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	
6D7H	1751	MSR_ LASTBRANCH_23_TO_IP	Thread	Last Branch Record 23 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	
6D8H	1752	MSR_ LASTBRANCH_24_TO_IP	Thread	Last Branch Record 24 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
6D9H	1753	MSR_	Thread	Last Branch Record 25 To IP (R/W)	
		LASTBRANCH_25_TO_IP		See description of MSR_LASTBRANCH_0_TO_IP.	
6DAH	1754	MSR_	Thread	Last Branch Record 26 To IP (R/W)	
		LASTBRANCH_26_TO_IP		See description of MSR_LASTBRANCH_0_T0_IP.	
6DBH	1755	MSR_	Thread	Last Branch Record 27 To IP (R/W)	
		LASTBRANCH_27_TO_IP		See description of MSR_LASTBRANCH_0_TO_IP.	
6DCH	1756	MSR_ LASTBRANCH_28_TO_IP	Thread	Last Branch Record 28 To IP (R/W)	
				See description of MSR_LASTBRANCH_0_TO_IP.	
6DDH	1757	MSR_ LASTBRANCH_29_TO_IP	Thread	Last Branch Record 29 To IP (R/W)	
				See description of MSR_LASTBRANCH_0_TO_IP.	
6DEH	1758	MSR_ Lastbranch_30_to_ip	Thread	Last Branch Record 30 To IP (R/W)	
				See description of MSR_LASTBRANCH_0_TO_IP.	
6DFH	1759	MSR_ Lastbranch_31_to_ip	Thread	Last Branch Record 31 To IP (R/W)	
				See description of MSR_LASTBRANCH_0_TO_IP.	
770H	1904	IA32_PM_ENABLE	Package	See Section 14.4.2, "Enabling HWP"	
771H	1905	ia32_hwp_capabilities	Thread	See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities"	
772H	1906	IA32_HWP_REQUEST_PKG	Package	See Section 14.4.4, "Managing HWP"	
773H	1907	IA32_HWP_INTERRUPT	Thread	See Section 14.4.6, "HWP Notifications"	
774H	1908	IA32_HWP_REQUEST	Thread	See Section 14.4.4, "Managing HWP"	
		7:0		Minimum Performance (R/W).	
		15:8		Maximum Performance (R/W).	
		23:16		Desired Performance (R/W).	
		31:24		Energy/Performance Preference (R/W).	
		41:32		Activity Window (R/W).	
		42		Package Control (R/W).	
		63:43		Reserved.	
777H	1911	IA32_HWP_STATUS	Thread	See Section 14.4.5, "HWP Feedback"	
DB0H	3504	IA32_PKG_HDC_CTL	Package	See Section 14.5.2, "Package level Enabling HDC"	
DB1H	3505	IA32_PM_CTL1	Thread	See Section 14.5.3, "Logical-Processor Level HDC Control"	
DB2H	3506	IA32_THREAD_STALL	Thread	See Section 14.5.4.1, "IA32_THREAD_STALL"	

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
DCOH	3520	MSR_LBR_INFO_0	Thread	Last Branch Record O Additional Information (R/W)	
				One of 32 triplet of last branch record registers on the last branch record stack. This part of the stack contains flag, TSX-related and elapsed cycle information. See also:	
				 Last Branch Record Stack TOS at 1C9H Section 17.6.1, "LBR Stack." 	
DC1H	3521	MSR_LBR_INFO_1	Thread	Last Branch Record 1 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC2H	3522	MSR_LBR_INFO_2	Thread	Last Branch Record 2 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC3H	3523	MSR_LBR_INFO_3	Thread	Last Branch Record 3 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC4H	3524	MSR_LBR_INFO_4	Thread	Last Branch Record 4 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC5H	3525	MSR_LBR_INFO_5	Thread	Last Branch Record 5 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC6H	3526	MSR_LBR_INFO_6	Thread	Last Branch Record 6 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC7H	3527	MSR_LBR_INFO_7	Thread	Last Branch Record 7 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC8H	3528	MSR_LBR_INFO_8	Thread	Last Branch Record 8 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DC9H	3529	MSR_LBR_INFO_9	Thread	Last Branch Record 9 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DCAH	3530	MSR_LBR_INFO_10	Thread	Last Branch Record 10 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DCBH	3531	MSR_LBR_INFO_11	Thread	Last Branch Record 11 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DCCH	3532	MSR_LBR_INFO_12	Thread	Last Branch Record 12 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DCDH	3533	MSR_LBR_INFO_13	Thread	Last Branch Record 13 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DCEH	3534	MSR_LBR_INFO_14	Thread	Last Branch Record 14 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	
DCFH	3535	MSR_LBR_INFO_15	Thread	Last Branch Record 15 Additional Information (R/W)	
				See description of MSR_LBR_INFO_0.	

Table 35-34 Additional MSRs Supported by 6th Generation Intel® Core™ Processors Based on Skylake Microarchitecture

Register Address		Register Name	Scope	Bit Description	
Hex	Dec				
DDOH	3536	MSR_LBR_INFO_16	Thread	Last Branch Record 16 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD1H	3537	MSR_LBR_INFO_17	Thread	Last Branch Record 17 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD2H	3538	MSR_LBR_INFO_18	Thread	Last Branch Record 18 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD3H	3539	MSR_LBR_INFO_19	Thread	Last Branch Record 19 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD4H	3520	MSR_LBR_INFO_20	Thread	Last Branch Record 20 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD5H	3521	MSR_LBR_INFO_21	Thread	Last Branch Record 21 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD6H	3522	MSR_LBR_INFO_22	Thread	Last Branch Record 22 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD7H	3523	MSR_LBR_INFO_23	Thread	Last Branch Record 23 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD8H	3524	MSR_LBR_INFO_24	Thread	Last Branch Record 24 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DD9H	3525	MSR_LBR_INFO_25	Thread	Last Branch Record 25 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DDAH	3526	MSR_LBR_INFO_26	Thread	Last Branch Record 26 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DDBH	3527	MSR_LBR_INFO_27	Thread	Last Branch Record 27 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DDCH	3528	MSR_LBR_INFO_28	Thread	Last Branch Record 28 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DDDH	3529	MSR_LBR_INFO_29	Thread	Last Branch Record 29 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DDEH	3530	MSR_LBR_INFO_30	Thread	Last Branch Record 30 Additional Information (R/W) See description of MSR_LBR_INFO_0.	
DDFH	3531	MSR_LBR_INFO_31	Thread	Last Branch Record 31 Additional Information (R/W) See description of MSR_LBR_INFO_0.	

...

35.20 MSRS IN PENTIUM PROCESSORS

The following MSRs are defined for the Pentium processors. The P5_MC_ADDR, P5_MC_TYPE, and TSC MSRs (named IA32_P5_MC_ADDR, IA32_P5_MC_TYPE, and IA32_TIME_STAMP_COUNTER in the Pentium 4 processor) are architectural; that is, code that accesses these registers will run on Pentium 4 and P6 family processors without generating exceptions (see Section 35.1, "Architectural MSRs"). The CESR, CTR0, and CTR1 MSRs are unique to Pentium processors; code that accesses these registers will generate exceptions on Pentium 4 and P6 family processors.

Table 35-42 MSRs in the Pentium Processor

Register Address			
Hex	Dec	Register Name	Bit Description
OH	0	P5_MC_ADDR	See Section 15.10.2, "Pentium Processor Machine-Check Exception Handling."
1H	1	P5_MC_TYPE	See Section 15.10.2, "Pentium Processor Machine-Check Exception Handling."
10H	16	TSC	See Section 17.14, "Time-Stamp Counter."
11H	17	CESR	See Section 18.20.1, "Control and Event Select Register (CESR)."
12H	18	CTR0	Section 18.20.3, "Events Counted."
13H	19	CTR1	Section 18.20.3, "Events Counted."

35.21 MSR INDEX

MSRs of recent processors are indexed here for convenience. IA32 MSRs are excluded from this index.

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_ALF_ESCR0	
0FH	See Table 35-36
MSR_ALF_ESCR1	
0FH	See Table 35-36
MSR_ANY_CORE_CO	
06_4EH, 06_5EH	See Table 35-34
MSR_ANY_GFXE_CO	
06_4EH, 06_5EH	See Table 35-34
MSR_B0_PMON_BOX_CTRL	
06_2EH	See Table 35-13
MSR_B0_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_B0_PMON_BOX_STATUS	
06_2EH	See Table 35-13
MSR_BO_PMON_CTRO	
06_2EH	See Table 35-13

MSR_B0_PMON_CTR1 06_2EH MSR_B0_PMON_CTR2 06_2EH MSR_B0_PMON_CTR3	
MSR_B0_PMON_CTR2 06_2EH	
06_2EH	
_	
MSR BO PMON CTR3	. See Table 35-13
. In Caracteristic	
06_2EH	. See Table 35-13
MSR_B0_PMON_EVNT_SEL0	
06_2EH	. See Table 35-13
MSR_B0_PMON_EVNT_SEL1	
06_2EH	. See Table 35-13
MSR_B0_PMON_EVNT_SEL2	
06_2EH	. See Table 35-13
MSR_B0_PMON_EVNT_SEL3	
06_2EH	. See Table 35-13
MSR_B0_PMON_MASK	
06_2EH	. See Table 35-13
MSR_B0_PMON_MATCH	
06_2EH	. See Table 35-13
MSR_B1_PMON_BOX_CTRL	
06_2EH	. See Table 35-13
MSR_B1_PMON_BOX_OVF_CTRL	
06_2EH	. See Table 35-13
MSR_B1_PMON_BOX_STATUS	
06_2EH	. See Table 35-13
MSR_B1_PMON_CTR0	
06_2EH	. See Table 35-13
MSR_B1_PMON_CTR1	
 06_2EH	. See Table 35-13
MSR_B1_PMON_CTR2	
 06_2EH	. See Table 35-13
MSR_B1_PMON_CTR3	
 06_2EH	. See Table 35-13
MSR_B1_PMON_EVNT_SEL0	
06_2EH	. See Table 35-13
MSR_B1_PMON_EVNT_SEL1	
06_2EH	. See Table 35-13
MSR_B1_PMON_EVNT_SEL2	
06_2EH	. See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_B1_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
MSR_B1_PMON_MASK	
06_2EH	See Table 35-13
MSR_B1_PMON_MATCH	
06_2EH	See Table 35-13
MSR_BBL_CR_CTL	
06_09H	See Table 35-40
MSR_BBL_CR_CTL3	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-6
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_BPU_CCCR0	
0FH	See Table 35-36
MSR_BPU_CCCR1	
0FH	See Table 35-36
MSR_BPU_CCCR2	
0FH	See Table 35-36
MSR_BPU_CCCR3	
0FH	See Table 35-36
MSR_BPU_COUNTER0	
0FH	See Table 35-36
MSR_BPU_COUNTER1	
0FH	See Table 35-36
MSR_BPU_COUNTER2	
0FH	See Table 35-36
MSR_BPU_COUNTER3	
0FH	See Table 35-36
MSR_BPU_ESCR0	
0FH	See Table 35-36
MSR_BPU_ESCR1	
0FH	See Table 35-36
MSR_BSU_ESCR0	
0FH	See Table 35-36
MSR_BSU_ESCR1	
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_CO_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_CO_PMON_BOX_FILTERO	
06_3FH	See Table 35-28
MSR_CO_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_CO_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_CO_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06_3FH	See Table 35-28
MSR_CO_PMON_CTRO	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_CTR4	
06_2EH	See Table 35-13
MSR_CO_PMON_CTR5	
06 2FH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_CO_PMON_EVNT_SELO	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_CO_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_CO_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C1_PMON_BOX_CTRL	
	See Table 35-13
MSR_C1_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C1_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C1_PMON_BOX_FILTER1	230 .05.0 55 20
06_3EH	See Table 35-25
06 3FH	

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C1_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C1_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06_3FH	See Table 35-28
MSR_C1_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_CTR4	
06_2EH	See Table 35-13
MSR_C1_PMON_CTR5	
06_2EH	See Table 35-13
MSR_C1_PMON_EVNT_SEL0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C1_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C1_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_C1_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C10_PMON_BOX_FILTER	
06_3EH	See Table 35-23
MSR_C10_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C10_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C11_PMON_BOX_FILTER	
06_3EH	See Table 35-23
MSR_C11_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C11_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C12_PMON_BOX_FILTER	
06_3EH	See Table 35-23
MSR_C12_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C12_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C13_PMON_BOX_FILTER	
06_3EH	See Table 35-23
MSR_C13_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C13_PMON_BOX_FILTER1	
06_3EH	
06_3FH	See Table 35-28
MSR_C14_PMON_BOX_FILTER	
06_3EH	See Table 35-23

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C14_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C14_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C15_PMON_BOX_CTL	
06_3FH	See Table 35-28
MSR_C15_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C15_PMON_BOX_FILTER1	
06_3FH	See Table 35-28
MSR_C15_PMON_BOX_STATUS	
06_3FH	See Table 35-28
MSR_C15_PMON_CTR0	
06_3FH	See Table 35-28
MSR_C15_PMON_CTR1	
06_3FH	See Table 35-28
MSR_C15_PMON_CTR2	
06_3FH	See Table 35-28
MSR_C15_PMON_CTR3	
06_3FH	See Table 35-28
MSR_C15_PMON_EVNTSEL0	
06_3FH	See Table 35-28
MSR_C15_PMON_EVNTSEL1	
06_3FH	See Table 35-28
MSR_C15_PMON_EVNTSEL2	
06_3FH	See Table 35-28
MSR_C15_PMON_EVNTSEL3	
06_3FH	See Table 35-28
MSR_C16_PMON_BOX_CTL	
06_3FH	See Table 35-28
MSR_C16_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C16_PMON_BOX_FILTER1	
06_3FH	See Table 35-28
MSR_C16_PMON_BOX_STATUS	
06_3FH	See Table 35-28
MSR_C16_PMON_CTR0	
06_3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C16_PMON_CTR3	
06_3FH	See Table 35-28
MSR_C16_PMON_CTR2	
06_3FH	See Table 35-28
MSR_C16_PMON_CTR3	
06_3FH	See Table 35-28
MSR_C16_PMON_EVNTSEL0	
06_3FH	See Table 35-28
MSR_C16_PMON_EVNTSEL1	
06_3FH	See Table 35-28
MSR_C16_PMON_EVNTSEL2	
06_3FH	See Table 35-28
MSR_C16_PMON_EVNTSEL3	
06_3FH	See Table 35-28
MSR_C17_PMON_BOX_CTL	
06_3FH	See Table 35-28
MSR_C17_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C17_PMON_BOX_FILTER1	
06_3FH	See Table 35-28
MSR_C17_PMON_BOX_STATUS	
06_3FH	See Table 35-28
MSR_C17_PMON_CTR0	
06_3FH	See Table 35-28
MSR_C17_PMON_CTR1	
06_3FH	See Table 35-28
MSR_C17_PMON_CTR2	
06_3FH	See Table 35-28
MSR_C17_PMON_CTR3	
06_3FH	See Table 35-28
MSR_C17_PMON_EVNTSEL0	
06_3FH	See Table 35-28
MSR_C17_PMON_EVNTSEL1	
06_3FH	See Table 35-28
MSR_C17_PMON_EVNTSEL2	
06_3FH	See Table 35-28
MSR_C17_PMON_EVNTSEL3	
06_3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C2_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C2_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C2_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C2_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C2_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06_3FH	See Table 35-28
MSR_C2_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_CTR4	
06_2EH	See Table 35-13
MSR_C2_PMON_CTR5	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C2_PMON_EVNT_SEL0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C2_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_C2_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C3_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C3_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C3_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C3_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C3_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C3_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06 3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C3_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C3_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C3_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C3_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	
MSR_C3_PMON_CTR4	
 06_2EH	See Table 35-13
MSR_C3_PMON_CTR5	
06_2EH	See Table 35-13
MSR_C3_PMON_EVNT_SEL0	
	See Table 35-13
06_2DH	
06_3FH	
MSR_C3_PMON_EVNT_SEL1	See Tuble 33 Le
06_2EH	See Table 35-13
06_2DH	
06_3FH	
MSR_C3_PMON_EVNT_SEL2	See Table 33 20
06_2EH	See Table 35-13
06_2DH	
06_3FH	
MSR_C3_PMON_EVNT_SEL3	3ee Table 33-20
	Soo Table 2E 12
06_2EH	
06_2DH	
06_3FH	See Table 35-28
MSR_C3_PMON_EVNT_SEL4	C T1: 05:15
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C3_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C4_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C4_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C4_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C4_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C4_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06_3FH	See Table 35-28
MSR_C4_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_CTR4	
06_2EH	See Table 35-13
MSR_C4_PMON_CTR5	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C4_PMON_EVNT_SEL0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C4_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_C4_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C5_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C5_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C5_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C5_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C5_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C5_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06 3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C5_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C5_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C5_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C5_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	
	See Table 35-28
MSR_C5_PMON_CTR4	
 06_2EH	See Table 35-13
MSR_C5_PMON_CTR5	
 06_2EH	See Table 35-13
MSR_C5_PMON_EVNT_SEL0	
06_2EH	See Table 35-13
MSR_C5_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	
06_3FH	
MSR_C5_PMON_EVNT_SEL2	300 10510 33 20
06_2EH	See Table 35-13
06_2DH	
06_3FH	
MSR_C5_PMON_EVNT_SEL3	300 10510 33 20
06_2EH	See Table 35-13
06_2DH	
06_3FH	
MSR_C5_PMON_EVNT_SEL4	200 Table 33-20
06_2EH	See Table 35-13
∨v_⊑::I1	2CC 10DIC 23-1

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C5_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C6_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C6_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C6_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C6_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C6_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06_3FH	See Table 35-28
MSR_C6_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_CTR4	
06_2EH	See Table 35-13
MSR_C6_PMON_CTR5	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C6_PMON_EVNT_SEL0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C6_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_C6_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C7_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_BOX_FILTER	
06_2DH	See Table 35-19
MSR_C7_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C7_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C7_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_C7_PMON_BOX_STATUS	
06_2EH	See Table 35-13
06 3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C7_PMON_CTR0	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_CTR1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_CTR2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_CTR3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_CTR4	
06_2EH	See Table 35-13
MSR_C7_PMON_CTR5	
06_2EH	See Table 35-13
MSR_C7_PMON_EVNT_SELO	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_C7_PMON_EVNT_SEL4	
06.2FH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C7_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_C8_PMON_BOX_CTRL	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_BOX_FILTER	
06_3EH	See Table 35-23
MSR_C8_PMON_BOX_FILTER0	
06_3FH	See Table 35-28
MSR_C8_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_BOX_OVF_CTRL	
06_2FH	See Table 35-15
MSR_C8_PMON_BOX_STATUS	
06_2FH	See Table 35-15
06_3FH	See Table 35-28
MSR_C8_PMON_CTR0	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_CTR1	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_CTR2	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_CTR3	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_CTR4	
06_2FH	See Table 35-15
MSR_C8_PMON_CTR5	
06_2FH	See Table 35-15

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C8_PMON_EVNT_SELO	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_EVNT_SEL1	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_EVNT_SEL2	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_EVNT_SEL3	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C8_PMON_EVNT_SEL4	
06_2FH	See Table 35-15
MSR_C8_PMON_EVNT_SEL5	
06_2FH	See Table 35-15
MSR_C9_PMON_BOX_CTRL	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_BOX_FILTER	
06_3EH	See Table 35-23
MSR_C9_PMON_BOX_FILTERO	
06_3FH	See Table 35-28
MSR_C9_PMON_BOX_FILTER1	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_BOX_OVF_CTRL	
06_2FH	See Table 35-15
MSR_C9_PMON_BOX_STATUS	
06_2FH	See Table 35-15
06_3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C9_PMON_CTR0	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_CTR1	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_CTR2	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_CTR3	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_CTR4	
06_2FH	See Table 35-15
MSR_C9_PMON_CTR5	
06_2FH	See Table 35-15
MSR_C9_PMON_EVNT_SEL0	
06_2FH	See Table 35-15
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_C9_PMON_EVNT_SEL1	
06_2FH	See Table 35-15
MSR_C9_PMON_EVNT_SEL2	
	See Table 35-15
MSR_C9_PMON_EVNT_SEL3	
06_2FH	See Table 35-15
06_3EH	
06_3FH	
MSR_C9_PMON_EVNT_SEL4	
06_2FH	See Table 35-15

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_C9_PMON_EVNT_SEL5	
06_2FH	See Table 35-15
MSR_CC6_DEMOTION_POLICY_CONFIG	
06_37H	See Table 35-8
MSR_CONFIG_TDP_CONTROL	
06_3AH	See Table 35-20
06_3CH, 06_45H, 06_46H	See Table 35-24
06_57H	See Table 35-35
MSR_CONFIG_TDP_LEVEL1	
06_3AH	See Table 35-20
06_3CH, 06_45H, 06_46H	See Table 35-24
06_57H	See Table 35-35
MSR_CONFIG_TDP_LEVEL2	
06_3AH	See Table 35-20
06_3CH, 06_45H, 06_46H	See Table 35-24
06_57H	See Table 35-35
MSR_CONFIG_TDP_NOMINAL	
06_3AH	See Table 35-20
06_3CH, 06_45H, 06_46H	See Table 35-24
06_57H	See Table 35-35
MSR_CORE_C1_RESIDENCY	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
MSR_CORE_C3_RESIDENCY	
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH	See Table 35-11
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
MSR_CORE_C6_RESIDENCY	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH	See Table 35-11
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
06_57H	See Table 35-35
MSR_CORE_C7_RESIDENCY	
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
MSR_CORE_GFXE_OVERLAP_CO	
06_4EH, 06_5EH	See Table 35-34
MSR_CORE_HDC_RESIDENCY	
06_4EH, 06_5EH	See Table 35-34

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_CORE_PERF_LIMIT_REASONS	
06_3CH, 06_45H, 06_46H	See Table 35-25
06_3F	See Table 35-27
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_CRU_ESCRO	
0FH	See Table 35-36
MSR_CRU_ESCR1	
0FH	See Table 35-36
MSR_CRU_ESCR2	
0FH	See Table 35-36
MSR_CRU_ESCR3	
0FH	See Table 35-36
MSR_CRU_ESCR4	
0FH	See Table 35-36
MSR_CRU_ESCR5	
0FH	See Table 35-36
MSR_DAC_ESCR0	
0FH	See Table 35-36
MSR_DAC_ESCR1	
0FH	See Table 35-36
MSR_DRAM_ENERGY_ STATUS	
06_2DH	See Table 35-18
06_3EH, 06_3FH	See Table 35-21
06_3CH, 06_45H, 06_46H	See Table 35-24
06_3F	See Table 35-27
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_DRAM_PERF_STATUS	
06_2DH	See Table 35-18
06_3EH, 06_3FH	See Table 35-21
06_3CH, 06_45H, 06_46H	See Table 35-24
06_3F	See Table 35-27
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_DRAM_POWER_INFO	
06_2DH	See Table 35-18
06_3EH, 06_3FH	See Table 35-21
06_3F	See Table 35-27
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_DRAM_POWER_LIMIT	
06_2DH	See Table 35-18
06_3EH, 06_3FH	See Table 35-21
06_3F	See Table 35-27
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_EBC_FREQUENCY_ID	
0FH	See Table 35-36
MSR_EBC_HARD_POWERON	
0FH	See Table 35-36
MSR_EBC_SOFT_POWERON	
0FH	See Table 35-36
MSR_EBL_CR_POWERON	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_EFSB_DRDY0	
0F_03H, 0F_04H	See Table 35-37
MSR_EFSB_DRDY1	
0F_03H, 0F_04H	See Table 35-37
MSR_EMON_L3_CTR_CTL0	
06_0FH, 06_17H	See Table 35-3
0F_06H	See Table 35-38
MSR_EMON_L3_CTR_CTL1	
	See Table 35-3
OF_06H	
MSR_EMON_L3_CTR_CTL2	
 06_0FH, 06_17H	See Table 35-3
OF 06H	

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_EMON_L3_CTR_CTL3	
06_0FH, 06_17H	See Table 35-3
0F_06H	See Table 35-38
MSR_EMON_L3_CTR_CTL4	
06_0FH, 06_17H	See Table 35-3
0F_06H	See Table 35-38
MSR_EMON_L3_CTR_CTL5	
06_0FH, 06_17H	See Table 35-3
0F_06H	See Table 35-38
MSR_EMON_L3_CTR_CTL6	
06_0FH, 06_17H	See Table 35-3
0F_06H	See Table 35-38
MSR_EMON_L3_CTR_CTL7	
06_0FH, 06_17H	See Table 35-3
0F_06H	See Table 35-38
MSR_EMON_L3_GL_CTL	
06_0FH, 06_17H	See Table 35-3
MSR_ERROR_CONTROL	
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
MSR_FEATURE_CONFIG	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_25H, 06_2CH	See Table 35-14
06_2FH	See Table 35-15
06_2AH, 06_2DH	See Table 35-16
06_57H	See Table 35-35
MSR_FIRM_ESCR0	
0FH	See Table 35-36
MSR_FIRM_ESCR1	
0FH	See Table 35-36
MSR_FLAME_CCCRO	
0FH	See Table 35-36
MSR_FLAME_CCCR1	
0FH	See Table 35-36
MSR_FLAME_CCCR2	
0FH	See Table 35-36
MSR_FLAME_CCCR3	
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_FLAME_COUNTER0	
0FH	See Table 35-36
MSR_FLAME_COUNTER1	
0FH	See Table 35-36
MSR_FLAME_COUNTER2	
0FH	See Table 35-36
MSR_FLAME_COUNTER3	
0FH	See Table 35-36
MSR_FLAME_ESCR0	
0FH	See Table 35-36
MSR_FLAME_ESCR1	
0FH	See Table 35-36
MSR_FSB_ESCR0	
0FH	See Table 35-36
MSR_FSB_ESCR1	
0FH	See Table 35-36
MSR_FSB_FREQ	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table Table 35
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_4CH	See Table 35-10
06_0EH	See Table 35-39
MSR_GQ_SNOOP_MESF	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_GRAPHICS_PERF_LIMIT_REASONS	
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_IFSB_BUSQ0	
0F_03H, 0F_04H	See Table 35-37
MSR_IFSB_BUSQ1	
0F_03H, 0F_04H	See Table 35-37
MSR_IFSB_CNTR7	
0F_03H, 0F_04H	See Table 35-37
MSR_IFSB_CTL6	
0F_03H, 0F_04H	See Table 35-37
MSR_IFSB_SNPQ0	
0F_03H, 0F_04H	See Table 35-37
MSR_IFSB_SNPQ1	
OF O3H OF O4H	See Table 35-37

MSR Name and CPUID DisplayFamil	ly_DisplayModel	Location
MSR_IQ_CCCR0		
0FH		See Table 35-36
MSR_IQ_CCCR1		
0FH		See Table 35-36
MSR_IQ_CCCR2		
0FH		See Table 35-36
MSR_IQ_CCCR3		
0FH		See Table 35-36
MSR_IQ_CCCR4		
0FH		See Table 35-36
MSR_IQ_CCCR5		
0FH		See Table 35-36
MSR_IQ_COUNTERO		
0FH		See Table 35-36
MSR_IQ_COUNTER1		
0FH		See Table 35-36
MSR_IQ_COUNTER2		
0FH		See Table 35-36
MSR_IQ_COUNTER3		
0FH		See Table 35-36
MSR_IQ_COUNTER4		
0FH		See Table 35-36
MSR_IQ_COUNTER5		
0FH		See Table 35-36
MSR_IQ_ESCR0		
0FH		See Table 35-36
MSR_IQ_ESCR1		
0FH		See Table 35-36
MSR_IS_ESCRO		
0FH		See Table 35-36
MSR_IS_ESCR1		
0FH		See Table 35-36
MSR_ITLB_ESCR0		
0FH		See Table 35-36
MSR_ITLB_ESCR1		
0FH		See Table 35-36
MSR_IX_ESCR0		
0FH		See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_IX_ESCR1	
0FH	See Table 35-36
MSR_LASTBRANCH_0	
0FH	See Table 35-36
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LASTBRANCH_0_FROM_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table Table 35 4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_0_TO_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_1_FROM_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_1_TO_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_10_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_10_T0_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_11_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_11_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_12_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_12_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_13_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_13_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_14_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_14_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	
06_2AH, 06_2DH	
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_15_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_15_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_16_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_16_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_17_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_17_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_18_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_18_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_19_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_19_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_2	
0FH	See Table 35-36
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LASTBRANCH_2_FROM_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H.	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_2_TO_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	. See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	. See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_20_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_20_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_21_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_21_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_22_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_22_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_23_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_23_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_24_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_24_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_25_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_25_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_26_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_26_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_27_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_27_TO_IP	
06_4EH, 06_5EH	See Table 35-34

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_28_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_28_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_29_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_29_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_3	
0FH	See Table 35-36
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LASTBRANCH_3_FROM_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_3_TO_IP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_30_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_30_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_31_FROM_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_31_TO_IP	
06_4EH, 06_5EH	See Table 35-34
MSR_LASTBRANCH_4	
06_0EH	See Table 35-39
06	See Table 35-40

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_4_FROM_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_4_TO_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_5	
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LASTBRANCH_5_FROM_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_5_TO_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_6	
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LASTBRANCH_6_FROM_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_6_TO_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_7	
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LASTBRANCH_7_FROM_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_7_TO_IP	
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_8_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
0FH	See Table 35-36
MSR_LASTBRANCH_8_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	
0FH	See Table 35-36
MSR_LASTBRANCH_9_FROM_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	
06_2AH, 06_2DH	
0FH	See Table 35-36
MSR_LASTBRANCH_9_TO_IP	
06_1AH, 06_1EH, 06_1FH, 06_2EH	
06_2AH, 06_2DH	
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LASTBRANCH_TOS	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_4EH, 06_5EH	See Table 35-34
06_57H	See Table 35-35
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LBR_INFO_1	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_10	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_11	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_12	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_13	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_14	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_15	C. T.L. 25.24
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_16	See Table 25 24
06_4EH, 06_5EH	266 Table 32-34
MSR_LBR_INFO_17 06_4EH, 06_5EH	Soo Table 25 24
MSR_LBR_INFO_18	3ee Table 33-34
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_19	See Table 33 34
06 4EH, 06 5EH	See Table 35-34
MSR_LBR_INFO_2	300 Table 33 3 1
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_20	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_21	
06 4EH, 06 5EH	See Table 35-34

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LBR_INFO_22	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_23	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_24	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_25	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_26	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_27	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_28	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_29	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_3	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_30	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_31	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_4	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_5	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_6	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_7	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_8	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_INFO_9	
06_4EH, 06_5EH	See Table 35-34
MSR_LBR_SELECT	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_3CH, 06_45H, 06_46H	See Table 35-25
06_57H	See Table 35-35

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_LER_FROM_LIP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_57H	See Table 35-35
0FH	See Table 35-36
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_LER_TO_LIP	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_57H	See Table 35-35
OFH	See Table 35-36
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_MO_PMON_ADDR_MASK	
06_2EH	See Table 35-13
MSR_MO_PMON_ADDR_MATCH	
06_2EH	See Table 35-13
MSR_MO_PMON_BOX_CTRL	
06_2EH	See Table 35-13
MSR_MO_PMON_BOX_OVF_CTRL	
06 2EH	See Table 35-13
MSR_MO_PMON_BOX_STATUS	
 06_2EH	See Table 35-13
MSR_MO_PMON_CTRO	
 06_2EH	See Table 35-13
MSR_MO_PMON_CTR1	
06_2EH	See Table 35-13
MSR_MO_PMON_CTR2	
06_2EH	See Table 35-13
MSR_MO_PMON_CTR3	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MO_PMON_CTR4	
06_2EH	See Table 35-13
MSR_MO_PMON_CTR5	
06_2EH	See Table 35-13
MSR_MO_PMON_DSP	
06_2EH	See Table 35-13
MSR_MO_PMON_EVNT_SELO	
06_2EH	See Table 35-13
MSR_MO_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
MSR_MO_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
MSR_MO_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
MSR_MO_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_MO_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_MO_PMON_ISS	
06_2EH	See Table 35-13
MSR_MO_PMON_MAP	
06_2EH	See Table 35-13
MSR_MO_PMON_MM_CONFIG	
06_2EH	See Table 35-13
MSR_MO_PMON_MSC_THR	
06_2EH	See Table 35-13
MSR_MO_PMON_PGT	
06_2EH	See Table 35-13
MSR_MO_PMON_PLD	
06_2EH	See Table 35-13
MSR_MO_PMON_TIMESTAMP	
06_2EH	See Table 35-13
MSR_MO_PMON_ZDP	
06_2EH	See Table 35-13
MSR_M1_PMON_ADDR_MASK	
06_2EH	See Table 35-13
MSR_M1_PMON_ADDR_MATCH	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_M1_PMON_BOX_CTRL	
06_2EH	See Table 35-13
MSR_M1_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_M1_PMON_BOX_STATUS	
06_2EH	See Table 35-13
MSR_M1_PMON_CTR0	
06_2EH	See Table 35-13
MSR_M1_PMON_CTR1	
06_2EH	See Table 35-13
MSR_M1_PMON_CTR2	
06_2EH	See Table 35-13
MSR_M1_PMON_CTR3	
06_2EH	See Table 35-13
MSR_M1_PMON_CTR4	
06_2EH	See Table 35-13
MSR_M1_PMON_CTR5	
06_2EH	See Table 35-13
MSR_M1_PMON_DSP	
06_2EH	See Table 35-13
MSR_M1_PMON_EVNT_SEL0	
06_2EH	See Table 35-13
MSR_M1_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
MSR_M1_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
MSR_M1_PMON_EVNT_SEL3	
06 2EH	See Table 35-13
MSR_M1_PMON_EVNT_SEL4	
 06_2EH	See Table 35-13
MSR_M1_PMON_EVNT_SEL5	
 06_2EH	See Table 35-13
MSR_M1_PMON_ISS	
 06_2EH	See Table 35-13
MSR_M1_PMON_MAP	
06_2EH	See Table 35-13
MSR_M1_PMON_MM_CONFIG	130 .03.0 33 13
06_2EH	See Table 35-13
00_23	226 10016 22 12

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_M1_PMON_MSC_THR	
06_2EH	See Table 35-13
MSR_M1_PMON_PGT	
06_2EH	See Table 35-13
MSR_M1_PMON_PLD	
06_2EH	See Table 35-13
MSR_M1_PMON_TIMESTAMP	
06_2EH	See Table 35-13
MSR_M1_PMON_ZDP	
06_2EH	See Table 35-13
MSR_MCO_MISC	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
MSR_MCO_RESIDENCY	
06_57H	See Table 35-35
MSR_MC1_MISC	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
MSR_MC10_ADDR	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_56H	See Table 35-32
06_4FH	See Table 35-33
MSR_MC10_CTL	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_56H	See Table 35-32
06_4FH	See Table 35-33
MSR_MC10_MISC	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_56H	See Table 35-32
06_4FH	See Table 35-33

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC10_STATUS	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_56H	See Table 35-32
06_4FH	See Table 35-33
MSR_MC11_ADDR	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC11_CTL	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC11_MISC	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC11_STATUS	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC12_ADDR	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33

MSR Name and CPUID Di	isplayFamily_DisplayModel	Location
MSR_MC12_CTL		
06_2EH		See Table 35-13
06_2DH		See Table 35-18
06_3EH		See Table Table 3 21
06_3F		See Table 35-27
06_4FH		See Table 35-33
MSR_MC12_MISC		
06_2EH		See Table 35-13
06_2DH		See Table 35-18
06_3EH		See Table 35-21
06_3F		See Table 35-27
06_4FH		See Table 35-33
MSR_MC12_STATUS		
06_2EH		See Table 35-13
06_2DH		See Table 35-18
06_3EH		See Table 35-21
06_3F		See Table 35-27
06_4FH		See Table 35-33
MSR_MC13_ADDR		
06_2EH		See Table 35-13
06_2DH		See Table 35-18
06_3EH		See Table 35-21
06_3F		See Table 35-27
06_4FH		See Table 35-33
MSR_MC13_CTL		
06_2EH		See Table 35-13
06_2DH		See Table 35-18
06_3EH		See Table 35-21
06_3F		See Table 35-27
MSR_MC13_MISC		
06_2EH		See Table 35-13
06_2DH		See Table 35-18
06 4FH		See Table 35-33

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC13_STATUS	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC14_ADDR	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC14_CTL	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC14_MISC	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC14_STATUS	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC15_ADDR	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06 4FH	See Table 35-33

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC15_CTL	
06_2EH	. See Table 35-13
06_2DH	. See Table 35-18
06_3EH	. See Table 35-21
06_3F	. See Table 35-27
06_4FH	. See Table 35-33
MSR_MC15_MISC	
06_2EH	. See Table 35-13
06_2DH	. See Table 35-18
06_3EH	. See Table 35-21
06_3F	. See Table 35-27
06_4FH	. See Table 35-33
MSR_MC15_STATUS	
06_2EH	. See Table 35-13
06_2DH	. See Table 35-18
06_3EH	. See Table 35-21
06_3F	. See Table 35-27
06_4FH	. See Table 35-33
MSR_MC16_ADDR	
06_2EH	. See Table 35-13
06_2DH	. See Table 35-18
06_3EH	. See Table 35-21
06_3F	. See Table 35-27
06_4FH	. See Table 35-33
MSR_MC16_CTL	
06_2EH	. See Table 35-13
06_2DH	. See Table 35-18
06_3EH	. See Table 35-21
06_3F	. See Table 35-27
06_4FH	. See Table 35-33
MSR_MC16_MISC	
06_2EH	. See Table 35-13
06_2DH	
06_3F	
_ 06_4FH	See Table 35-33

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC16_STATUS	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4FH	See Table 35-33
MSR_MC17_ADDR	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_56H	See Table 35-32
06_4FH	See Table 35-33
MSR_MC17_CTL	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_56H	See Table 35-32
06_4FH	See Table 35-33
MSR_MC17_MISC	
06_2EH	See Table 35-13
06_2DH	See Table 35-18
	See Table 35-21
об_56H	
MSR_MC17_STATUS	
 06_2EH	See Table 35-13
06_3F	
об_56H	

MSR Nam	ne and CPUID DisplayFamily_DisplayModel	Location
MSR_MC1	18_ADDR	
	06_2EH	See Table 35-13
	06_2DH	See Table 35-18
	06_3EH	See Table 35-21
	06_3F	See Table 35-27
	06_56H	See Table 35-32
	06_4FH	See Table 35-33
MSR_MC1	18_CTL	
	06_2EH	See Table 35-13
	06_2DH	See Table 35-18
	06_3EH	See Table 35-21
	06_3F	See Table 35-27
	06_56H	See Table 35-32
	06_4FH	See Table 35-33
MSR_MC1	18_MISC	
	06_2EH	See Table 35-13
	06_2DH	See Table 35-18
	06_3EH	See Table 35-21
	06_3F	See Table 35-27
	06_56H	See Table 35-32
	06_4FH	See Table 35-33
MSR_MC1	18_STATUS	
	06_2EH	See Table 35-13
	06_2DH	See Table 35-18
	06_3EH	See Table 35-21
	06_3F	See Table 35-27
	06_56H	See Table 35-32
	06_4FH	See Table 35-33
MSR_MC1	19_ADDR	
	06_2EH	See Table 35-13
	06_2DH	See Table 35-18
	06_3EH	See Table 35-21
	 06_56H	
	06_4FH	See Table 35-33

MSR Na	ame and CPUID DisplayFamily_DisplayModel	Location
MSR_M	C19_CTL	
	06_2EH	See Table 35-13
	06_2DH	See Table 35-18
	06_3EH	See Table 35-2
	06_3F	See Table 35-2
	06_56H	See Table 35-3
	06_4FH	See Table 35-3
MSR_M	C19_MISC	
	06_2EH	See Table 35-1
	06_2DH	See Table 35-1
	06_3EH	See Table 35-2
	06_3F	See Table 35-2
	06_56H	See Table 35-3
	06_4FH	See Table 35-3
MSR_M	C19_STATUS	
	06_2EH	See Table 35-1
	06_2DH	See Table 35-1
	06_3EH	See Table 35-2
	06_3F	See Table 35-2
	06_56H	See Table 35-3
	06_4FH	See Table 35-3
MSR_M	C2_MISC	
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-1
MSR_M	C20_ADDR	
	06_2EH	See Table 35-1
	06_3EH	See Table 35-2
	06_3F	See Table 35-2
	06_4FH	See Table 35-3
MSR_M	C20_CTL	
	06_2EH	See Table 35-1
	06_3EH	See Table 35-2
	06_3F	See Table 35-2
	06_4FH	See Table 35-3
MSR_M	C20_MISC	
	06_2EH	See Table 35-1
	06_3EH	See Table 35-2
	06_3F	See Table 35-2
	06_4FH	See Table 35-3

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC20_STATUS	C. T.H. 25 12
06_2EH	
06_3EH	
06_3F	
06_4FH	See Table 35-33
MSR_MC21_ADDR	
06_2EH	See Table 35-13
06_3EH	See Table 35-21
06_3F	See Table 35-27
06_4F	See Table 35-33
MSR_MC21_CTL	
06_2EH	See Table 35-13
06_3EH	See Table 35-21
06_3F	See Table 35-27
06 4F	
 MSR_MC21_MISC	
06_2EH	See Table 35-13
06_3EH	
06_3F	
06_4F	
MSR_MC21_STATUS	See Table 33 33
06_2EH	Soo Table 35-13
06_3EH	
-	
06_3F	
06_4F	See Table 35-33
MSR_MC22_ADDR	
06_3EH	See Table 35-21
MSR_MC22_CTL	
06_3EH	See Table 35-21
MSR_MC22_MISC	
06_3EH	See Table 35-21
MSR_MC22_STATUS	
06_3EH	See Table 35-21
MSR_MC23_ADDR	
06_3EH	See Table 35-21
MSR_MC23_CTL	
 06_3EH	See Table 35-21
 MSR_MC23_MISC	
06_3EH	See Table 35-21
00_3G/km	200 IUDIC 23-L

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC23_STATUS	
06_3EH	See Table 35-21
MSR_MC24_ADDR	
06_3EH	See Table 35-21
MSR_MC24_CTL	
06_3EH	See Table 35-21
MSR_MC24_MISC	
06_3EH	See Table 35-21
MSR_MC24_STATUS	
06_3EH	See Table 35-21
MSR_MC25_ADDR	
06_3EH	See Table 35-21
MSR_MC25_CTL	
06_3EH	See Table 35-21
MSR_MC25_MISC	
06_3EH	See Table 35-21
MSR_MC25_STATUS	
06_3EH	See Table 35-21
MSR_MC26_ADDR	
06_3EH	See Table 35-21
MSR_MC26_CTL	
06_3EH	See Table 35-21
MSR_MC26_MISC	
06_3EH	See Table 35-21
MSR_MC26_STATUS	
06_3EH	See Table 35-21
MSR_MC27_ADDR	
 06_3EH	See Table 35-21
MSR_MC27_CTL	
 06_3EH	See Table 35-21
MSR_MC27_MISC	
 06_3EH	See Table 35-21
MSR_MC27_STATUS	
06_3EH	See Table 35-21
MSR_MC28_ADDR	
06_3EH	See Table 35-21
MSR_MC28_CTL	
06_3EH	See Table 35-21
	230 13510 33 LT

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC28_MISC	
06_3EH	See Table 35-21
MSR_MC28_STATUS	
06_3EH	See Table 35-21
MSR_MC29_ADDR	
06_3EH	See Table 35-23
MSR_MC29_CTL	
06_3EH	See Table 35-23
MSR_MC29_MISC	
06_3EH	See Table 35-23
MSR_MC29_STATUS	
06_3EH	See Table 35-23
MSR_MC3_ADDR	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_57H	See Table 35-35
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_MC3_CTL	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_57H	See Table 35-35
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_MC3_MISC	
06_0FH, 06_17H	See Table 35-3
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_0EH	See Table 35-39

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC3_STATUS	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_57H	See Table 35-35
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_MC30_ADDR	
06_3EH	See Table 35-23
MSR_MC30_CTL	
06_3EH	See Table 35-23
MSR_MC30_MISC	
06_3EH	See Table 35-23
MSR_MC30_STATUS	
06_3EH	See Table 35-23
MSR_MC31_ADDR	
06_3EH	See Table 35-23
MSR_MC31_CTL	
06_3EH	See Table 35-23
MSR_MC31_MISC	
06_3EH	See Table 35-23
MSR_MC31_STATUS	
06_3EH	See Table 35-23
MSR_MC4_ADDR	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_57H	See Table 35-35
06_0EH	See Table 35-39
06_09H	See Table 35-40

	e and CPUID DisplayFamily_DisplayModel	Location
MSR_MC4_	_CTL	
	06_0FH, 06_17H	See Table 35-3
	06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
	06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
	06_57H	See Table 35-35
	06_0EH	See Table 35-39
	06_09H	See Table 35-40
MSR_MC4_	_CTL2	
	06_2AH, 06_2DH	See Table 35-16
1SR_MC4_	_STATUS	
	06_0FH, 06_17H	See Table 35-3
	06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
	06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
	06_57H	See Table 35-35
	06_0EH	See Table 35-39
		See Table 35-40
MSR_MC5_		
	- 06_0FH, 06_17H	See Table 35-3
	06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	
	06_1AH, 06_1EH, 06_1FH, 06_2EH	
	06_2DH	
	06_3FH	
	06_4FH	
	06_57H	
	06_0EH	
MSR_MC5_	_	See Tuble 33 3
1 151(_1 165_	06_0FH, 06_17H	See Table 35-3
	06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	
	06_1AH, 06_1EH, 06_1FH, 06_2EH	
	06_2DH	
	06_3EH	
	06_3FH	
	06_4FH	
	06_57H	
	06_0EH	See Table 35-39

MSR Name a	and CPUID DisplayFamily_DisplayModel	Location
MSR_MC5_M	IISC	
(D6_0FH, 06_17H	See Table 35-3
(06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
(06_2DH	See Table 35-18
(D6_3EH	See Table 35-21
(D6_3FH	See Table 35-27
(06_4FH	See Table 35-33
(D6_0EH	See Table 35-39
MSR_MC5_S	TATUS	
(D6_0FH, 06_17H	See Table 35-3
(D6_37H, O6_4AH, O6_4DH, O6_5AH, O6_5DH	See Table 35-6
(06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-1
(06_2DH	See Table 35-18
(D6_3EH	See Table 35-2
(D6_3FH	See Table 35-2
(06_4FH	See Table 35-3
(D6_57H	See Table 35-3
(D6_0EH	See Table 35-39
MSR_MC6_A	DDR	
(06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-1
(06_2DH	See Table 35-1
(D6_3EH	See Table 35-2
(D6_3F	See Table 35-2
(D6_56H	See Table 35-3
(06_4FH	See Table 35-3
MSR_MC6_C	TL	
(06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-1
(06_2DH	See Table 35-1
(D6_3EH	See Table 35-2
(06_3F	See Table 35-2
	 D6_4FH	
	 D6_37H	See Table 35-8

MSR_MC	me and CPUID DisplayFamily_DisplayModel :6_MISC	Location
_		See Tabl
	06_2DH	See Tabl
	06_3EH	See Tabl
	06_3F	See Tabl
	06_56H	See Tabl
	06_4FH	See Tabl
MSR_MC	C6_RESIDENCY_COUNTER	
	06_37H	See Tabl
	06_57H	See Tabl
MSR_MC	C6_STATUS	
	06_0FH, 06_17H	See Tabl
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tabl
	06_2DH	See Tabl
	06_3EH	See Tabl
	06_3FH	See Tabl
	06_56H	See Tabl
	06_4FH	See Tabl
MSR_MC	C7_ADDR	
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tabl
	06_2DH	See Tabl
	06_3EH	See Tabl
	06_3F	See Tabl
	06_56H	See Tabl
	06_4FH	See Tabl
MSR_MC	C7_CTL	
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tabl
	06_2DH	See Tabl
	06_3EH	See Tabl
	06_3F	See Tabl
	06_56H	See Tabl
	06_4FH	See Tabl
MSR_MC	C7_MISC	
	06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tabl
	06_2DH	See Tabl
	06_3EH	See Tabl
	06_3F	See Tabl
	06_56H	See Tabl
	06_4FH	See Tabl

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MC7_STATUS	
06_1AH, 06_1EH, 06_1FH, 06_2EH	
06_2DH	
06_3EH	
06_3F	See Tab
06_56H	See Tab
06_4FH	See Tab
MSR_MC8_ADDR	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tabl
06_2DH	See Tabl
06_3EH	See Tab
06_3F	See Tab
06_4FH	See Tab
MSR_MC8_CTL	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tab
06_2DH	See Tab
06_3EH	See Tab
06_3F	
MSR_MC8_MISC	
 06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tab
06_2DH	
06_3F	
06_4FH	
MSR_MC8_STATUS	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Tah
06_2DH	
06_3EH	
06_3F	
06_4FH	
MSR_MC9_ADDR	See 1ab
	Soo Tab
06_2EH	
06_2DH	
06_3EH	
06_3F	
06_56H 06_4FH	

ocation
T-LI- 25 12
ee Table 35-13
ee Table 35-18
ee Table 35-21
ee Table 35-27
ee Table 35-32
ee Table 35-33
ee Table 35-13
ee Table 35-18
ee Table 35-21
ee Table 35-27
ee Table 35-32
ee Table 35-33
ee Table 35-13
ee Table 35-18
ee Table 35-21
ee Table 35-27
ee Table 35-32
ee Table 35-33
ee Table 35-36
e

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_MCG_RAX	
0FH	See Table 35-36
MSR_MCG_RBP	
0FH	See Table 35-36
MSR_MCG_RBX	
0FH	See Table 35-36
MSR_MCG_RCX	
0FH	See Table 35-36
MSR_MCG_RDI	
0FH	See Table 35-36
MSR_MCG_RDX	
0FH	See Table 35-36
MSR_MCG_RESERVED1 - MSR_MCG_RESERVED5	
OFH	See Table 35-36
MSR_MCG_RFLAGS	
OFH	See Table 35-36
MSR_MCG_RIP	
OFH	See Table 35-36
MSR_MCG_RSI	
OFH	See Table 35-36
MSR_MCG_RSP	
OFH	See Table 35-36
MSR_MISC_FEATURE_CONTROL	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
MSR_MISC_PWR_MGMT	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
MSR_MOB_ESCRO	
0FH	See Table 35-36
MSR_MOB_ESCR1	
0FH	See Table 35-36
MSR_MS_CCCRO	
 0FH	See Table 35-36
MSR_MS_CCCR1	
0FH	See Table 35-36
MSR_MS_CCCR2	
0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location	
MSR_MS_CCCR3		
0FH	See Table 35-36	
MSR_MS_COUNTERO		
0FH	See Table 35-36	
MSR_MS_COUNTER1		
0FH	See Table 35-36	
MSR_MS_COUNTER2		
0FH	See Table 35-36	
MSR_MS_COUNTER3		
0FH	See Table 35-36	
MSR_MS_ESCR0		
0FH	See Table 35-36	
MSR_MS_ESCR1		
0FH	See Table 35-36	
MSR_MTRRCAP		
06_4EH, 06_5EH	See Table Table 35 34	
MSR_OFFCORE_RSP_0		
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11	
06_2AH, 06_2DH	See Table 35-16	
06_57H	See Table 35-35	
MSR_OFFCORE_RSP_1		
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6	
06_25H, 06_2CH	See Table 35-14	
06_2FH	See Table 35-15	
06_2AH, 06_2DH	See Table 35-16	
06_57H	See Table 35-35	
MSR_PCU_PMON_BOX_CTL		
06_2DH	See Table 35-19	
06_3FH	See Table 35-28	
MSR_PCU_PMON_BOX_FILTER		
06_2DH	See Table 35-19	
06_3FH	See Table 35-28	
MSR_PCU_PMON_BOX_STATUS		
06_3EH	See Table 35-23	
06_3FH	See Table 35-28	

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PCU_PMON_CTR0	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_CTR1	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_CTR2	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_CTR3	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_EVNTSEL0	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_EVNTSEL1	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_EVNTSEL2	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PCU_PMON_EVNTSEL3	
06_2DH	. See Table 35-19
06_3FH	. See Table 35-28
MSR_PEBS_ENABLE	
06_0FH, 06_17H	. See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	. See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	. See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	. See Table 35-11
06_2AH, 06_2DH	. See Table 35-16
06_3EH	. See Table 35-23
06_57H	. See Table 35-35
OFH	See Table 35-36
MSR_PEBS_FRONTEND	
 06_4EH, 06_5EH	See Table 35-34
MSR_PEBS_LD_LAT	
 06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06 2AH, 06 2DH	. See Table 35-16

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PEBS_MATRIX_VERT	
0FH	See Table 35-36
MSR_PEBS_NUM_ALT	
06_2DH	See Table 35-18
MSR_PERF_CAPABILITIES	
06_0FH, 06_17H	See Table 35-3
MSR_PERF_FIXED_CTR_CTRL	
06_0FH, 06_17H	See Table 35-3
MSR_PERF_FIXED_CTR0	
06_0FH, 06_17H	See Table 35-3
MSR_PERF_FIXED_CTR1	
06_0FH, 06_17H	See Table 35-3
MSR_PERF_FIXED_CTR2	
06_0FH, 06_17H	See Table 35-3
MSR_PERF_GLOBAL_CTRL	
06_0FH, 06_17H	See Table 35-3
MSR_PERF_GLOBAL_OVF_CTRL	
06_0FH, 06_17H	See Table 35-3
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
MSR_PERF_GLOBAL_STATUS	
06_0FH, 06_17H	See Table 35-3
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
MSR_PERF_STATUS	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_2AH, 06_2DH	See Table 35-16
MSR_PKG_C10_RESIDENCY	
06_45H	See Table 35-25 and Table 35-26
06 4FH	See Table 35-33
MSR_PKG_C2_RESIDENCY	
 06_27H	See Table 35-5
06_57H	
MSR_PKG_C3_RESIDENCY	
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH	See Table 35-11
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	
06_57H	

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PKG_C4_RESIDENCY	
06_27H	. See Table 35-5
MSR_PKG_C6_RESIDENCY	
06_27H	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH	
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	. See Table 35-16
06_57H	. See Table 35-35
MSR_PKG_C7_RESIDENCY	
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH, 06_2FH	. See Table 35-11
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	. See Table 35-16
06_57H	. See Table 35-35
MSR_PKG_C8_RESIDENCY	
06_45H	. See Table 35-26
06_4FH	. See Table 35-33
MSR_PKG_C9_RESIDENCY	
06_45H	. See Table 35-26
06_4FH	. See Table 35-33
MSR_PKG_CST_CONFIG_CONTROL	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	. See Table 35-6
06_4CH	. See Table 35-10
06_1AH, 06_1EH, 06_1FH, 06_2EH	. See Table 35-11
06_2AH, 06_2DH	. See Table 35-16
06_3AH	. See Table 35-20
06_3EH	. See Table 35-21
06_3CH, 06_45H, 06_46H	. See Table 35-25
06_45H	. See Table 35-26
06_3F	. See Table 35-27
06_3DH	. See Table 35-30
06_56H, 06_4FH	. See Table 35-31
06_57H	. See Table 35-35
MSR_PKG_ENERGY_STATUS	
06_37H, 06_4AH, 06_5AH, 06_5DH	. See Table 35-7
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	. See Table 35-16
MSR_PKG_HDC_CONFIG	
 06_4EH, 06_5EH	. See Table 35-34
MSR_PKG_HDC_DEEP_RESIDENCY	
 06_4EH, 06_5EH	. See Table 35-34

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PKG_HDC_SHALLOW_RESIDENCY	
06_4EH, 06_5EH	See Table 35-34
MSR_PKG_PERF_STATUS	
06_2DH	See Table 35-18
06_3EH, 06_3FH	See Table 35-21
06_3CH, 06_45H, 06_46H	See Table 35-25
06_57H	See Table 35-35
MSR_PKG_POWER_INFO	
06_4DH	See Table 35-9
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
06_57H	See Table 35-35
MSR_PKG_POWER_LIMIT	
06_37H, 06_4AH, 06_5AH, 06_5DH	See Table 35-7
06_4DH	See Table 35-9
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
06_57H	See Table 35-35
MSR_PKGC_IRTL1	
06_3CH, 06_45H, 06_46H	See Table 35-24
MSR_PKGC_IRTL2	
06_3CH, 06_45H, 06_46H	See Table 35-24
MSR_PKGC3_IRTL	
06_2AH, 06_2DH	See Table 35-16
MSR_PKGC6_IRTL	
06_2AH, 06_2DH	See Table 35-16
MSR_PKGC7_IRTL	
06_2AH	See Table 35-17
MSR_PLATFORM_BRV	
0FH	See Table 35-36
MSR_PLATFORM_ENERGY_COUNTER	
06_4EH, 06_5EH	See Table 35-34
MSR_PLATFORM_ID	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PLATFORM_INFO	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_3AH	See Table 35-20
06_3EH	See Table 35-21
06_3CH, 06_45H, 06_46H	See Table 35-24 and Table 35-25
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_PLATFORM_POWER_LIMIT	
06_4EH, 06_5EH	See Table 35-34
MSR_PMG_IO_CAPTURE_BASE	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_4CH	See Table 35-10
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_3AH	See Table 35-20
06_3EH	See Table 35-21
06_57H	See Table 35-35
MSR_PMH_ESCR0	
0FH	See Table 35-36
MSR_PMH_ESCR1	
0FH	See Table 35-36
MSR_PMON_GLOBAL_CONFIG	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_PMON_GLOBAL_CTL	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_PMON_GLOBAL_STATUS	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_POWER_CTL	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
MSR_PPO_ENERGY_STATUS	
06_37H, 06_4AH, 06_5AH, 06_5DH	See Table 35-7
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
06 57H	See Table 35-35

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_PP0_POLICY	
06_2AH, 06_45H	See Table 35-17
MSR_PP0_POWER_LIMIT	
06_4CH	See Table 35-10
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
06_57H	See Table 35-35
MSR_PP1_ENERGY_STATUS	
06_2AH, 06_45H	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_PP1_POLICY	
06_2AH, 06_45H	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_PP1_POWER_LIMIT	
06_2AH, 06_45H	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_PPERF	
06_4EH, 06_5EH	See Table 35-34
MSR_PPIN	
06_3EH	See Table 35-21
06_56H, 06_4FH	See Table 35-31
MSR_PPIN_CTL	
06_3EH	See Table 35-21
06_56H, 06_4FH	See Table 35-31
MSR_RO_PMON_BOX_CTRL	
06_2EH	See Table 35-13
MSR_RO_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_RO_PMON_BOX_STATUS	
06_2EH	See Table 35-13
MSR_RO_PMON_CTRO	
06_2EH	See Table 35-13
MSR_RO_PMON_CTR1	
06_2EH	See Table 35-13
MSR_RO_PMON_CTR2	
06_2EH	See Table 35-13
MSR_RO_PMON_CTR3	
06_2EH	See Table 35-13
MSR_RO_PMON_CTR4	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_RO_PMON_CTR5	
06_2EH	See Table 35-13
MSR_RO_PMON_CTR6	
06_2EH	See Table 35-13
MSR_RO_PMON_CTR7	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SELO	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL1	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL2	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL3	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL4	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL5	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL6	
06_2EH	See Table 35-13
MSR_RO_PMON_EVNT_SEL7	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_PO	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P1	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P2	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P3	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P4	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P5	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P6	
06_2EH	See Table 35-13
MSR_RO_PMON_IPERFO_P7	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_RO_PMON_QLX_PO	
06_2EH	See Table 35-13
MSR_RO_PMON_QLX_P1	
06_2EH	See Table 35-13
MSR_RO_PMON_QLX_P2	
06_2EH	See Table 35-13
MSR_RO_PMON_QLX_P3	
06_2EH	See Table 35-13
MSR_R1_PMON_BOX_CTRL	
06_2EH	See Table 35-13
MSR_R1_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_R1_PMON_BOX_STATUS	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR10	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR11	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR12	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR13	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR14	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR15	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR8	
06_2EH	See Table 35-13
MSR_R1_PMON_CTR9	
06_2EH	See Table 35-13
MSR_R1_PMON_EVNT_SEL10	
06_2EH	See Table 35-13
MSR_R1_PMON_EVNT_SEL11	
	See Table 35-13
MSR_R1_PMON_EVNT_SEL12	
06_2EH	See Table 35-13
MSR_R1_PMON_EVNT_SEL13	
	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_R1_PMON_EVNT_SEL14	
06_2EH	See Table 35-13
MSR_R1_PMON_EVNT_SEL15	
06_2EH	See Table 35-13
MSR_R1_PMON_EVNT_SEL8	
06_2EH	See Table 35-13
MSR_R1_PMON_EVNT_SEL9	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P10	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P11	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P12	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P13	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P14	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P15	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P8	
06_2EH	See Table 35-13
MSR_R1_PMON_IPERF1_P9	
06_2EH	See Table 35-13
MSR_R1_PMON_QLX_P4	
06_2EH	See Table 35-13
MSR_R1_PMON_QLX_P5	
06_2EH	See Table 35-13
MSR_R1_PMON_QLX_P6	
06_2EH	See Table 35-13
MSR_R1_PMON_QLX_P7	
06_2EH	See Table 35-13
MSR_RAPL_POWER_UNIT	
06_37H, 06_4AH, 06_5AH, 06_5DH	See Table 35-7
06_4DH	
06_2AH, 06_2DH, 06_3AH, 06_3CH, 06_3EH, 06_3FH, 06_45H, 06_46H	See Table 35-16
06_3FH	See Table 35-27
06_57H	See Table 35-35

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_RAT_ESCR0	
0FH	See Table 35-36
MSR_RAT_ESCR1	
0FH	See Table 35-36
MSR_RING_PERF_LIMIT_REASONS	
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_SO_PMON_BOX_CTRL	
06_2EH	See Table 35-13
06_3FH	See Table 35-28
MSR_SO_PMON_BOX_FILTER	
06_3FH	See Table 35-28
MSR_SO_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13
MSR_SO_PMON_BOX_STATUS	
06_2EH	See Table 35-13
MSR_SO_PMON_CTRO	
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_CTR1	
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_CTR2	
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_CTR3	
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_EVNT_SEL0	
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_EVNT_SEL1	C T.I. 25.42
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_EVNT_SEL2	C T.I. 25.12
06_2EH	
06_3FH	See Table 35-28
MSR_SO_PMON_EVNT_SEL3	C T-U- 2F 42
06_2EH	
06 3FH	See Table 35-78

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_SO_PMON_MASK	
06_2EH	See Table 3!
MSR_SO_PMON_MATCH	
06_2EH	See Table 3!
MSR_S1_PMON_BOX_CTRL	
06_2EH	
06_3FH	See Table 3
MSR_S1_PMON_BOX_FILTER	
06_3FH	See Table 3
MSR_S1_PMON_BOX_OVF_CTRL	
06_2EH	See Table 3!
MSR_S1_PMON_BOX_STATUS	
06_2EH	See Table 3!
MSR_S1_PMON_CTR0	
06_2EH	See Table 3!
06_3FH	See Table 3!
MSR_S1_PMON_CTR1	
06_2EH	See Table 3!
06_3FH	See Table 3!
MSR_S1_PMON_CTR2	
06_2EH	See Table 3
06_3FH	See Table 3
MSR_S1_PMON_CTR3	
06_2EH	See Table 3
06_3FH	See Table 3
MSR_S1_PMON_EVNT_SEL0	
06_2EH	See Table 3
06_3FH	See Table 3!
MSR_S1_PMON_EVNT_SEL1	
06_2EH	See Table 3
06_3FH	See Table 3
MSR_S1_PMON_EVNT_SEL2	
06_2EH	See Table 3
06_3FH	See Table 3
MSR_S1_PMON_EVNT_SEL3	
06_2EH	See Table 3
06_3FH	See Table 3
MSR_S1_PMON_MASK	
06_2EH	See Table 3!

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_S1_PMON_MATCH	
06_2EH	See Table 35-13
MSR_S2_PMON_BOX_CTL	
06_3FH	See Table 35-28
MSR_S2_PMON_BOX_FILTER	
06_3FH	See Table 35-28
MSR_S2_PMON_CTR0	
06_3FH	See Table 35-28
MSR_S2_PMON_CTR1	
06_3FH	See Table 35-28
MSR_S2_PMON_CTR2	
06_3FH	See Table 35-28
MSR_S2_PMON_CTR3	
06_3FH	See Table 35-28
MSR_S2_PMON_EVNTSEL0	
06_3FH	See Table 35-28
MSR_S2_PMON_EVNTSEL1	
06_3FH	See Table 35-28
MSR_S2_PMON_EVNTSEL2	
06_3FH	See Table 35-28
MSR_S2_PMON_EVNTSEL3	
06_3FH	See Table 35-28
MSR_S3_PMON_BOX_CTL	
06_3FH	See Table 35-28
MSR_S3_PMON_BOX_FILTER	
06_3FH	See Table 35-28
MSR_S3_PMON_CTR0	
06_3FH	See Table 35-28
MSR_S3_PMON_CTR1	
06_3FH	See Table 35-28
MSR_S3_PMON_CTR2	
06_3FH	See Table 35-28
MSR_S3_PMON_CTR3	
06_3FH	See Table 35-28
MSR_S3_PMON_EVNTSEL0	
06_3FH	See Table 35-28
MSR_S3_PMON_EVNTSEL1	
06_3FH	See Table 35-28

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_S3_PMON_EVNTSEL2	
06_3FH	See Table 35-28
MSR_S3_PMON_EVNTSEL3	
06_3FH	See Table 35-28
MSR_SAAT_ESCRO	
0FH	See Table 35-36
MSR_SAAT_ESCR1	
0FH	See Table 35-36
MSR_SGXOWNER0	
06_4EH, 06_5EH	See Table 35-34
MSR_SGXOWNER1	
06_4EH, 06_5EH	See Table 35-3
MSR_SMI_COUNT	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-1
06_2AH, 06_2DH	See Table 35-1
06_57H	See Table 35-3
MSR_SMM_BLOCKED	
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_SMM_DELAYED	
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_SMM_FEATURE_CONTROL	
06_3CH, 06_45H, 06_46H	See Table 35-2
MSR_SMM_MCA_CAP	
06_3CH, 06_45H, 06_46H	See Table 35-2
06_3F	See Table 35-2
06_56H, 06_4FH	See Table 35-3
MSR_SMRR_PHYSBASE	
06_0FH, 06_17H	See Table 35-3
MSR_SMRR_PHYSMASK	
06_0FH, 06_17H	See Table 35-3
MSR_SSU_ESCR0	
OFH	See Table 35-30
MSR_TBPU_ESCRO	
 0FH	See Table 35-3
MSR_TBPU_ESCR1	
 0FH	See Table 35-3
MSR_TC_ESCR0	
 0FH	See Table 35-36

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_TC_ESCR1	
0FH	See Table 35-36
MSR_TC_PRECISE_EVENT	
0FH	See Table 35-36
MSR_TEMPERATURE_TARGET	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11
06_2AH, 06_2DH	See Table 35-16
06_3EH	See Table 35-21
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_THERM2_CTL	
06_0FH, 06_17H	See Table 35-3
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	See Table 35-4
0FH	See Table 35-36
06_0EH	See Table 35-39
06_09H	See Table 35-40
MSR_TURBO_ACTIVATION_RATIO	
06_3AH	See Table 35-20
06_3CH, 06_45H, 06_46H	See Table 35-24
06_57H	See Table 35-35
MSR_TURBO_POWER_CURRENT_LIMIT	
06_1AH, 06_1EH, 06_1FH, 06_2EH	See Table 35-11

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_TURBO_RATIO_LIMIT	
06_37H, 06_4AH, 06_4DH, 06_5AH, 06_5DH	See Table 35-6
06_4DH	See Table 35-9
06_1AH, 06_1EH, 06_1FH, 06_2EH, 06_25H, 06_2CH	See Table 35-11
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
06_2EH	See Table 35-13
06_25H, 06_2CH	See Table 35-14
06_2FH	See Table 35-15
06_2AH, 06_45H	See Table 35-17
06_2DH	See Table 35-18
06_3EH	See Table 35-21 a Table 35-23
06_3CH, 06_45H, 06_46H	See Table 35-25
06_3FH	See Table 35-27
06_3DH	See Table 35-30
06_56H, 06_4FH	See Table 35-31
06_57H	See Table 35-35
MSR_TURBO_RATIO_LIMIT1	
06_3EH	See Table 35-21 a Table 35-23
06_3FH	See Table 35-27
06_56H, 06_4FH	See Table 35-31
MSR_TURBO_RATIO_LIMIT2	
06_3FH	See Table 35-27
MSR_TURBO_RATIO_LIMIT3	
06_56H	See Table 35-32
06_4FH	See Table 35-33
MSR_U_PMON_BOX_STATUS	
06_3EH	See Table 35-23
06_3FH	See Table 35-28
MSR_U_PMON_CTR	
 06_2EH	See Table 35-13
MSR_U_PMON_CTR0	
06_2DH	See Table 35-19
06_3FH	
MSR_U_PMON_CTR1	222 22.2 22 20
06_2DH	See Table 35-19
06_3FH	

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_U_PMON_EVNT_SEL	
06_2EH	See Table 35-13
MSR_U_PMON_EVNTSEL0	
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_U_PMON_EVNTSEL1	
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_U_PMON_GLOBAL_CTRL	
06_2EH	See Table 35-13
MSR_U_PMON_GLOBAL_OVF_CTRL	
06_2EH	See Table 35-13
MSR_U_PMON_GLOBAL_STATUS	
06_2EH	See Table 35-13
MSR_U_PMON_UCLK_FIXED_CTL	
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_U_PMON_UCLK_FIXED_CTR	
06_2DH	See Table 35-19
06_3FH	See Table 35-28
MSR_U2L_ESCR0	
0FH	See Table 35-36
MSR_U2L_ESCR1	
0FH	See Table 35-36
MSR_UNC_ARB_PERFCTRO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_ARB_PERFCTR1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_ARB_PERFEVTSEL0	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_ARB_PERFEVTSEL1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_O_PERFCTRO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_UNC_CBO_0_PERFCTR1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_0_PERFEVTSEL0	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_0_PERFEVTSEL1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_1_PERFCTRO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_1_PERFCTR1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_1_PERFEVTSELO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_1_PERFEVTSEL1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_2_PERFCTRO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_2_PERFCTR1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_2_PERFEVTSELO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_2_PERFEVTSEL1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_3_PERFCTRO	
06_2AH	See Table 35-17
06 3CH 06 45H 06 46H	See Table 35-25

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_UNC_CBO_3_PERFCTR1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_3_PERFEVTSELO	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_3_PERFEVTSEL1	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_CBO_CONFIG	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_PERF_FIXED_CTR	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_PERF_FIXED_CTRL	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_PERF_GLOBAL_CTRL	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNC_PERF_GLOBAL_STATUS	
06_2AH	See Table 35-17
06_3CH, 06_45H, 06_46H	See Table 35-25
MSR_UNCORE_ADDR_OPCODE_MATCH	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_FIXED_CTR_CTRL	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_FIXED_CTR0	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERF_GLOBAL_CTRL	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERF_GLOBAL_OVF_CTRL	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERF_GLOBAL_STATUS	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL0	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_UNCORE_PERFEVTSEL1	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL2	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL3	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL4	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL5	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL6	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PERFEVTSEL7	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMCO	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMC1	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMC2	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMC3	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMC4	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMC5	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	
06_2EH	See Table 35-13
MSR_UNCORE_PMC6	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PMC7	
06_1AH, 06_1EH, 06_1FH, 06_25H, 06_2CH	See Table 35-12
MSR_UNCORE_PRMRR_BASE	
06_4EH, 06_5EH	See Table 35-34
MSR_UNCORE_PRMRR_MASK	
06_4EH, 06_5EH	See Table 35-34
MSR_W_PMON_BOX_CTRL	
06_2EH	See Table 35-13
MSR_W_PMON_BOX_OVF_CTRL	
06_2EH	See Table 35-13

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MSR_W_PMON_BOX_STATUS	
06_2EH	. See Table 35-13
MSR_W_PMON_CTR0	
06_2EH	. See Table 35-13
MSR_W_PMON_CTR1	
06_2EH	. See Table 35-13
MSR_W_PMON_CTR2	
06_2EH	. See Table 35-13
MSR_W_PMON_CTR3	
06_2EH	. See Table 35-13
MSR_W_PMON_EVNT_SEL0	
06_2EH	. See Table 35-13
MSR_W_PMON_EVNT_SEL1	
06_2EH	. See Table 35-13
MSR_W_PMON_EVNT_SEL2	
06_2EH	. See Table 35-13
MSR_W_PMON_EVNT_SEL3	
06_2EH	. See Table 35-13
MSR_W_PMON_FIXED_CTR	
06_2EH	. See Table 35-13
MSR_W_PMON_FIXED_CTR_CTL	
06_2EH	. See Table 35-13
MSR_WEIGHTED_CORE_CO	
06_4EH, 06_5EH	See Table 35-34
MTRRfix16K_80000	
06_0EH	. See Table 35-39
P6 Family	. See Table 35-4
MTRRfix16K_A0000	
06_0EH	. See Table 35-39
P6 Family	. See Table 35-4
MTRRfix4K_C0000	
06_0EH	. See Table 35-39
P6 Family	
MTRRfix4K_C8000	
	. See Table 35-39
MTRRfix4K_D0000	
	. See Table 35-39

MSR Name and CPUID DisplayFamily_DisplayModel	Location
MTRRfix4K_D8000	
06_0EH	See Table 35-39
P6 Family	See Table 35-41
MTRRfix4K_E0000	
06_0EH	See Table 35-39
P6 Family	See Table 35-41
MTRRfix4K_E8000	
06_0EH	See Table 35-39
P6 Family	See Table 35-4
MTRRfix4K_F0000	
06_0EH	See Table 35-39
P6 Family	See Table 35-4
MTRRfix4K_F8000	
06_0EH	See Table 35-3
P6 Family	See Table 35-4
MTRRfix64K_00000	
06_0EH	See Table 35-3
P6 Family	See Table 35-4
MTRRphysBase0	
06_0EH	See Table 35-39
P6 Family	See Table 35-4
MTRRphysBase1	
06_0EH	See Table 35-3
MTRRphysBase2	
06_0EH	See Table 35-3
P6 Family	
MTRRphysBase3	300 10010 33 1
06_0EH	See Table 35-3
P6 Family	
MTRRphysBase4	See Table 35 4
06_0EH	Soo Table 35-3
P6 Family	
•	See Table 55-4
MTRRphysBase5	Soo Table 2F 2
06_0EH	
P6 Family	see rable 35-4
MTRRphysBase6	Con Table 25 2
06_0EH	
P6 Family	See Table 35-4

MSR Name	e and CPUID DisplayFamily_DisplayModel	Location
MTRRphys	Base7	
	06_0EH	See Table 35-39
	P6 Family	See Table 35-41
MTRRphys	Mask0	
	06_0EH	See Table 35-39
	P6 Family	See Table 35-41
MTRRphys	Mask1	
	06_0EH	See Table 35-39
	P6 Family	See Table 35-41
MTRRphys	Mask2	
	06_0EH	
	P6 Family	See Table 35-41
MTRRphys	Mask3	
	06_0EH	See Table 35-39
	P6 Family	See Table 35-41
MTRRphys		
	06_0EH	
	P6 Family	See Table 35-41
MTRRphys		
	06_0EH	
	P6 Family	See Table 35-41
MTRRphys		
	06_0EH	
	P6 Family	See Table 35-41
MTRRphys		
	06_0EH	
	P6 Family	See Table 35-41
ROB_CR_B	KUPTMPDR6	
	06_0EH	
	P6 Family	See Table 35-41

30. Updates to Chapter 36, Volume 3C

Change bars show changes to Chapter 36 of the $Intel^{@}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3.

. . .

36.3.5.2 Trace Configuration Context Switch Using XSAVES/XRSTORS

On processors whose XSAVE feature set supports XSAVES and XRSTORS, the Trace configuration state can be saved using XSAVES and restored by XRSTORS, in conjunction with the bit field associated with supervisory state component in IA32_XSS. See Chapter 13, "Managing State Using the XSAVE Feature Set" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

CPUID leaf 0DH enumerates the capabilities of the XSAVE feature set. Within CPUID leaf 0DH, the sub-functions related to supervisor state management of the trace configuration MSRs are shown in Table 36-13 and Table 36-14.

Table 36-13 CPUID Leaf ODH, sub-leaf 1H Enumeration of XSAVE Feature Set

CPUID.(EAX=0DH,ECX=1)		Name	Description Behavior
Register	Bit(s)		
ECX	8	Supervisory Trace Configuration State support in IA32_XSS	If 1, IA32_XSS[bit 8] is supported for supervisor state save/restor using XSAVES/XRSTORS for trace configuration MSR states. Otherwise, IA32_XSS[bit 8] is reserved.
EBX	31:0	Total size of the XSAVE area	Total size of the XSAVE area containing all states enabled by XCR0 IA32_XSS.

Table 36-14 CPUID Leaf 0DH, sub-leaf 8H Enumeration of XSAVE Feature Set

CPUID.(EAX=0DH,ECX=8)		Name	Description Behavior
Register	Bit(s)		
EAX	31:0	Size of Trace Configuration State Save Area	The size in bytes of this component's save area in the XSAVE area (from the offset specified in EBX)
EBX	31:0	Offset of Trace Configuration State Save Area	The offset in bytes of this component's save area from the beginning of the XSAVE area.
ECX	0	Valid	If 1, sub leaf index is valid and maps to IA32_XSS[bit 8]. Otherwise, sub leaf index is invalid.

The layout of the trace configuration component state in the XSAVE area is shown in Table 36-15.1

Table 36-15 Memory Layout of the Trace Configuration State Component

Offset within Component Area	Field	Offset within Component Area	Field
OH	IA32_RTIT_CTL	08H	IA32_RTIT_OUTPUT_BASE
10H	IA32_RTIT_OUTPUT_MASK_PTRS	18H	IA32_RTIT_STATUS
20H	IA32_RTIT_CR3_MATCH	28H	IA32_RTIT_ADDRO_A
30H	IA32_RTIT_ADDR0_B	38H	IA32_RTIT_ADDR1_A
40H	IA32_RTIT_ADDR1_B	48H-End	Reserved

The IA32_XSS MSR is zero coming out of RESET. Once IA32_XSS[bit 8] is set, system software operating at CPL= 0 can use XSAVES/XRSTORS with the appropriate requested-feature bitmap (RFBM) to manage supervisor state

^{1.} Table 36-15 documents support for the MSRs defining address ranges 0 and 1. Processors that provide XSAVE support for Intel Processor Trace support only those address ranges.

...

31. Updates to Chapter 38, Volume 3D

Change bars show changes to Chapter 38 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3D: System Programming Guide, Part 4.

•••

38.9.2.2 Page Fault Error Codes

Table 38-13 contains page fault error code that may be reported in EXINFO.ERRCD.

Table 38-13 Page Fault Error Codes

Name	Bit Position	Description
Р	0	Same as non-SGX page fault exception P flag in Intel Architecture.
W/R	1	Same as non-SGX page fault exception W/R flag.
U/S	2	Always set to 1 (user mode reference).
RSVD	3	Same as non-SGX page fault exception RSVD flag.
I/D	4	Same as non-SGX page fault exception I/D flag.
PK	5	Protection Key induced fault.
RSVD	14:6	Reserved.
SGX	15	EPCM induced fault.
RSVD	31:16	Reserved.

. . .

32. Updates to Appendix B, Volume 3D

Change bars show changes to Appendix B of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3D: System Programming Guide, Part 4.

...

B.1.2 16-Bit Guest-State Fields

A value of 2 in bits 11:10 of an encoding indicates a field in the guest-state area. These fields are distinguished by their index value in bits 9:1. Table B-2 enumerates 16-bit guest-state fields.

Table B-2 Encodings for 16-Bit Guest-State Fields (0000_10xx_xxxx_xxx0B)

Field Name	Index	Encoding
Guest ES selector	00000000B	00000800H

Table B-2 Encodings for 16-Bit Guest-State Fields (0000_10xx_xxxx_xxx0B) (Contd.)

Field Name	Index	Encoding
Guest CS selector	00000001B	00000802H
Guest SS selector	00000010B	00000804H
Guest DS selector	000000011B	00000806H
Guest FS selector	000000100B	00000808H
Guest GS selector	000000101B	0000080AH
Guest LDTR selector	000000110B	0000080CH
Guest TR selector	000000111B	0000080EH
Guest interrupt status ¹	000001000B	00000810H
PML index ²	000001001B	00000812H

NOTES:

- 1. This field exists only on processors that support the 1-setting of the "virtual-interrupt delivery" VM-execution control.
- 2. This field exists only on processors that support the 1-setting of the "enable PML" VM-execution control.

...

B.2.1 64-Bit Control Fields

A value of 0 in bits 11:10 of an encoding indicates a control field. These fields are distinguished by their index value in bits 9:1. Table B-4 enumerates the 64-bit control fields.

Table B-4 Encodings for 64-Bit Control Fields (0010_00xx_xxxx_xxxAb)

Field Name	Index	Encoding
Address of I/O bitmap A (full)	00000000B	00002000H
Address of I/O bitmap A (high)	000000008	00002001H
Address of I/O bitmap B (full)	00000001B	00002002H
Address of I/O bitmap B (high)	000000018	00002003H
Address of MSR bitmaps (full) ¹	00000010B	00002004H
Address of MSR bitmaps (high) ¹	000000108	00002005H
VM-exit MSR-store address (full)	00000011B	00002006H
VM-exit MSR-store address (high)	000000118	00002007H
VM-exit MSR-load address (full)	00000100B	00002008H
VM-exit MSR-load address (high)	000001008	00002009H
VM-entry MSR-load address (full)	0000001010	0000200AH
VM-entry MSR-load address (high)	000000101B	0000200BH
Executive-VMCS pointer (full)	000001100	0000200CH
Executive-VMCS pointer (high)	000000110B	0000200DH
PML address (full) ²	000000111B	0000200EH
PML address (high) ²	000001118	0000200FH

Table B-4 Encodings for 64-Bit Control Fields (0010_00xx_xxxx_xxxAb) (Contd.)

Field Name	Index	Encoding
TSC offset (full)	000001000B	00002010H
TSC offset (high)	000001000B	00002011H
Virtual-APIC address (full) ³	000001001D	00002012H
Virtual-APIC address (high) ³	000001001B	00002013H
APIC-access address (full) ⁴	000001010D	00002014H
APIC-access address (high) ⁴	000001010B	00002015H
Posted-interrupt descriptor address (full) ⁵	000001011D	00002016H
Posted-interrupt descriptor address (high) ⁵	000001011B	00002017H
VM-function controls (full) ⁶	0000011000	00002018H
VM-function controls (high) ⁶	000001100B	00002019H
EPT pointer (EPTP; full) ⁷	000001101B	0000201AH
EPT pointer (EPTP; high) ⁷	0000011018	0000201BH
EOI-exit bitmap 0 (EOI_EXIT0; full) ⁸	0000011100	0000201CH
EOI-exit bitmap 0 (EOI_EXIT0; high) ⁸	000001110B	0000201DH
EOI-exit bitmap 1 (EOI_EXIT1; full) ⁸	0000011110	0000201EH
EOI-exit bitmap 1 (EOI_EXIT1; high) ⁸		0000201FH
EOI-exit bitmap 2 (EOI_EXIT2; full) ⁸	000010000B	00002020H
EOI-exit bitmap 2 (EOI_EXIT2; high) ⁸	0000100008	00002021H
EOI-exit bitmap 3 (EOI_EXIT3; full) ⁸	000010001B	00002022H
EOI-exit bitmap 3 (EOI_EXIT3; high) ⁸	0000100018	00002023H
EPTP-list address (full) ⁹	0000100100	00002024H
EPTP-list address (high) ⁹	000010010B	00002025H
VMREAD-bitmap address (full) ¹⁰	000010011P	00002026H
VMREAD-bitmap address (high) ¹⁰	000010011B	00002027H
VMWRITE-bitmap address (full) ¹⁰	0000101000	00002028H
VMWRITE-bitmap address (high) ¹⁰	000010100B	00002029H
Virtualization-exception information address (full) ¹¹	0000101010	0000202AH
Virtualization-exception information address (high) ¹¹	000010101B	0000202BH
XSS-exiting bitmap (full) ¹²	0000101100	0000202CH
XSS-exiting bitmap (high) ¹²	000010110B	0000202DH
TSC multiplier (full) ¹³	0000110010	00002032H
TSC multiplier (high) ¹³	000011001B	00002033H

NOTES:

- 2. This field exists only on processors that support either the 1-setting of the "enable PML" VM-execution control.
- 3. This field exists only on processors that support either the 1-setting of the "use TPR shadow" VM-execution control.

^{1.} This field exists only on processors that support the 1-setting of the "use MSR bitmaps" VM-execution control.

- 4. This field exists only on processors that support the 1-setting of the "virtualize APIC accesses" VM-execution control.
- 5. This field exists only on processors that support the 1-setting of the "process posted interrupts" VM-execution control.
- 6. This field exists only on processors that support the 1-setting of the "enable VM functions" VM-execution control.
- 7. This field exists only on processors that support the 1-setting of the "enable EPT" VM-execution control.
- 8. This field exists only on processors that support the 1-setting of the "virtual-interrupt delivery" VM-execution control.
- 9. This field exists only on processors that support the 1-setting of the "EPTP switching" VM-function control.
- 10. This field exists only on processors that support the 1-setting of the "VMCS shadowing" VM-execution control.
- 11. This field exists only on processors that support the 1-setting of the "EPT-violation #VE" VM-execution control.
- 12. This field exists only on processors that support the 1-setting of the "enable XSAVES/XRSTORS" VM-execution control.
- 13. This field exists only on processors that support the 1-setting of the "use TSC scaling" VM-execution control.

...

33. Updates to Appendix C, Volume 3D

Change bars show changes to Appendix C of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3D: System Programming Guide, Part 4.

...

Every VM exit writes a 32-bit exit reason to the VMCS (see Section 24.9.1). Certain VM-entry failures also do this (see Section 26.7). The low 16 bits of the exit-reason field form the basic exit reason which provides basic information about the cause of the VM exit or VM-entry failure.

Table C-1 lists values for basic exit reasons and explains their meaning. Entries apply to VM exits, unless otherwise noted.

Table C-1 Basic Exit Reasons

Basic Exit Reason	Description
0	Exception or non-maskable interrupt (NMI). Either:
	1: Guest software caused an exception and the bit in the exception bitmap associated with exception's vector was 1. 2: An NMI was delivered to the logical processor and the "NMI exiting" VM-execution control was 1. This case includes executions of BOUND that cause #BR, executions of INT3 (they cause #BP), executions of INTO that cause #OF, and executions of UD2 (they cause #UD).
1	External interrupt. An external interrupt arrived and the "external-interrupt exiting" VM-execution control was 1.
2	Triple fault. The logical processor encountered an exception while attempting to call the double-fault handler and that exception did not itself cause a VM exit due to the exception bitmap.
3	INIT signal. An INIT signal arrived
4	Start-up IPI (SIPI). A SIPI arrived while the logical processor was in the "wait-for-SIPI" state.
5	I/O system-management interrupt (SMI). An SMI arrived immediately after retirement of an I/O instruction and caused an SMM VM exit (see Section 34.15.2).
6	Other SMI. An SMI arrived and caused an SMM VM exit (see Section 34.15.2) but not immediately after retirement of an I/O instruction.
7	Interrupt window. At the beginning of an instruction, RFLAGS.IF was 1; events were not blocked by STI or by MOV SS; and the "interrupt-window exiting" VM-execution control was 1.
8	NMI window. At the beginning of an instruction, there was no virtual-NMI blocking; events were not blocked by MOV SS; and the "NMI-window exiting" VM-execution control was 1.

Table C-1 Basic Exit Reasons (Contd.)

Basic Exit Reason	Description	
9	Task switch. Guest software attempted a task switch.	
10	CPUID. Guest software attempted to execute CPUID.	
11	GETSEC. Guest software attempted to execute GETSEC.	
12	HLT. Guest software attempted to execute HLT and the "HLT exiting" VM-execution control was 1.	
13	INVD. Guest software attempted to execute INVD.	
14	INVLPG. Guest software attempted to execute INVLPG and the "INVLPG exiting" VM-execution control was 1.	
15	RDPMC. Guest software attempted to execute RDPMC and the "RDPMC exiting" VM-execution control was 1.	
16	RDTSC. Guest software attempted to execute RDTSC and the "RDTSC exiting" VM-execution control was 1.	
17	RSM. Guest software attempted to execute RSM in SMM.	
18	VMCALL. VMCALL was executed either by guest software (causing an ordinary VM exit) or by the executive monitor (causing an SMM VM exit; see Section 34.15.2).	
19	VMCLEAR. Guest software attempted to execute VMCLEAR.	
20	VMLAUNCH. Guest software attempted to execute VMLAUNCH.	
21	VMPTRLD. Guest software attempted to execute VMPTRLD.	
22	VMPTRST. Guest software attempted to execute VMPTRST.	
23	VMREAD. Guest software attempted to execute VMREAD.	
24	VMRESUME. Guest software attempted to execute VMRESUME.	
25	VMWRITE. Guest software attempted to execute VMWRITE.	
26	VMXOFF. Guest software attempted to execute VMXOFF.	
27	VMXON. Guest software attempted to execute VMXON.	
28	Control-register accesses. Guest software attempted to access CRO, CR3, CR4, or CR8 using CLTS, LMSW, or MOV CR and the VM-execution control fields indicate that a VM exit should occur (see Section 25.1 for details). This basic exit reason is not used for trap-like VM exits following executions of the MOV to CR8 instruction when the "use TPR shadow" VM-execution control is 1.	
29	MOV DR. Guest software attempted a MOV to or from a debug register and the "MOV-DR exiting" VM-execution control was 1.	
30	I/O instruction. Guest software attempted to execute an I/O instruction and either:	
	 The "use I/O bitmaps" VM-execution control was 0 and the "unconditional I/O exiting" VM-execution control was 1. The "use I/O bitmaps" VM-execution control was 1 and a bit in the I/O bitmap associated with one of the ports accessed by the I/O instruction was 1. 	
31	RDMSR. Guest software attempted to execute RDMSR and either:	
	 The "use MSR bitmaps" VM-execution control was 0. The value of RCX is neither in the range 00000000H - 00001FFFH nor in the range C0000000H - C0001FFFH. The value of RCX was in the range 00000000H - 00001FFFH and the nth bit in read bitmap for low MSRs is 1, where n was the value of RCX. The value of RCX is in the range C0000000H - C0001FFFH and the nth bit in read bitmap for high MSRs is 1, where n is the value of RCX & 00001FFFH. 	

Table C-1 Basic Exit Reasons (Contd.)

Basic Exit Reason	Description
32	WRMSR. Guest software attempted to execute WRMSR and either:
	 The "use MSR bitmaps" VM-execution control was 0. The value of RCX is neither in the range 00000000H - 00001FFFH nor in the range C0000000H - C0001FFFH. The value of RCX was in the range 00000000H - 00001FFFH and the nth bit in write bitmap for low MSRs is 1, where n was the value of RCX.
	4: The value of RCX is in the range C0000000H – C0001FFFH and the n^{th} bit in write bitmap for high MSRs is 1, where n is the value of RCX & 00001FFFH.
33	VM-entry failure due to invalid guest state. A VM entry failed one of the checks identified in Section 26.3.1.
34	VM-entry failure due to MSR loading. A VM entry failed in an attempt to load MSRs. See Section 26.4.
36	MWAIT. Guest software attempted to execute MWAIT and the "MWAIT exiting" VM-execution control was 1.
37	Monitor trap flag. A VM entry occurred due to the 1-setting of the "monitor trap flag" VM-execution control and injection of an MTF VM exit as part of VM entry. See Section 25.5.2.
39	MONITOR. Guest software attempted to execute MONITOR and the "MONITOR exiting" VM-execution control was 1.
40	PAUSE. Either guest software attempted to execute PAUSE and the "PAUSE exiting" VM-execution control was 1 or the "PAUSE-loop exiting" VM-execution control was 1 and guest software executed a PAUSE loop with execution time exceeding PLE_Window (see Section 25.1.3).
41	VM-entry failure due to machine-check event. A machine-check event occurred during VM entry (see Section 26.8).
43	TPR below threshold. The logical processor determined that the value of bits 7:4 of the byte at offset 080H on the virtual-APIC page was below that of the TPR threshold VM-execution control field while the "use TPR shadow" VM-execution control was 1 either as part of TPR virtualization (Section 29.1.2) or VM entry (Section 26.6.7).
44	APIC access. Guest software attempted to access memory at a physical address on the APIC-access page and the "virtualize APIC accesses" VM-execution control was 1 (see Section 29.4).
45	Virtualized EOI. EOI virtualization was performed for a virtual interrupt whose vector indexed a bit set in the EOI-exit bitmap.
46	Access to GDTR or IDTR. Guest software attempted to execute LGDT, LIDT, SGDT, or SIDT and the "descriptor-table exiting" VM-execution control was 1.
47	Access to LDTR or TR. Guest software attempted to execute LLDT, LTR, SLDT, or STR and the "descriptor-table exiting" VM-execution control was 1.
48	EPT violation. An attempt to access memory with a guest-physical address was disallowed by the configuration of the EPT paging structures.
49	EPT misconfiguration. An attempt to access memory with a guest-physical address encountered a misconfigured EPT paging-structure entry.
50	INVEPT. Guest software attempted to execute INVEPT.
51	RDTSCP. Guest software attempted to execute RDTSCP and the "enable RDTSCP" and "RDTSC exiting" VM-execution controls were both 1.
52	VMX-preemption timer expired. The preemption timer counted down to zero.
53	INVVPID. Guest software attempted to execute INVVPID.
54	WBINVD. Guest software attempted to execute WBINVD and the "WBINVD exiting" VM-execution control was 1.
55	XSETBV. Guest software attempted to execute XSETBV.
56	APIC write. Guest software completed a write to the virtual-APIC page that must be virtualized by VMM software (see Section 29.4.3.3).
57	RDRAND. Guest software attempted to execute RDRAND and the "RDRAND exiting" VM-execution control was 1.

Table C-1 Basic Exit Reasons (Contd.)

Basic Exit Reason	Description
58	INVPCID. Guest software attempted to execute INVPCID and the "enable INVPCID" and "INVLPG exiting" VM-execution controls were both 1.
59	VMFUNC. Guest software invoked a VM function with the VMFUNC instruction and the VM function either was not enabled or generated a function-specific condition causing a VM exit.
61	RDSEED. Guest software attempted to execute RDSEED and the "RDSEED exiting" VM-execution control was 1.
62	Page-modification log full. The processor attempted to create a page-modification log entry and the value of the PML index was not in the range 0-511.
63	XSAVES. Guest software attempted to execute XSAVES, the "enable XSAVES/XRSTORS" was 1, and a bit was set in the logical-AND of the following three values: EDX:EAX, the IA32_XSS MSR, and the XSS-exiting bitmap.
64	XRSTORS. Guest software attempted to execute XRSTORS, the "enable XSAVES/XRSTORS" was 1, and a bit was set in the logical-AND of the following three values: EDX:EAX, the IA32_XSS MSR, and the XSS-exiting bitmap.

. . .