

Intel[®] 64 and IA-32 Architectures Software Developer's Manual

Documentation Changes

June 2024

Notice: The Intel[®] 64 and IA-32 architectures may contain design defects or errors known as errata that may cause the product to deviate from published specifications. Current characterized errata are documented in the specification updates.

Document Number: 252046-076

Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Your costs and results may vary.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

All product plans and roadmaps are subject to change without notice.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that a) you may publish an unmodified copy and b) code included in this document is licensed subject to the Zero-Clause BSD open source license (OBSD), https://opensource.org/licenses/0BSD. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

 \bigcirc Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



Contents

Revision History	 	 •		 •		 •	•				•		•	 . 4
Preface	 	 •					•				•		•	 . 7
Summary Tables of Changes		 •	 •				•				•		•	 . 8
Documentation Changes	 	 •	 •	 •	 •	 •	•	 •		•	•	• •	•	 . 9

Revision	Description	Date
-001	Initial release	November 2002
-002	 Added 1-10 Documentation Changes. Removed old Documentation Changes items that already have been incorporated in the published Software Developer's manual 	December 2002
-003	 Added 9 -17 Documentation Changes. Removed Documentation Change #6 - References to bits Gen and Len Deleted. Removed Documentation Change #4 - VIF Information Added to CLI Discussion 	February 2003
-004	Removed Documentation changes 1-17.Added Documentation changes 1-24.	June 2003
-005	Removed Documentation Changes 1-24.Added Documentation Changes 1-15.	September 2003
-006	Added Documentation Changes 16- 34.	November 2003
-007	Updated Documentation changes 14, 16, 17, and 28.Added Documentation Changes 35-45.	January 2004
-008	Removed Documentation Changes 1-45.Added Documentation Changes 1-5.	March 2004
-009	Added Documentation Changes 7-27.	May 2004
-010	Removed Documentation Changes 1-27.Added Documentation Changes 1.	August 2004
-011	Added Documentation Changes 2-28.	November 2004
-012	Removed Documentation Changes 1-28.Added Documentation Changes 1-16.	March 2005
-013	 Updated title. There are no Documentation Changes for this revision of the document. 	July 2005
-014	Added Documentation Changes 1-21.	September 2005
-015	Removed Documentation Changes 1-21.Added Documentation Changes 1-20.	March 9, 2006
-016	Added Documentation changes 21-23.	March 27, 2006
-017	Removed Documentation Changes 1-23.Added Documentation Changes 1-36.	September 2006
-018	Added Documentation Changes 37-42.	October 2006
-019	Removed Documentation Changes 1-42.Added Documentation Changes 1-19.	March 2007
-020	Added Documentation Changes 20-27.	May 2007
-021	Removed Documentation Changes 1-27.Added Documentation Changes 1-6	November 2007
-022	Removed Documentation Changes 1-6Added Documentation Changes 1-6	August 2008
-023	 Removed Documentation Changes 1-6 Added Documentation Changes 1-21 	March 2009

Revision	Description	Date
-024	Removed Documentation Changes 1-21Added Documentation Changes 1-16	June 2009
-025	Removed Documentation Changes 1-16Added Documentation Changes 1-18	September 2009
-026	Removed Documentation Changes 1-18Added Documentation Changes 1-15	December 2009
-027	Removed Documentation Changes 1-15Added Documentation Changes 1-24	March 2010
-028	Removed Documentation Changes 1-24Added Documentation Changes 1-29	June 2010
-029	Removed Documentation Changes 1-29Added Documentation Changes 1-29	September 2010
-030	Removed Documentation Changes 1-29Added Documentation Changes 1-29	January 2011
-031	Removed Documentation Changes 1-29Added Documentation Changes 1-29	April 2011
-032	Removed Documentation Changes 1-29Added Documentation Changes 1-14	May 2011
-033	Removed Documentation Changes 1-14Added Documentation Changes 1-38	October 2011
-034	Removed Documentation Changes 1-38Added Documentation Changes 1-16	December 2011
-035	Removed Documentation Changes 1-16Added Documentation Changes 1-18	March 2012
-036	Removed Documentation Changes 1-18Added Documentation Changes 1-17	May 2012
-037	Removed Documentation Changes 1-17Added Documentation Changes 1-28	August 2012
-038	Removed Documentation Changes 1-28Add Documentation Changes 1-22	January 2013
-039	Removed Documentation Changes 1-22Add Documentation Changes 1-17	June 2013
-040	Removed Documentation Changes 1-17Add Documentation Changes 1-24	September 2013
-041	Removed Documentation Changes 1-24Add Documentation Changes 1-20	February 2014
-042	Removed Documentation Changes 1-20Add Documentation Changes 1-8	February 2014
-043	Removed Documentation Changes 1-8Add Documentation Changes 1-43	June 2014
-044	Removed Documentation Changes 1-43Add Documentation Changes 1-12	September 2014
-045	Removed Documentation Changes 1-12Add Documentation Changes 1-22	January 2015
-046	Removed Documentation Changes 1-22Add Documentation Changes 1-25	April 2015
-047	Removed Documentation Changes 1-25Add Documentation Changes 1-19	June 2015

Revision	Description	Date
-048	 Removed Documentation Changes 1-19 Add Documentation Changes 1-33 	September 2015
-049	Removed Documentation Changes 1-33Add Documentation Changes 1-33	December 2015
-050	Removed Documentation Changes 1-33Add Documentation Changes 1-9	April 2016
-051	Removed Documentation Changes 1-9Add Documentation Changes 1-20	June 2016
-052	Removed Documentation Changes 1-20Add Documentation Changes 1-22	September 2016
-053	Removed Documentation Changes 1-22Add Documentation Changes 1-26	December 2016
-054	Removed Documentation Changes 1-26Add Documentation Changes 1-20	March 2017
-055	Removed Documentation Changes 1-20Add Documentation Changes 1-28	July 2017
-056	Removed Documentation Changes 1-28Add Documentation Changes 1-18	October 2017
-057	Removed Documentation Changes 1-18Add Documentation Changes 1-29	December 2017
-058	Removed Documentation Changes 1-29Add Documentation Changes 1-17	March 2018
-059	Removed Documentation Changes 1-17Add Documentation Changes 1-24	May 2018
-060	Removed Documentation Changes 1-24Add Documentation Changes 1-23	November 2018
-061	Removed Documentation Changes 1-23Add Documentation Changes 1-21	January 2019
-062	Removed Documentation Changes 1-21Add Documentation Changes 1-28	May 2019
-063	Removed Documentation Changes 1-28Add Documentation Changes 1-34	October 2019
-064	Removed Documentation Changes 1-34Add Documentation Changes 1-36	May 2020
-065	Removed Documentation Changes 1-36Add Documentation Changes 1-31	November 2020
-066	Removed Documentation Changes 1-31Add Documentation Changes 1-24	April 2021
-067	Removed Documentation Changes 1-24Add Documentation Changes 1-30	June 2021
-068	Removed Documentation Changes 1-30Add Documentation Changes 1-29	December 2021
-069	Removed Documentation Changes 1-29Add Documentation Changes 1-18	April 2022
-070	Removed Documentation Changes 1-18Add Documentation Changes 1-41	December 2022
-071	 Removed Documentation Changes 1-41 Add Documentation Changes 1-23 	March 2023



Revision	Description	Date
-072	Removed Documentation Changes 1-23Add Documentation Changes 1-19	June 2023
-073	Removed Documentation Changes 1-19Add Documentation Changes 1-19	September 2023
-074	Removed Documentation Changes 1-19Add Documentation Changes 1-20	December 2023
-075	Removed Documentation Changes 1-20Add Documentation Changes 1-20	March 2024
-076	Removed Documentation Changes 1-20Add Documentation Changes 1-8	June 2024

§





This document is an update to the specifications contained in the Affected Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Affected Documents

Document Title	Document Number/ Location
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture	253665
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-L	253666
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference, M-U	253667
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2C: Instruction Set Reference, V	326018
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2D: Instruction Set Reference, W-Z	334569
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1	253668
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2	253669
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3	326019
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D: System Programming Guide, Part 4	332831
Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model Specific Registers	335592

Nomenclature

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Summary Tables of Changes

The following table indicates documentation changes which apply to the $Intel^{(R)}$ 64 and IA-32 architectures. This table uses the following notations:

Codes Used in Summary Tables

A violet change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.

Documentation Changes

No.	DOCUMENTATION CHANGES
1	Updates to Chapter 1, Volume 2A
2	Updates to Chapter 3, Volume 2A
3	Updates to Chapter 1, Volume 3A
4	Updates to Chapter 15, Volume 3B
5	Updates to Chapter 30, Volume 3C
6	Updates to Chapter 33, Volume 3C
7	Updates to Chapter 1, Volume 4
8	Updates to Chapter 2, Volume 4

Documentation Changes

Changes to the Intel[®] 64 and IA-32 Architectures Software Developer's Manual volumes follow, and are listed by chapter. Only chapters with changes are included in this document.

1. Updates to Chapter 1, Volume 2A

Change bars and violet text show changes to Chapter 1 of the *Intel*[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference, A-L.

Changes to this chapter:

• Removed redundant information that consisted of repeated text regarding notational conventions and related literature. This information remains in Chapter 1 of Volume 1.

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D: Instruction Set Reference (order numbers 253666, 253667, 326018, and 334569), is part of a set that describes the architecture and programming environment of all Intel 64 and IA-32 architecture processors. Other volumes in this set are:

- The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture (Order Number 253665).
- The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D: System Programming Guide (order numbers 253668, 253669, 326019, and 332831).
- The Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model-Specific Registers (order number 335592).

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1, describes the basic architecture and programming environment of Intel 64 and IA-32 processors. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D, describes the instruction set of the processor and the opcode structure. These volumes apply to application programmers and to programmers who write operating systems or executives. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D, describes the operating-system support environment of Intel 64 and IA-32 processors. These volumes target operating-system and BIOS designers. In addition, the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, addresses the programming environment for classes of software that host operating systems. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4, describes the model-specific registers of Intel 64 and IA-32 processors.

1.1 OVERVIEW OF VOLUME 2A, 2B, 2C, AND 2D: INSTRUCTION SET REFERENCE

A description of Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D, content follows:

Chapter 1 — About This Manual. Gives an overview of all volumes of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, with chapter-specific details for the current volume.

Chapter 2 — **Instruction Format.** Describes the machine-level instruction format used for all IA-32 instructions and gives the allowable encodings of prefixes, the operand-identifier byte (ModR/M byte), the addressing-mode specifier byte (SIB byte), and the displacement and immediate bytes.

Chapter 3 — **Instruction Set Reference, A-L.** Describes Intel 64 and IA-32 instructions in detail, including an algorithmic description of operations, the effect on flags, the effect of operand- and address-size attributes, and the exceptions that may be generated. The instructions are arranged in alphabetical order. General-purpose, x87 FPU, Intel MMX[™] technology, SSE/SSE2/SSE3/SSE4 extensions, and system instructions are included.

Chapter 4 — **Instruction Set Reference, M-U.** Continues the description of Intel 64 and IA-32 instructions started in Chapter 3. It starts Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B.

Chapter 5 — **Instruction Set Reference, V.** Continues the description of Intel 64 and IA-32 instructions started in chapters 3 and 4. This chapter starts Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2C.

Chapter 6 — **Instruction Set Reference, W-Z.** Continues the description of Intel 64 and IA-32 instructions started in chapters 3, 4, and 5. It provides the balance of the alphabetized list of instructions and starts Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2D.

Chapter 7 — **Safer Mode Extensions Reference.** Describes the safer mode extensions (SMX). SMX is intended for a system executive to support launching a measured environment in a platform where the identity of the software controlling the platform hardware can be measured for the purpose of making trust decisions.

Chapter 8— Instruction Set Reference Unique to Intel® Xeon Phi[™] Processors. Describes the instruction set that is unique to Intel® Xeon Phi[™] processors based on the Knights Landing and Knights Mill microarchitectures. The set is not supported in any other Intel processors.

Appendix A — **Opcode Map.** Gives an opcode map for the IA-32 instruction set.

Appendix B — **Instruction Formats and Encodings.** Gives the binary encoding of each form of each IA-32 instruction.

Appendix C — Intel[®] C/C++ Compiler Intrinsics and Functional Equivalents. Lists the Intel[®] C/C++ compiler intrinsics and their assembly code equivalents for each of the IA-32 MMX and SSE/SSE2/SSE3 instructions.

2. Updates to Chapter 3, Volume 2A

Change bars and violet text show changes to Chapter 3 of the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A:* Instruction Set Reference, A-L.

Changes to this chapter:

- Updated CPUID Leaf 06H, EAX bit 18 to align with text used in Volume 3, Chapter 15. The previous wording was causing confusion for some readers.
- Added the field name and definition of CPUID Leaf 06H, EAX bit 22.
- Updated CPUID Leaf 07H, Subleaf 2, to add enumeration for MONITOR_MITG_NO.
- Typo corrections as necessary.

CPUID—CPU Identification

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF A2	CPUID	ZO	Valid	Valid	Returns processor identification and feature information to the EAX, EBX, ECX, and EDX registers, as determined by input entered in EAX (in some cases, ECX as well).

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ZO	N/A	N/A	N/A	N/A

Description

The ID flag (bit 21) in the EFLAGS register indicates support for the CPUID instruction. If a software procedure can set and clear this flag, the processor executing the procedure supports the CPUID instruction. This instruction operates the same in non-64-bit modes and 64-bit mode.

CPUID returns processor identification and feature information in the EAX, EBX, ECX, and EDX registers.¹ The instruction's output is dependent on the contents of the EAX register upon execution (in some cases, ECX as well). For example, the following pseudocode loads EAX with 00H and causes CPUID to return a Maximum Return Value and the Vendor Identification String in the appropriate registers:

Mov Eax, ooh Cpuid

Table 3-17 shows information returned, depending on the initial value loaded into the EAX register.

Two types of information are returned: basic and extended function information. If a value entered for CPUID.EAX is higher than the maximum input value for basic or extended function for that processor then the data for the highest basic information leaf is returned. For example, using some Intel processors, the following is true:

CPUID.EAX = 05H (* Returns MONITOR/MWAIT leaf. *) CPUID.EAX = 0AH (* Returns Architectural Performance Monitoring leaf. *) CPUID.EAX = 0BH (* Returns Extended Topology Enumeration leaf. *)² CPUID.EAX = 1FH (* Returns V2 Extended Topology Enumeration leaf. *)² CPUID.EAX = 8000008H (* Returns linear/physical address size data. *) CPUID.EAX = 8000000AH (* INVALID: Returns same information as CPUID.EAX = 0BH. *)

If a value entered for CPUID.EAX is less than or equal to the maximum input value and the leaf is not supported on that processor then 0 is returned in all the registers.

When CPUID returns the highest basic leaf information as a result of an invalid input EAX value, any dependence on input ECX value in the basic leaf is honored.

CPUID can be executed at any privilege level to serialize instruction execution. Serializing instruction execution guarantees that any modifications to flags, registers, and memory for previous instructions are completed before the next instruction is fetched and executed.

See also:

"Serializing Instructions" in Chapter 9, "Multiple-Processor Management," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

"Caching Translation Information" in Chapter 4, "Paging," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

^{1.} On Intel 64 processors, CPUID clears the high 32 bits of the RAX/RBX/RCX/RDX registers in all modes.

^{2.} CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends first checking for the existence of CPUID leaf 1FH before using leaf 0BH.

Initial EAX Value		Information Provided about the Processor
	Basic Cl	PUID Information
0H	EAX	Maximum Input Value for Basic CPUID Information.
	EBX	"Genu"
	ECX	"ntel"
	EDX	"inel"
01H	EAX	Version Information: Type, Family, Model, and Stepping ID (see Figure 3-6).
	EBX	Bits 07-00: Brand Index. Bits 15-08: CLFLUSH line size (Value * 8 = cache line size in bytes; used also by CLFLUSHOPT). Bits 23-16: Maximum number of addressable IDs for logical processors in this physical package*. Bits 31-24: Initial APIC ID**.
	ECX	Feature Information (see Figure 3-7 and Table 3-19).
	EDX	Feature Information (see Figure 3-8 and Table 3-20).
		 NOTES: * The nearest power-of-2 integer that is not smaller than EBX[23:16] is the number of unique initial APIC IDs reserved for addressing different logical processors in a physical package. This field is only valid if CPUID.1.EDX.HTT[bit 28]= 1. ** The 8-bit initial APIC ID in EBX[31:24] is replaced by the 32-bit x2APIC ID, available in Leaf OBH and Logf 15H
0211		Leaf 1FH.
02H	EAX	Cache and TLB Information (see Table 3-21).
	EBX	Cache and TLB Information.
	ECX	Cache and TLB Information.
0211	EDX	Cache and TLB Information.
03H	EAX	Reserved.
	EBX	Reserved.
	ECX	Bits 00-31 of 96-bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)
	EDX	Bits 32-63 of 96-bit processor serial number. (Available in Pentium III processor only; otherwise, the value in this register is reserved.)
		NOTES: Processor serial number (PSN) is not supported in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature.
CPUID le	eaves abo	ve 2 and below 80000000H are visible only when IA32_MISC_ENABLE[bit 22] has its default value of 0.
	Determ	inistic Cache Parameters Leaf (Initial EAX Value = 04H)
04H		NOTES: Leaf 04H output depends on the initial value in ECX.* See also: "INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level" on page 251.
	EAX	Bits 04-00: Cache Type Field. 0 = Null - No more caches. 1 = Data Cache. 2 = Instruction Cache. 3 = Unified Cache. 4-31 = Reserved.

Initial EAX Value		Information Provided about the Processor
		Bits 07-05: Cache Level (starts at 1). Bit 08: Self Initializing cache level (does not need SW initialization). Bit 09: Fully Associative cache.
		Bits 13-10: Reserved. Bits 25-14: Maximum number of addressable IDs for logical processors sharing this cache**, ***. Bits 31-26: Maximum number of addressable IDs for processor cores in the physical package**, ****, *****.
	EBX	Bits 11-00: L = System Coherency Line Size**. Bits 21-12: P = Physical Line partitions**. Bits 31-22: W = Ways of associativity**.
	ECX	Bits 31-00: S = Number of Sets**.
	EDX	 Bit 00: Write-Back Invalidate/Invalidate. 0 = WBINVD/INVD from threads sharing this cache acts upon lower level caches for threads sharing this cache. 1 = WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache.
		 Bit 01: Cache Inclusiveness. 0 = Cache is not inclusive of lower cache levels. 1 = Cache is inclusive of lower cache levels. Bit 02: Complex Cache Indexing. 0 = Direct mapped cache. 1 = A complex function is used to index the cache, potentially using all address bits. Bits 31-03: Reserved = 0.
		NOTES: * If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n+1 is invalid if sub- leaf n returns EAX[4:0] as 0. ** Add one to the return value to get the result.
		***The nearest power-of-2 integer that is not smaller than (1 + EAX[25:14]) is the number of unique ini- tial APIC IDs reserved for addressing different logical processors sharing this cache.
		**** The nearest power-of-2 integer that is not smaller than (1 + EAX[31:26]) is the number of unique Core_IDs reserved for addressing different processor cores in a physical package. Core ID is a subset of bits of the initial APIC ID.
		***** The returned value is constant for valid initial values in ECX. Valid ECX values start from 0.
	MONITO	R/MWAIT Leaf (Initial EAX Value = 05H)
05H	EAX	Bits 15-00: Smallest monitor-line size in bytes (default is processor's monitor granularity). Bits 31-16: Reserved = 0.
	EBX	Bits 15-00: Largest monitor-line size in bytes (default is processor's monitor granularity). Bits 31-16: Reserved = 0.
	ECX	Bit 00: Enumeration of Monitor-Mwait extensions (beyond EAX and EBX registers) supported.
		Bit 01: Supports treating interrupts as break-event for MWAIT, even when interrupts disabled.
		Bits 31-02: Reserved.
	EDX	Bits 03-00: Number of C0* sub C-states supported using MWAIT. Bits 07-04: Number of C1* sub C-states supported using MWAIT. Bits 11-08: Number of C2* sub C-states supported using MWAIT. Bits 15-12: Number of C3* sub C-states supported using MWAIT. Bits 19-16: Number of C4* sub C-states supported using MWAIT. Bits 23-20: Number of C5* sub C-states supported using MWAIT. Bits 27-24: Number of C6* sub C-states supported using MWAIT. Bits 31-28: Number of C7* sub C-states supported using MWAIT.

Initial EAX Value			
		 NOTE: * The definition of C0 through C7 states for MWAIT extension are processor-specific C-states, not ACPI C-states. 	
	Thermal	and Power Management Leaf (Initial EAX Value = 06H)	
06H	EAX	Bit 00: Digital temperature sensor is supported if set. Bit 01: Intel Turbo Boost Technology available (see description of IA32_MISC_ENABLE[38]). Bit 02: ARAT. APIC-Timer-always-running feature is supported if set. Bit 03: Reserved. Bit 04: PLN. Power limit notification controls are supported if set. Bit 05: ECMD. Clock modulation duty cycle extension is supported if set. Bit 06: PTM. Package thermal management is supported if set. Bit 07: HWP. HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, IA32_HWP_RE- QUEST, IA32_HWP_STATUS) are supported if set. Bit 08: HWP_Notification. IA32_HWP_INTERRUPT MSR is supported if set. Bit 09: HWP_Activity_Window. IA32_HWP_REQUEST[bits 41:32] is supported if set. Bit 10: HWP_Energy_Performance_Preference. IA32_HWP_REQUEST[bits 31:24] is supported if set. Bit 11: HWP_Package_Level_Request. IA32_HWP_REQUEST_PKG MSR is supported if set. Bit 12: Reserved. Bit 13: HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are supported if set. Bit 15: HWP Capabilities. Highest Performance change is supported if set. Bit 15: HWP PECI override is supported if set. Bit 17: Flexible HWP is supported if set. Bit 17: Flexible HWP is supported if set. Bit 19: HW_FEEDBACK. IA32_HW_FEEDBACK_PTR MSR, IA32_HW_FEEDBACK_CONFIG MSR, IA32_PACKAGE_THERM_STATUS MSR bit 26, and IA32_PACKAGE_THERM_INTERRUPT MSR bit 25 are supported if set. Bit 20: Ignoring Idle Logical Processor HWP request is supported if set. Bit 21: Reserved. Bit 22: HUP Control MSR Support. The IA32_HW_FCEDBACK_CHAR and IA32_HW_FEEDBACK_THREAD_CONFIG MSRs are supported if set. Bit 23: Intel® Thread Director supported if set. The IA32_HW_FEEDBACK_CHAR and IA32_HW_FEEDBACK_THREAD_CONFIG MSRs are supported if set. Bit 23: Intel® Thread Director Supported if set. The IA32_HW_FEEDBACK_CHAR and IA32_HW_FEEDBACK_THREAD_CONFIG MSRs are supported if set. Bit 23: Intel® Thread Director Supported if set. The IA32_HW_FEEDBACK_CHAR and IA32_HW_FEEDBACK_THREAD_CONFIG MSRs are supported if set. Bit 23: Intel®	
	EBX	Bits 03-00: Number of Interrupt Thresholds in Digital Thermal Sensor. Bits 31-04: Reserved.	
	ECX	Bit 00: Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of the expected processor performance when running at the TSC frequency. Bits 02-01: Reserved = 0. Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H). Bits 07-04: Reserved = 0. Bits 15-08: Number of Intel® Thread Director classes supported by the processor. Information for that many classes is written into the Intel Thread Director Table by the hardware. Bits 31-16: Reserved = 0.	

Initial EAX Value			
	EDX	 Bits 07-00: Bitmap of supported hardware feedback interface capabilities. 0 = When set to 1, indicates support for performance capability reporting. 1 = When set to 1, indicates support for energy efficiency capability reporting. 2-7 = Reserved Bits 11-08: Enumerates the size of the hardware feedback interface structure in number of 4 KB pages; add one to the return value to get the result. Bits 31-16: Index (starting at 0) of this logical processor's row in the hardware feedback interface structure. Note that on some parts the index may be same for multiple logical processors. On some parts the indices may not be contiguous, i.e., there may be unused rows in the hardware feedback interface structure. NOTE: Bits 0 and 1 will always be set together. 	
	Structure	ed Extended Feature Flags Enumeration Leaf (Initial EAX Value = 07H, ECX = 0)	
07H	EAX EBX	Bits 31-00: Reports the maximum input value for supported leaf 7 sub-leaves. Bit 00: FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1. Bit 01: IA32_TSC_ADJUST MSR is supported if 1. Bit 02: SGX. Supports Intel® Software Guard Extensions (Intel® SGX Extensions) if 1. Bit 03: BM11. Bit 04: HLE. Bit 05: AVX2. Supports Intel® Advanced Vector Extensions 2 (Intel® AVX2) if 1. Bit 06: FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on x87 exceptions if 1. Bit 07: MKPC. Supports Supervisor-Mode Execution Prevention if 1. Bit 08: BM12. Bit 09: Supports Enhanced REP MOVSB/STOSB if 1. Bit 10: INVPCID. If 1, supports INVPCID instruction for system software that manages process-context identifiers. Bit 11: RTM. Bit 12: RDT-M. Supports Intel® Resource Director Technology (Intel® RDT) Monitoring capability if 1. Bit 15: RDT-A. Supports Intel® Memory Protection Extensions if 1. Bit 15: RDT-A. Supports Intel® Resource Director Technology (Intel® RDT) Allocation capability if 1. Bit 16: AVX512F. Bit 19: ADX. Bit 20: SMAP. Supports Supervisor-Mode Access Prevention (and the CLAC/STAC instructions) if 1. Bit 22: Reserved. Bit 22: Reserved. Bit 22: Reserved. Bit 22: Intel Processor Trace. Bit 26: AVX512PF. (Intel® Xeon P	

Initial EAX Value		Information Provided about the Processor
	ECX	Bit 00: PREFETCHWT1. (Intel® Xeon Phi [™] only.) Bit 01: AVX512_VBMI. Bit 02: UMIP. Supports user-mode instruction prevention if 1. Bit 03: PKU. Supports protection keys for user-mode pages if 1. Bit 04: OSPKE. If 1, OS has set CR4.PKE to enable protection keys (and the RDPKRU/WRPKRU instruc-
		tions). Bit 05: WAITPKG. Bit 06: AVX512_VBMI2. Bit 07: CET_SS. Supports CET shadow stack features if 1. Processors that set this bit define bits 1:0 of the IA32_U_CET and IA32_S_CET MSRs. Enumerates support for the following MSRs: IA32_INTERRUPT_SP- P_TABLE_ADDR, IA32_PL3_SSP, IA32_PL2_SSP, IA32_PL1_SSP, and IA32_PL0_SSP. Bit 08: GFNI. Bit 09: VAES. Bit 10: VPCLMULQDQ. Bit 11: AVX512_VNNI.
		Bit 12: AVX512_BITALG. Bits 13: TME_EN. If 1, the following MSRs are supported: IA32_TME_CAPABILITY, IA32_TME_ACTIVATE, IA32_TME_EXCLUDE_MASK, and IA32_TME_EXCLUDE_BASE. Bit 14: AVX512_VPOPCNTDQ. Bit 15: Reserved.
		 Bit 16: LA57. Supports 57-bit linear addresses and five-level paging if 1. Bits 21-17: The value of MAWAU used by the BNDLDX and BNDSTX instructions in 64-bit mode. Bit 22: RDPID and IA32_TSC_AUX are available if 1. Bit 23: KL. Supports Key Locker if 1. Bit 24: BUS_LOCK_DETECT. If 1, indicates support for OS bus-lock detection. Bit 25: CLDEMOTE. Supports cache line demote if 1. Bit 26: Reserved. Bit 27: MOVDIRI. Supports MOVDIRI if 1. Bit 28: MOVDIR64B. Supports MOVDIR64B if 1. Bit 29: ENQCMD. Supports Enqueue Stores if 1. Bit 30: SGX_LC. Supports SGX Launch Configuration if 1. Bit 31: PKS. Supports protection keys for supervisor-mode pages if 1.
	EDX	Bit 00: Reserved. Bit 01: SGX-KEYS. If 1, Attestation Services for Intel® SGX is supported. Bit 02: AVX512_4VNNIW. (Intel® Xeon Phi [™] only.) Bit 03: AVX512_4FMAPS. (Intel® Xeon Phi [™] only.) Bit 04: Fast Short REP MOV. Bit 05: UINTR. If 1, the processor supports user interrupts. Bits 07-06: Reserved. Bit 08: AVX512_VP2INTERSECT. Bit 09: SRBDS_CTRL. If 1, enumerates support for the IA32_MCU_OPT_CTRL MSR and indicates its bit 0 (RNGDS_MITG_DIS) is also supported. Bit 10: MD_CLEAR supported.
		 Bit 11: RTM_ALWAYS_ABORT. If set, any execution of XBEGIN immediately aborts and transitions to the specified fallback address. Bit 12: Reserved. Bit 13: If 1, RTM_FORCE_ABORT supported. Processors that set this bit support the IA32_TSXFORCE_ABORT MSR. They allow software to set IA32_TSX_FORCE_ABORT[0] (RTM_FORCE_ABORT). Bit 14: SERIALIZE. Bit 15: Hybrid. If 1, the processor is identified as a hybrid part. If CPUID.0.MAXLEAF ≥ 1AH and CPUID.1A.EAX ≠ 0, then the Native Model ID Enumeration Leaf 1AH exists. Bit 16: TSXLDTRK. If 1, the processor supports Intel TSX suspend/resume of load address tracking.

Initial EAX Value	Information Provided about the Processor
	Bit 17: Reserved. Bit 18: PCONFIG. Supports PCONFIG if 1. Bit 19: Architectural LBRs. If 1, indicates support for architectural LBRs. Bit 20: CET_IBT. Supports CET indirect branch tracking features if 1. Processors that set this bit define bits 5:2 and bits 63:10 of the IA32_U_CET and IA32_S_CET MSRs.
	Bit 21: Reserved. Bit 22: AMX-BF16. If 1, the processor supports tile computational operations on bfloat16 numbers. Bit 23: AVX512_FP16. Bit 24: AMX-TILE. If 1, the processor supports tile architecture. Bits 25: AMX-INT8. If 1, the processor supports tile computational operations on 8-bit integers. Bit 26: Enumerates support for indirect branch restricted speculation (IBRS) and the indirect branch pre- dictor barrier (IBPB). Processors that set this bit support the IA32_SPEC_CTRL MSR and the IA32_PRED_CMD MSR. They allow software to set IA32_SPEC_CTRL[0] (IBRS) and IA32_PRED_CMD[0]
	(IBPB). Bit 27: Enumerates support for single thread indirect branch predictors (STIBP). Processors that set this bit support the IA32_SPEC_CTRL MSR. They allow software to set IA32_SPEC_CTRL[1] (STIBP). Bit 28: Enumerates support for L1D_FLUSH. Processors that set this bit support the IA32_FLUSH_CMD MSR. They allow software to set IA32_FLUSH_CMD[0] (L1D_FLUSH). Bit 29: Enumerates support for the IA32_ARCH_CAPABILITIES MSR. Bit 30: Enumerates support for the IA32_CORE_CAPABILITIES MSR.
	IA32_CORE_CAPABILITIES is an architectural MSR that enumerates model-specific features. A bit being set in this MSR indicates that a model specific feature is supported; software must still consult CPUID family/model/stepping to determine the behavior of the enumerated feature as features enumerated in IA32_CORE_CAPABILITIES may have different behavior on different processor models. Some of these features may have behavior that is consistent across processor models (and for which consultation of CPUID family/model/stepping is not necessary); such features are identified explicitly where they are documented in this manual.
	Bit 31: Enumerates support for Speculative Store Bypass Disable (SSBD). Processors that set this bit sup- port the IA32_SPEC_CTRL MSR. They allow software to set IA32_SPEC_CTRL[2] (SSBD). NOTE:
	 If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n exceeds the value that sub-leaf 0 returns in EAX.
	Structured Extended Feature Enumeration Sub-leaf (Initial EAX Value = 07H, ECX = 1)
07H	NOTES: Leaf 07H output depends on the initial value in ECX. If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0.
	 EAX This field reports 0 if the sub-leaf index, 1, is invalid. Bits 03-00: Reserved. Bit 04: AVX-VNNI. AVX (VEX-encoded) versions of the Vector Neural Network Instructions. Bit 05: AVX512_BF16. Vector Neural Network Instructions supporting BFLOAT16 inputs and conversion instructions from IEEE single precision. Bits 09-06: Reserved. Bit 10: If 1, supports fast zero-length REP MOVSB. Bit 11: If 1, supports fast short REP STOSB. Bit 12: If 1, supports fast short REP CMPSB, REP SCASB. Bits 21-13: Reserved. Bit 22: HRESET. If 1, supports history reset via the HRESET instruction and the IA32_HRESET_ENABLE MSR. When set, indicates that the Processor History Reset Leaf (EAX = 20H) is valid.

Initial EAX Value	Information Provided about the Processor				
	Bit 30: INVD_DISABLE_POST_BIOS_DONE. If 1, supports INVD execution prevention after BIOS Done. Bit 31: Reserved.				
	EBX	This field reports 0 if the sub-leaf index, 1, is invalid. Bit 00: Enumerates the presence of the IA32_PPIN and IA32_PPIN_CTL MSRs. If 1, these MSRs are sup- ported. Bits 31-01: Reserved.			
	ECX	This field reports 0 if the sub-leaf index, 1, is invalid; otherwise it is reserved.			
	EDX	This field reports 0 if the sub-leaf index, 1, is invalid. Bits 17-00: Reserved. Bit 18: CET_SSS. If 1, indicates that an operating system can enable supervisor shadow stacks as long a it ensures that a supervisor shadow stack cannot become prematurely busy due to page faults (see Sec tion 17.2.3 of the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1). When emulating the CPUID instruction, a virtual-machine monitor (VMM) should return this bit as 1 only if it ensures that VM exits cannot cause a guest supervisor shadow stack to appear to be prematurely busy Such a VMM could set the "prematurely busy shadow stack" VM-exit control and use the additional info mation that it provides. Bits 31-19: Reserved.			
	Structur	ed Extended Feature Enumeration Sub-leaf (Initial EAX Value = 07H, ECX = 2)			
07H		NOTES: Leaf 07H output depends on the initial value in ECX. If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0.			
	EAX	This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved.			
	EBX	This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved.			
	ECX	This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved.			
	EDX	 This field reports 0 if the sub-leaf index, 2, is invalid. Bit 00: PSFD. If 1, indicates bit 7 of the IA32_SPEC_CTRL MSR is supported. Bit 7 of this MSR disables Fa Store Forwarding Predictor without disabling Speculative Store Bypass. Bit 01: IPRED_CTRL. If 1, indicates bits 3 and 4 of the IA32_SPEC_CTRL MSR are supported. Bit 3 of thi MSR enables IPRED_DIS control for CPL3. Bit 4 of this MSR enables IPRED_DIS control for CPL0/1/2. Bit 02: RRSBA_CTRL. If 1, indicates bits 5 and 6 of the IA32_SPEC_CTRL MSR are supported. Bit 5 of th MSR disables RRSBA behavior for CPL3. Bit 6 of this MSR disables RRSBA behavior for CPL0/1/2. Bit 03: DDPD_U. If 1, indicates bit 8 of the IA32_SPEC_CTRL MSR is supported. Bit 8 of this MSR disable Data Dependent Prefetcher. Bit 04: BHI_CTRL. If 1, indicates bit 10 of the IA32_SPEC_CTRL MSR is supported. Bit 10 of this MSR enables BHI_DIS_S behavior. Bit 05: MCDT_NO. Processors that enumerate this bit as 1 do not exhibit MXCSR Configuration Depende Timing (MCDT) behavior and do not need to be mitigated to avoid data-dependent behavior for certain instructions. Bit 06: Reserved. Bit 07: MONITOR_MITG_NO. If 1, indicates that the MONITOR/UMONITOR instructions are not affected I performance or power issues due to MONITOR/UMONITOR instructions exceeding the capacity of an internal monitor tracking table. If 0, then the product may be affected by this issue. Bits 31-08: Reserved. 			
	Direct C	ache Access Information Leaf (Initial EAX Value = 09H)			
09H	EAX	Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H).			
	EBX	Reserved.			
	ECX	Reserved.			

Initial EAX Value	Information Provided about the Processor			
	EDX Reserved.			
	Architectural Performance Monitoring Leaf (Initial EAX Value = OAH)			
OAH	EAX	Bits 07-00: Version ID of architectural performance monitoring. Bits 15-08: Number of general-purpose performance monitoring counter per logical processor. Bits 23-16: Bit width of general-purpose, performance monitoring counter. Bits 31-24: Length of EBX bit vector to enumerate architectural performance monitoring events. Archi- tectural event x is supported if EBX[x]=0 && EAX[31:24]>x.		
	EBX	Bit 00: Core cycle event not available if 1 or if EAX[31:24]<1. Bit 01: Instruction retired event not available if 1 or if EAX[31:24]<2. Bit 02: Reference cycles event not available if 1 or if EAX[31:24]<3. Bit 03: Last-level cache reference event not available if 1 or if EAX[31:24]<4. Bit 04: Last-level cache misses event not available if 1 or if EAX[31:24]<5. Bit 05: Branch instruction retired event not available if 1 or if EAX[31:24]<6. Bit 06: Branch mispredict retired event not available if 1 or if EAX[31:24]<7. Bit 07: Top-down slots event not available if 1 or if EAX[31:24]<8. Bits 31-08: Reserved = 0.		
	ECX	Bits 31-00: Supported fixed counters bit mask. Fixed-function performance counter 'i' is supported if bit 'i' is 1 (first counter index starts at zero). It is recommended to use the following logic to determine if a Fixed Counter is supported: FxCtr[i]_is_supported := ECX[i] (EDX[4:0] > i);		
	EDX	Bits 04-00: Number of contiguous fixed-function performance counters starting from 0 (if Version ID > 1). Bits 12-05: Bit width of fixed-function performance counters (if Version ID > 1). Bits 14-13: Reserved = 0. Bit 15: AnyThread deprecation. Bits 31-16: Reserved = 0.		
	Extended	Topology Enumeration Leaf (Initial EAX Value = OBH, $ECX \ge 0$)		
OBH		 NOTES: CPUID leaf 1FH is a preferred superset to leaf OBH. Intel recommends first checking for the existence of Leaf 1FH before using leaf OBH. The sub-leaves of CPUID leaf 0BH describe an ordered hierarchy of logical processors starting from the smallest-scoped domain of a Logical Processor (sub-leaf index 0) to the Core domain (sub-leaf index 1) to the largest-scoped domain (the last valid sub-leaf index) that is implicitly subordinate to the unenumerated highest-scoped domain of the processor package (socket). The details of each valid domain is enumerated by a corresponding sub-leaf. Details for a domain include its type and how all instances of that domain determine the number of logical processors and x2 APIC ID partitioning at the next higher-scoped domain. The ordering of domains within the hierarchy is fixed architecturally as shown below. For a given processor, not all domains may be relevant or enumerated; however, the logical processor and core domains are always enumerated. For two valid sub-leaves N and N+1, sub-leaf N+1 represents the next immediate higher-scoped domain of sub-leaf N for the given processor. If sub-leaf index "N" returns an invalid domain type in ECX[15:08] (00H), then all sub-leaves with an index greater than "N" shall also return an invalid domain type. A sub-leaf returning an invalid domain always returns 0 in EAX and EBX. 		
	EAX	Bits 04-00: The number of bits that the x2APIC ID must be shifted to the right to address instances of the next higher-scoped domain. When logical processor is not supported by the processor, the value of this field at the Logical Processor domain sub-leaf may be returned as either 0 (no allocated bits in the x2APIC ID) or 1 (one allocated bit in the x2APIC ID); software should plan accordingly. Bits 31-05: Reserved.		

Initial EAX Value	Information Provided about the Processor				
	EBX Bits 15-00: The number of logical processors across all instances of this domain within the next higher- scoped domain. (For example, in a processor socket/package comprising "M" dies of "N" cores each, where each core has "L" logical processors, the "die" domain sub-leaf value of this field would be M*N*L.) This number reflects configuration as shipped by Intel. Note, software must not use this field to enumerate processor topology*. Bits 31-16: Reserved.				
	ECX	Bits 07-00: The input ECX sub-leaf index. Bits 15-08: Domain Type. This field provides an identification value which indicates the domain as shown below. Although domains are ordered, their assigned identification values are not and software should not depend on it.			
		HierarchyDomainDomain Type Identification ValueLowestLogical Processor1HighestCore2(Note that enumeration values of 0 and 3-255 are reserved.)			
		Bits 31-16: Reserved.			
	EDX	Bits 31-00: x2APIC ID of the current logical processor.			
		NOTES: * Software must not use the value of EBX[15:0] to enumerate processor topology of the system. The value is only intended for display and diagnostic purposes. The actual number of logical processors available to BIOS/OS/Applications may be different from the value of EBX[15:0], depending on software and platform hardware configurations.			
	Processor	Extended State Enumeration Main Leaf (Initial EAX Value = 0DH, ECX = 0)			
ODH		NOTES: Leaf ODH main leaf (ECX = 0).			
	EAX	Bits 31-00: Reports the supported bits of the lower 32 bits of XCR0. XCR0[n] can be set to 1 only if EAX[n] is 1. Bit 00: x87 state. Bit 01: SSE state. Bit 02: AVX state. Bits 04-03: MPX state. Bits 07-05: AVX-512 state. Bits 07-05: AVX-512 state. Bit 08: Used for IA32_XSS. Bit 09: PKRU state. Bits 16-10: Used for IA32_XSS. Bit 17: TILECFG state. Bit 18: TILEDATA state. Bits 31-19: Reserved.			
	EBX	Bits 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) required by enabled features in XCRO. May be different than ECX if some features at the end of the XSAVE save area are not enabled.			
	ECX	Bit 31-00: Maximum size (bytes, from the beginning of the XSAVE/XRSTOR save area) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e., all the valid bit fields in XCRO.			
	EDX	Bit 31-00: Reports the supported bits of the upper 32 bits of XCR0. XCR0[n+32] can be set to 1 only if EDX[n] is 1. Bits 31-00: Reserved.			

Initial EAX Value	Information Provided about the Processor		
	Processor	Extended State Enumeration Sub-leaf (Initial EAX Value = 0DH, ECX = 1)	
ODH	EAX	Bit 00: XSAVEOPT is available. Bit 01: Supports XSAVEC and the compacted form of XRSTOR if set. Bit 02: Supports XGETBV with ECX = 1 if set. Bit 03: Supports XSAVES/XRSTORS and IA32_XSS if set. Bit 04: Supports extended feature disable (XFD) if set. Bits 31-05: Reserved.	
	EBX	Bits 31-00: The size in bytes of the XSAVE area containing all states enabled by XCR0 IA32_XSS.	
		NOTES: If EAX[3] is enumerated as 0 and EAX[1] is enumerated as 1, EBX enumerates the size of the XSAVE area containing all states enabled by XCRO. If EAX[1] and EAX[3] are both enumerated as 0, EBX enumerates zero.	
	ECX	Bits 31-00: Reports the supported bits of the lower 32 bits of the IA32_XSS MSR. IA32_XSS[n] can be set to 1 only if ECX[n] is 1. Bits 07-00: Used for XCR0. Bit 08: PT state. Bit 09: Used for XCR0. Bit 10: PASID state. Bit 11: CET user state. Bit 12: CET supervisor state. Bit 12: CET supervisor state. Bit 13: HDC state. Bit 13: HDC state. Bit 14: UINTR state. Bit 15: LBR state (only for the architectural LBR feature). Bit 16: HWP state. Bits 18-17: Used for XCR0. Bits 31-19: Reserved.	
	EDX	Bits 31-00: Reports the supported bits of the upper 32 bits of the IA32_XSS MSR. IA32_XSS[n+32] can be set to 1 only if EDX[n] is 1. Bits 31-00: Reserved.	
	Processor	Extended State Enumeration Sub-leaves (Initial EAX Value = 0DH, ECX = n, n > 1)	
ODH		 NOTES: Leaf ODH output depends on the initial value in ECX. Each sub-leaf index (starting at position 2) is supported if it corresponds to a supported bit in either the XCRO register or the IA32_XSS MSR. * If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf n (0 ≤ n ≤ 31) is invalid if sub-leaf 0 returns 0 in EAX[n] and sub-leaf 1 returns 0 in ECX[n]. Sub-leaf n (32 ≤ n ≤ 63) is invalid if sub-leaf 0 returns 0 in EDX[n-32] and sub-leaf 1 returns 0 in EDX[n-32]. 	
	EAX	Bits 31-00: The size in bytes (from the offset specified in EBX) of the save area for an extended state feature associated with a valid sub-leaf index, <i>n</i> .	
	EBX	Bits 31-00: The offset in bytes of this extended state component's save area from the beginning of the XSAVE/XRSTOR area. This field reports 0 if the sub-leaf index, n, does not map to a valid bit in the XCR0 register*.	
	ECX	Bit 00 is set if the bit n (corresponding to the sub-leaf index) is supported in the IA32_XSS MSR; it is clear if bit n is instead supported in XCR0. Bit 01 is set if, when the compacted format of an XSAVE area is used, this extended state component located on the next 64-byte boundary following the preceding state component (otherwise, it is located immediately following the preceding state component). Bits 31-02 are reserved. This field reports 0 if the sub-leaf index, n, is invalid*.	

Table 3-17.	Information	Returned by	Instruction	(Contd.)

Initial EAX Value	Information Provided about the Processor			
	EDX This field reports 0 if the sub-leaf index, <i>n</i> , is invalid*; otherwise it is reserved.			
	Intel [®] Res	source Director Technology (Intel® RDT) Monitoring Enumeration Sub-leaf (Initial EAX Value = 0FH, ECX = 0)		
OFH		NOTES: Leaf OFH output depends on the initial value in ECX. Sub-leaf index 0 reports valid resource type starting at bit position 1 of EDX.		
	EAX	Reserved.		
	EBX	Bits 31-00: Maximum range (zero-based) of RMID within this physical processor of all types.		
	ECX	Reserved.		
	EDX	Bit 00: Reserved. Bit 01: Supports L3 Cache Intel RDT Monitoring if 1. Bits 31-02: Reserved.		
	L3 Cache	e Intel® RDT Monitoring Capability Enumeration Sub-leaf (Initial EAX Value = 0FH, ECX = 1)		
OFH		NOTES: Leaf OFH output depends on the initial value in ECX.		
	EAX	Bits 07-00:The counter width is encoded as an offset from 24b. A value of zero in this field indicates that 24-bit counters are supported. A value of 8 in this field indicates that 32-bit counters are supported. Bit 08: If 1, indicates the presence of an overflow bit in the IA32_QM_CTR MSR (bit 61). Bit 09: If 1, indicates the presence of non-CPU agent Intel RDT CMT support. Bit 10: If 1, indicates the presence of non-CPU agent Intel RDT MBM support. Bits 31-11: Reserved.		
	EBX	Bits 31-00: Conversion factor from reported IA32_QM_CTR value to occupancy metric (bytes) and Mem- ory Bandwidth Monitoring (MBM) metrics.		
	ECX	Maximum range (zero-based) of RMID of this resource type.		
	EDX	Bit 00: Supports L3 occupancy monitoring if 1. Bit 01: Supports L3 Total Bandwidth monitoring if 1. Bit 02: Supports L3 Local Bandwidth monitoring if 1. Bits 31-03: Reserved.		
	Intel [®] Res	source Director Technology (Intel® RDT) Allocation Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = 0)		
10H		NOTES: Leaf 10H output depends on the initial value in ECX. Sub-leaf index 0 reports valid resource identification (ResID) starting at bit position 1 of EBX.		
	EAX	Reserved.		
	EBX	Bit 00: Reserved. Bit 01: Supports L3 Cache Allocation Technology if 1. Bit 02: Supports L2 Cache Allocation Technology if 1. Bit 03: Supports Memory Bandwidth Allocation if 1. Bits 31-04: Reserved.		
	ECX	Reserved.		
	EDX	Reserved.		
	L3 Cache	e Allocation Technology Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = ResID =1)		
10H		NOTES: Leaf 10H output depends on the initial value in ECX.		

Table 3-17.	Information	Returned by	CPUID Instruction	(Contd.)

Initial EAX Value			
	EAX	Bits 04-00: Length of the capacity bit mask for the corresponding ResID. Add one to the return value to get the result. Bits 31-05: Reserved.	
	EBX	Bits 31-00: Bit-granular map of isolation/contention of allocation units.	
	ECX	Bit 00: Reserved. Bit 01: If 1, indicates L3 CAT for non-CPU agents is supported. Bit 02: If 1, indicates L3 Code and Data Prioritization Technology is supported. Bit 03: If 1, indicates non-contiguous capacity bitmask is supported. The bits that are set in the various IA32_L3_MASK_n registers do not have to be contiguous. Bits 31-04: Reserved.	
	EDX	Bits 15-00: Highest Class of Service (CLOS) number supported for this ResID. Bits 31-16: Reserved.	
	L2 Cache A	Allocation Technology Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = ResID =2)	
10H		NOTES: Leaf 10H output depends on the initial value in ECX.	
	EAX	Bits 04-00: Length of the capacity bit mask for the corresponding ResID. Add one to the return value to get the result. Bits 31-05: Reserved.	
	EBX	Bits 31-00: Bit-granular map of isolation/contention of allocation units.	
	ECX	Bits 01-00: Reserved. Bit 02: CDP. If 1, indicates L2 Code and Data Prioritization Technology is supported. Bit 03: If 1, indicates non-contiguous capacity bitmask is supported. The bits that are set in the various IA32_L2_MASK_n registers do not have to be contiguous. Bits 31-04: Reserved.	
	EDX	Bits 15-00: Highest CLOS number supported for this ResID. Bits 31-16: Reserved.	
	Memory Bandwidth Allocation Enumeration Sub-leaf (Initial EAX Value = 10H, ECX = ResID =3)		
10H		NOTES: Leaf 10H output depends on the initial value in ECX.	
	EAX	Bits 11-00: Reports the maximum MBA throttling value supported for the corresponding ResID. Add one to the return value to get the result. Bits 31-12: Reserved.	
	EBX	Bits 31-00: Reserved.	
	ECX	Bits 01-00: Reserved. Bit 02: Reports whether the response of the delay values is linear. Bits 31-03: Reserved.	
	EDX	Bits 15-00: Highest CLOS number supported for this ResID. Bits 31-16: Reserved.	
	Intel® SGX	Capability Enumeration Leaf, Sub-leaf 0 (Initial EAX Value = 12H, ECX = 0)	
12H		NOTES: Leaf 12H sub-leaf 0 (ECX = 0) is supported if CPUID.(EAX=07H, ECX=0H):EBX[SGX] = 1.	

Initial EAX Value	Information Provided about the Processor		
	EAX	 Bit 00: SGX1. If 1, Indicates Intel SGX supports the collection of SGX1 leaf functions. Bit 01: SGX2. If 1, Indicates Intel SGX supports the collection of SGX2 leaf functions. Bits 04-02: Reserved. Bit 05: If 1, indicates Intel SGX supports ENCLV instruction leaves EINCVIRTCHILD, EDECVIRTCHILD, and ESETCONTEXT. Bit 06: If 1, indicates Intel SGX supports ENCLS instruction leaves ETRACKC, ERDINFO, ELDBC, and ELDUC. Bit 07: If 1, indicates Intel SGX supports ENCLU instruction leaf EVERIFYREPORT2. Bits 09-08: Reserved. Bit 10: If 1, indicates Intel SGX supports ENCLS instruction leaf EUPDATESVN. Bit 11: If 1, indicates Intel SGX supports ENCLU instruction leaf EDECCSSA. Bits 31-12: Reserved. 	
	EBX	Bits 31-00: MISCSELECT. Bit vector of supported extended SGX features.	
	ECX	Bits 31-00: Reserved.	
	EDX	Bits 07-00: MaxEnclaveSize_Not64. The maximum supported enclave size in non-64-bit mode is 2^(EDX[7:0]). Bits 15-08: MaxEnclaveSize_64. The maximum supported enclave size in 64-bit mode is 2^(EDX[15:8]). Bits 31-16: Reserved.	
	Intel SGX	X Attributes Enumeration Leaf, Sub-leaf 1 (Initial EAX Value = 12H, ECX = 1)	
12H		NOTES: Leaf 12H sub-leaf 1 (ECX = 1) is supported if CPUID.(EAX=07H, ECX=0H):EBX[SGX] = 1.	
	EAX	Bit 31-00: Reports the valid bits of SECS.ATTRIBUTES[31:0] that software can set with ECREATE.	
	EBX	Bit 31-00: Reports the valid bits of SECS.ATTRIBUTES[63:32] that software can set with ECREATE.	
	ECX	Bit 31-00: Reports the valid bits of SECS.ATTRIBUTES[95:64] that software can set with ECREATE.	
	EDX	Bit 31-00: Reports the valid bits of SECS.ATTRIBUTES[127:96] that software can set with ECREATE.	
	Intel® SG	X EPC Enumeration Leaf, Sub-leaves (Initial EAX Value = 12H, ECX = 2 or higher)	
12H		NOTES: Leaf 12H sub-leaf 2 or higher (ECX >= 2) is supported if CPUID.(EAX=07H, ECX=0H):EBX[SGX] = 1. For sub-leaves (ECX = 2 or higher), definition of EDX,ECX,EBX,EAX[31:4] depends on the sub-leaf type listed below.	
	EAX	Bit 03-00: Sub-leaf Type 0000b: Indicates this sub-leaf is invalid. 0001b: This sub-leaf enumerates an EPC section. EBX:EAX and EDX:ECX provide information on the Enclave Page Cache (EPC) section. All other type encodings are reserved.	
	Туре	0000b. This sub-leaf is invalid. EDX:ECX:EBX:EAX return 0.	

Initial EAX Value	X Information Provided about the Processor		
	Туре	0001b. This sub-leaf enumerates an EPC sections with EDX:ECX, EBX:EAX defined as follows. EAX[11:04]: Reserved (enumerate 0). EAX[31:12]: Bits 31:12 of the physical address of the base of the EPC section.	
		EBX[19:00]: Bits 51:32 of the physical address of the base of the EPC section. EBX[31:20]: Reserved.	
		 ECX[03:00]: EPC section property encoding defined as follows: If ECX[3:0] = 0000b, then all bits of the EDX:ECX pair are enumerated as 0. If ECX[3:0] = 0001b, then this section has confidentiality, integrity, and replay protection. If ECX[3:0] = 0010b, then this section has confidentiality protection only. If EAX[3:0] = 0011b, then this section has confidentiality and integrity protection. All other encodings are reserved. ECX[11:04]: Reserved (enumerate 0). ECX[31:12]: Bits 31:12 of the size of the corresponding EPC section within the Processor Reserved Memory. 	
		EDX[19:00]: Bits 51:32 of the size of the corresponding EPC section within the Processor Reserved Memory. EDX[31:20]: Reserved.	
	Intel® Pro	cessor Trace Enumeration Main Leaf (Initial EAX Value = 14H, ECX = 0)	
14H		NOTES: Leaf 14H main leaf (ECX = 0).	
	EAX	Bits 31-00: Reports the maximum sub-leaf supported in leaf 14H.	
	EBX	 Bit 00: If 1, indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH MSR can be accessed. Bit 01: If 1, indicates support of Configurable PSB and Cycle-Accurate Mode. Bit 02: If 1, indicates support of IP Filtering, TraceStop filtering, and preservation of Intel PT MSRs across warm reset. Bit 03: If 1, indicates support of MTC timing packet and suppression of COFI-based packets. Bit 04: If 1, indicates support of PTWRITE. Writes can set IA32_RTIT_CTL[12] (PTWEn) and IA32_RTIT_CTL[5] (FUPonPTW), and PTWRITE can generate packets. Bit 05: If 1, indicates support of Power Event Trace. Writes can set IA32_RTIT_CTL[4] (PwrEvtEn), enabling Power Event Trace packet generation. Bit 06: If 1, indicates support for PSB and PMI preservation. Writes can set IA32_RTIT_CTL[56] (InjectPsb-PmiOnEnable), enabling the processor to set IA32_RTIT_STATUS[7] (PendTopaPMI) and/or IA32_R-TIT_STATUS[6] (PendPSB) in order to preserve ToPA PMIs and/or PSBs otherwise lost due to Intel PT disable. Writes can also set PendToPAPMI and PendPSB. 	
		Bit 07: If 1, writes can set IA32_RTIT_CTL[31] (EventEn), enabling Event Trace packet generation. Bit 08: If 1, writes can set IA32_RTIT_CTL[55] (DisTNT), disabling TNT packet generation. Bit 31-09: Reserved.	
	ECX	Bit 00: If 1, Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output scheme; IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. Bit 01: If 1, ToPA tables can hold any number of output entries, up to the maximum allowed by the MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS. Bit 02: If 1, indicates support of Single-Range Output scheme. Bit 03: If 1, indicates support of output to Trace Transport subsystem. Bit 30-04: Reserved.	
		Bit 30-04. Reserved. Bit 31: If 1, generated packets which contain IP payloads have LIP values, which include the CS base com- ponent.	

Table 3-17.	Information Returned b	v CPUID Instruction (Contd.)
		y ci olo ilisti detioli (contally

Initial EAX Value	X Information Provided about the Processor		
	Intel® Pr	ocessor Trace Enumeration Sub-leaf (Initial EAX Value = 14H, ECX = 1)	
14H	EAX	Bits 02-00: Number of configurable Address Ranges for filtering. Bits 15-03: Reserved. Bits 31-16: Bitmap of supported MTC period encodings.	
	EBX	Bits 15-00: Bitmap of supported Cycle Threshold value encodings. Bit 31-16: Bitmap of supported Configurable PSB frequency encodings.	
	ECX	Bits 31-00: Reserved.	
	EDX	Bits 31-00: Reserved.	
	Time Sta	amp Counter and Nominal Core Crystal Clock Information Leaf (Initial EAX Value = 15H)	
15H	EAX	NOTES: If EBX[31:0] is 0, the TSC/"core crystal clock" ratio is not enumerated. EBX[31:0]/EAX[31:0] indicates the ratio of the TSC frequency and the core crystal clock frequency. If ECX is 0, the nominal core crystal clock frequency is not enumerated. "TSC frequency" = "core crystal clock frequency" * EBX/EAX. The core crystal clock may differ from the reference clock, bus clock, or core clock frequencies. Bits 31-00: An unsigned integer which is the denominator of the TSC/"core crystal clock" ratio.	
	EBX	Bits 31-00: An unsigned integer which is the numerator of the TSC/"core crystal clock" ratio.	
	ECX	Bits 31-00: An unsigned integer which is the nominal frequency of the core crystal clock in Hz.	
	EDX	Bits 31-00: Reserved = 0.	
	Processo	or Frequency Information Leaf (Initial EAX Value = 16H)	
16H	EAX	Bits 15-00: Processor Base Frequency (in MHz). Bits 31-16: Reserved =0.	
	EBX	Bits 15-00: Maximum Frequency (in MHz). Bits 31-16: Reserved = 0.	
	ECX	Bits 15-00: Bus (Reference) Frequency (in MHz). Bits 31-16: Reserved = 0.	
	EDX	Reserved.	
		NOTES: * Data is returned from this interface in accordance with the processor's specification and does not reflect actual values. Suitable use of this data includes the display of processor information in like manner to the processor brand string and for determining the appropriate range to use when displaying processor information e.g. frequency history graphs. The returned information should not be used for any other purpose as the returned information does not accurately correlate to information / counters returned by other processor interfaces.	
		While a processor may support the Processor Frequency Information leaf, fields that return a value of zero are not supported.	
	System-	On-Chip Vendor Attribute Enumeration Main Leaf (Initial EAX Value = 17H, ECX = 0)	
17H		NOTES: Leaf 17H main leaf (ECX = 0). Leaf 17H output depends on the initial value in ECX. Leaf 17H sub-leaves 1 through 3 reports SOC Vendor Brand String. Leaf 17H is valid if MaxSOCID_Index >= 3. Leaf 17H sub-leaves 4 and above are reserved.	

Table 3-17.	Information	Returned by	CPUID I	Instruction	(Contd.)

Initial EAX Value			
	EAX	Bits 31-00: MaxSOCID_Index. Reports the maximum input value of supported sub-leaf in leaf 17H.	
	EBX	Bits 15-00: SOC Vendor ID. Bit 16: IsVendorScheme. If 1, the SOC Vendor ID field is assigned via an industry standard enumeration scheme. Otherwise, the SOC Vendor ID field is assigned by Intel. Bits 31-17: Reserved = 0.	
	ECX	Bits 31-00: Project ID. A unique number an SOC vendor assigns to its SOC projects.	
	EDX	Bits 31-00: Stepping ID. A unique number within an SOC project that an SOC vendor assigns.	
	System-	On-Chip Vendor Attribute Enumeration Sub-leaf (Initial EAX Value = 17H, ECX = 13)	
17H	EAX	Bit 31-00: SOC Vendor Brand String. UTF-8 encoded string.	
	EBX	Bit 31-00: SOC Vendor Brand String. UTF-8 encoded string.	
	ECX	Bit 31-00: SOC Vendor Brand String. UTF-8 encoded string.	
	EDX	Bit 31-00: SOC Vendor Brand String. UTF-8 encoded string.	
		Leaf 17H output depends on the initial value in ECX. SOC Vendor Brand String is a UTF-8 encoded string padded with trailing bytes of 00H. The complete SOC Vendor Brand String is constructed by concatenating in ascending order of EAX:EBX:ECX:EDX and from the sub-leaf 1 fragment towards sub-leaf 3.	
	System-	On-Chip Vendor Attribute Enumeration Sub-leaves (Initial EAX Value = 17H, ECX > MaxSOCID_Index)	
17H		NOTES: Leaf 17H output depends on the initial value in ECX.	
	EAX	Bits 31-00: Reserved = 0.	
	EBX	Bits 31-00: Reserved = 0.	
	ECX	Bits 31-00: Reserved = 0.	
	EDX	Bits 31-00: Reserved = 0.	
	Determi	nistic Address Translation Parameters Main Leaf (Initial EAX Value = 18H, ECX = 0)	
18H		 NOTES: Each sub-leaf enumerates a different address translation structure. If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n exceeds the value that sub-leaf 0 returns in EAX. A sub-leaf index is also invalid if EDX[4:0] returns 0. Valid sub-leaves do not need to be contiguous or in any particular order. A valid sub-leaf may be in a higher input ECX value than an invalid sub-leaf or than a valid sub-leaf of a higher or lower-level structure. * Some unified TLBs will allow a single TLB entry to satisfy data read/write and instruction fetches. Others will require separate entries (e.g., one loaded on data read/write and another loaded on an instruction fetch). See the Intel[®] 64 and IA-32 Architectures Optimization Reference Manual for details of a particular product. ** Add one to the return value to get the result. 	
	EAX	Bits 31-00: Reports the maximum input value of supported sub-leaf in leaf 18H.	

Initial EAX Value	Information Provided about the Processor			
	EBX	Bit 00: 4K page size entries supported by this structure. Bit 01: 2MB page size entries supported by this structure. Bit 02: 4MB page size entries supported by this structure. Bit 03: 1 GB page size entries supported by this structure. Bits 07-04: Reserved. Bits 10-08: Partitioning (0: Soft partitioning between the logical processors sharing this structure). Bits 15-11: Reserved. Bits 31-16: W = Ways of associativity.		
	ECX	Bits 31-00: S = Number of Sets.		
	EDX	 Bits 04-00: Translation cache type field. 00000b: Null (indicates this sub-leaf is not valid). 00001b: Data TLB. 00010b: Instruction TLB. 00011b: Unified TLB*. 00100b: Load Only TLB. Hit on loads; fills on both loads and stores. 00101b: Store Only TLB. Hit on stores; fill on stores. All other encodings are reserved. Bits 07-05: Translation cache level (starts at 1). Bit 08: Fully associative structure. Bits 13-09: Reserved. Bits 25-14: Maximum number of addressable IDs for logical processors sharing this translation cache.** Bits 31-26: Reserved. 		
	<u> </u>			
4.011	Determir	histic Address Translation Parameters Sub-leaf (Initial EAX Value = 18H, ECX \geq 1)		
18H		 NOTES: Each sub-leaf enumerates a different address translation structure. If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n exceeds the value that sub-leaf 0 returns in EAX. A sub-leaf index is also invalid if EDX[4:0] returns 0. Valid sub-leaves do not need to be contiguous or in any particular order. A valid sub-leaf may be in a higher input ECX value than an invalid sub-leaf or than a valid sub-leaf of a higher or lower-level structure. * Some unified TLBs will allow a single TLB entry to satisfy data read/write and instruction fetches. Others will require separate entries (e.g., one loaded on data read/write and another loaded on an instruction fetch. See the Intel[®] 64 and IA-32 Architectures Optimization Reference Manual for details of a particular product. 		
		** Add one to the return value to get the result.		
	EAX	** Add one to the return value to get the result. Bits 31-00: Reserved.		
	EAX EBX			

Initial EAX Value			
	EDX	Bits 04-00: Translation cache type field. 0000b: Null (indicates this sub-leaf is not valid). 0001b: Data TLB. 0010b: Instruction TLB. 0011b: Unified TLB*. All other encodings are reserved. Bits 07-05: Translation cache level (starts at 1). Bit 08: Fully associative structure. Bits 13-09: Reserved. Bits 25-14: Maximum number of addressable IDs for logical processors sharing this translation cache** Bits 31-26: Reserved.	
	Key Locker	- Leaf (Initial EAX Value = 19H)	
19H	EAX	Bit 00: Key Locker restriction of CPL0-only supported. Bit 01: Key Locker restriction of no-encrypt supported. Bit 02: Key Locker restriction of no-decrypt supported. Bits 31-03: Reserved.	
	EBX	Bit 00: AESKLE. If 1, the AES Key Locker instructions are fully enabled. Bit 01: Reserved. Bit 02: If 1, the AES wide Key Locker instructions are supported. Bit 03: Reserved. Bit 04: If 1, the platform supports the Key Locker MSRs (IA32_COPY_LOCAL_TO_PLATFORM, IA23_COPY_PLATFORM_TO_LOCAL, IA32_COPY_STATUS, and IA32_IWKEYBACKUP_STATUS) and backing up the internal wrapping key. Bits 31-05: Reserved.	
	ECX	Bit 00: If 1, the NoBackup parameter to LOADIWKEY is supported. Bit 01: If 1, KeySource encoding of 1 (randomization of the internal wrapping key) is supported. Bits 31-02: Reserved.	
	EDX	Reserved.	
	Native Mod	del ID Enumeration Leaf (Initial EAX Value = 1AH, ECX = 0)	
1AH		NOTES: This leaf exists on all hybrid parts, however this leaf is not only available on hybrid parts. The following algorithm is used for detection of this leaf: If CPUID.0.MAXLEAF ≥ 1AH and CPUID.1A.EAX ≠ 0, then the leaf exists.	
	EAX	Enumerates the native model ID and core type. Bits 31-24: Core type* 10H: Reserved 20H: Intel Atom [®] 30H: Reserved 40H: Intel [®] Core [™] Bits 23-00: Native model ID of the core. The core-type and native model ID can be used to uniquely identify the microarchitecture of the core. This native model ID is not unique across core types, and not related to the model ID reported in CPUID leaf 01H, and does not identify the SOC. * The core type may only be used as an identification of the microarchitecture for this logical processor and its numeric value has no significance, neither large nor small. This field neither implies nor expresses any other attribute to this logical processor and software should not assume any.	
	EBX	Reserved.	
	ECX	Reserved.	
	EDX	Reserved.	

Initial EAX Value	Information Provided about the Processor		
	PCONFIG Information Sub-leaf (Initial EAX Value = 1BH, ECX \geq 0)		
1BH		For details on this sub-leaf, see "INPUT EAX = 1BH: Returns PCONFIG Information" on page 3-253. NOTE: Leaf 1BH is supported if CPUID.(EAX=07H, ECX=0H):EDX[18] = 1.	
	Last Bra	nch Records Information Leaf (Initial EAX Value = 1CH)	
1CH		NOTE:	
		This leaf pertains to the architectural feature.	
	EAX	Bits 07-00: Supported LBR Depth Values. For each bit n set in this field, the IA32_LBR_DEPTH.DEPTH value 8*(n+1) is supported. Bits 29-08: Reserved. Bit 30: Deep C-state Reset. If set, indicates that LBRs may be cleared on an MWAIT that requests a C-state numerically greater than C1.	
		Bit 31: IP Values Contain LIP. If set, LBR IP values contain LIP. If clear, IP values contain Effective IP.	
	EBX	 Bit 00: CPL Filtering Supported. If set, the processor supports setting IA32_LBR_CTL[2:1] to non-zero value. Bit 01: Branch Filtering Supported. If set, the processor supports setting IA32_LBR_CTL[22:16] to non-zero value. Bit 02: Call-stack Mode Supported. If set, the processor supports setting IA32_LBR_CTL[3] to 1. Bits 31-03: Reserved. 	
	ECX	Bit 00: Mispredict Bit Supported. IA32_LBR_x_INFO[63] holds indication of branch misprediction (MISPRED). Bit 01: Timed LBRs Supported. IA32_LBR_x_INFO[15:0] holds CPU cycles since last LBR entry (CYC_CNT), and IA32_LBR_x_INFO[60] holds an indication of whether the value held there is valid (CYC_CNT_VALID). Bit 02: Branch Type Field Supported. IA32_LBR_INFO_x[59:56] holds indication of the recorded operation's branch type (BR_TYPE). Bits 31-03: Reserved.	
	EDX	Bits 31-00: Reserved.	
	Tile Info	rmation Main Leaf (Initial EAX Value = 1DH, ECX = 0)	
1DH		NOTES: For sub-leaves of 1DH, they are indexed by the palette id. Leaf 1DH sub-leaves 2 and above are reserved.	
	EAX	Bits 31-00: max_palette. Highest numbered palette sub-leaf. Value = 1.	
	EBX	Bits 31-00: Reserved = 0.	
	ECX	Bits 31-00: Reserved = 0.	
	EDX	Bits 31-00: Reserved = 0.	
	Tile Pale	ette 1 Sub-leaf (Initial EAX Value = 1DH, ECX = 1)	
1DH	EAX	Bits 15-00: Palette 1 total_tile_bytes. Value = 8192. Bits 31-16: Palette 1 bytes_per_tile. Value = 1024.	
	EBX	Bits 15-00: Palette 1 bytes_per_row. Value = 64. Bits 31-16: Palette 1 max_names (number of tile registers). Value = 8.	
	ECX	Bits 15-00: Palette 1 max_rows. Value = 16. Bits 31-16: Reserved = 0.	
	EDX	Bits 31-00: Reserved = 0.	

Initial EAX Value		Information Provided about the Processor		
	TMUL Information Main Leaf (Initial EAX Value = 1EH, ECX = 0)			
1EH		NOTE: Leaf 1EH sub-leaves 1 and above are reserved.		
	EAX	Bits 31-00: Reserved = 0.		
	EBX	Bits 07-00: tmul_maxk (rows or columns). Value = 16. Bits 23-08: tmul_maxn (column bytes). Value = 64. Bits 31-24: Reserved = 0.		
	ECX	Bits 31-00: Reserved = 0.		
	EDX	Bits 31-00: Reserved = 0.		
	V2 Exte	nded Topology Enumeration Leaf (Initial EAX Value = 1FH, ECX ≥ 0)		
1FH		 NOTES: CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends using leaf 1FH when available rather than leaf 0BH and ensuring that any leaf 0BH algorithms are updated to support leaf 1FH. The sub-leaves of CPUID leaf 1FH describe an ordered hierarchy of logical processors starting from the smallest-scoped domain of a Logical Processor (sub-leaf index 0) to the Core domain (sub-leaf index 1) to the largest-scoped domain (the last valid sub-leaf index) that is implicitly subordinate to the unenumerated highest-scoped domain of the processor package (socket). The details of each valid domain is enumerated by a corresponding sub-leaf. Details for a domain include its type and how all instances of that domain determine the number of logical processors and x2 APIC ID partitioning at the next higher-scoped domain. The ordering of domains within the hierarchy is fixed architecturally as shown below. For a given processor, not all domains may be relevant or enumerated; however, the logical processor and core domains are always enumerated. As an example, a processor may report an ordered hierarchy consisting only of "Logical Processor." "Core," and "Die." For two valid sub-leaves N and N+1, sub-leaf N+1 represents the next immediate higher-scoped domain of sub-leaf N for the given processor. If sub-leaf index "N" returns an invalid domain type in ECX[15:08] (00H), then all sub-leaves with an index greater than "N" shall also return an invalid domain type. A sub-leaf returning an invalid domain always returns 0 in EAX and EBX. 		
	EAX	Bits 04-00: The number of bits that the x2APIC ID must be shifted to the right to address instances of the next higher-scoped domain. When logical processor is not supported by the processor, the value of this field at the Logical Processor domain sub-leaf may be returned as either 0 (no allocated bits in the x2APIC ID) or 1 (one allocated bit in the x2APIC ID); software should plan accordingly. Bits 31-05: Reserved.		
	EBX	Bits 15-00: The number of logical processors across all instances of this domain within the next higher- scoped domain relative to this current logical processor. (For example, in a processor socket/package comprising "M" dies of "N" cores each, where each core has "L" logical processors, the "die" domain sub- leaf value of this field would be M*N*L. In an asymmetric topology this would be the summation of the value across the lower domain level instances to create each upper domain level instance.) This number reflects configuration as shipped by Intel. Note, software must not use this field to enumerate processor topology*. Bits 31-16: Reserved.		

Initial EAX Value			Information Provided abo	ut the Processor
	ECX Bits 07-00: The input ECX sub-leaf index. Bits 15-08: Domain Type. This field provides an identification value which indicates the domain as below. Although domains are ordered, as also shown below, their assigned identification values a and software should not depend on it. (For example, if a new domain between core and module in fied, it will have an identification value higher than 5.)			
		<u>Hierarchy</u> Lowest 	<u>Domain</u> Logical Processor Core Module Tile Die Die	<u>Domain Type Identification Value</u> 1 2 3 4 5 6
		 Highest	Package/Socket	(implied)
		(Note that enur	neration values of 0 and 7-255 a	re reserved.)
		Bits 31-16: Reserv	ed.	
	EDX	Bits 31-00: x2APIC leaf index in ECX.	ID of the current logical process	or. It is always valid and does not vary with the sub-
		value is only inten	ded for display and diagnostic pur oplications may be different from	enumerate processor topology of the system. The rposes. The actual number of logical processors avail the value of EBX[15:0], depending on software and
	Process	or History Reset Sub-le	eaf (Initial EAX Value = 20H, ECX	(= 0)
20H	EAX	Reports the maxim	num number of sub-leaves that a	re supported in leaf 20H.
	EBX	nents of hardware Bit 00: Indicates su	-maintained history. upport for both HRESET's EAX[0] of Intel® Thread Director history	T_ENABLE MSR to enable reset of different compo- parameter, and IA32_HRESET_ENABLE[0] set by the
	ECX	Reserved.		
	EDX	Reserved.		
	Unimple	emented CPUID Leaf Fu	Inctions	
21H		EAX value is 21H. information) is at l	f the value returned by CPUID.0:	sor identification or feature information if the initial EAX (the maximum input value for basic CPUID gisters EAX, EBX, ECX, and EDX. Otherwise, the data
40000000H				sor identification or feature information if the initial
– 4FFFFFFFH		EAX value is in the	range 40000000H to 4FFFFFF	н.
	Extende	ed Function CPUID Info	rmation	
80000000H	EAX		lue for Extended Function CPUID	Information.
	EBX	Reserved.		
	ECX	Reserved.		
	EDX	Reserved.		

Initial EAX Value		Information Provided about the Processor
80000001H	EAX	Extended Processor Signature and Feature Bits.
	EBX	Reserved.
	ECX	Bit 00: LAHF/SAHF available in 64-bit mode.* Bits 04-01: Reserved. Bit 05: LZCNT. Bits 07-06: Reserved. Bit 08: PREFETCHW. Bits 31-09: Reserved.
	EDX	Bits 10-00: Reserved. Bit 11: SYSCALL/SYSRET.** Bits 19-12: Reserved = 0. Bit 20: Execute Disable Bit available. Bits 25-21: Reserved = 0. Bit 26: 1-GByte pages are available if 1. Bit 27: RDTSCP and IA32_TSC_AUX are available if 1. Bit 28: Reserved = 0. Bit 29: Intel [®] 64 Architecture available if 1. Bits 31-30: Reserved = 0. NOTES: * 1 AHE and SAHE are always available in other modes regardless of the enumeration of this feature flag.
		 * LAHF and SAHF are always available in other modes, regardless of the enumeration of this feature flag. ** Intel processors support SYSCALL and SYSRET only in 64-bit mode. This feature flag is always enumerated as 0 outside 64-bit mode.
8000002H	EAX EBX ECX EDX	Processor Brand String. Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued.
8000003H	EAX EBX ECX EDX	Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued.
80000004H	EAX EBX ECX EDX	Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued. Processor Brand String Continued.
80000005H	EAX EBX ECX EDX	Reserved = 0. Reserved = 0. Reserved = 0. Reserved = 0.
80000006H	EAX EBX	Reserved = 0. Reserved = 0.
	ECX EDX	Bits 07-00: Cache Line size in bytes. Bits 11-08: Reserved. Bits 15-12: L2 Associativity field *. Bits 31-16: Cache size in 1K units. Reserved = 0.

Initial EAX Value		Information Prov	vided about the Processor
		NOTES: * L2 associativity field encodings: OOH - Disabled O1H - 1 way (direct mapped) O2H - 2 ways O3H - Reserved O4H - 4 ways O5H - Reserved O6H - 8 ways O7H - See CPUID leaf O4H, sub-leaf 2** ** CPUID leaf O4H provides details of details	08H - 16 ways 09H - Reserved 0AH - 32 ways 0BH - 48 ways 0CH - 64 ways 0DH - 96 ways 0EH - 128 ways 0FH - Fully associative erministic cache parameters, including the L2 cache in sub-leaf 2
80000007H	EAX EBX ECX EDX	Reserved = 0. Reserved = 0. Reserved = 0. Bits 07-00: Reserved = 0. Bit 08: Invariant TSC available if 1. Bits 31-09: Reserved = 0.	
8000008H	EAX	Linear/Physical Address size. Bits 07-00: #Physical Address Bits*. Bits 15-08: #Linear Address Bits. Bits 31-16: Reserved = 0.	
	EBX ECX EDX		orted, the maximum physical address number supported should led, the number of bits that can be used to address physical] - IA32_TME_ACTIVATE[35:32].

INPUT EAX = 0: Returns CPUID's Highest Value for Basic Processor Information and the Vendor Identification String

When CPUID executes with EAX set to 0, the processor returns the highest value the CPUID recognizes for returning basic processor information. The value is returned in the EAX register and is processor specific.

A vendor identification string is also returned in EBX, EDX, and ECX. For Intel processors, the string is "GenuineIntel" and is expressed:

EBX := 756e6547h (* "Genu", with G in the low eight bits of BL *)

EDX := 49656e69h (* "inel", with i in the low eight bits of DL *)

ECX := 6c65746eh (* "ntel", with n in the low eight bits of CL *)

INPUT EAX = 80000000H: Returns CPUID's Highest Value for Extended Processor Information

When CPUID executes with EAX set to 80000000H, the processor returns the highest value the processor recognizes for returning extended processor information. The value is returned in the EAX register and is processor specific.

IA32_BIOS_SIGN_ID Returns Microcode Update Signature

For processors that support the microcode update facility, the IA32_BIOS_SIGN_ID MSR is loaded with the update signature whenever CPUID executes. The signature is returned in the upper DWORD. For details, see Chapter 10 in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

INPUT EAX = 01H: Returns Model, Family, Stepping Information

When CPUID executes with EAX set to 01H, version information is returned in EAX (see Figure 3-6). For example: model, family, and processor type for the Intel Xeon processor 5100 series is as follows:

- Model 1111B
- Family 0101B
- Processor Type 00B

See Table 3-18 for available processor type values. Stepping IDs are provided as needed.




Figure 3-6. Version Information Returned by CPUID in EAX

Table 3-18. Processor Type Field

Туре	Encoding
Original OEM Processor	00B
Intel OverDrive [®] Processor	01B
Dual processor (not applicable to Intel486 processors)	10B
Intel reserved	11B

NOTE

See Chapter 20 in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for information on identifying earlier IA-32 processors.

The Extended Family ID needs to be examined only when the Family ID is 0FH. Integrate the fields into a display using the following rule:

IF Family_ID \neq 0FH

THEN DisplayFamily = Family_ID;

ELSE DisplayFamily = Extended_Family_ID + Family_ID;

FI;

(* Show DisplayFamily as HEX field. *)

The Extended Model ID needs to be examined only when the Family ID is 06H or 0FH. Integrate the field into a display using the following rule:

```
IF (Family_ID = 06H or Family_ID = 0FH)
THEN DisplayModel = (Extended_Model_ID « 4) + Model_ID;
(* Right justify and zero-extend 4-bit field; display Model_ID as HEX field.*)
ELSE DisplayModel = Model_ID;
```

FI;

(* Show DisplayModel as HEX field. *)

INPUT EAX = 01H: Returns Additional Information in EBX

When CPUID executes with EAX set to 01H, additional information is returned to the EBX register:

- Brand index (low byte of EBX) this number provides an entry into a brand string table that contains brand strings for IA-32 processors. More information about this field is provided later in this section.
- CLFLUSH instruction cache line size (second byte of EBX) this number indicates the size of the cache line flushed by the CLFLUSH and CLFLUSHOPT instructions in 8-byte increments. This field was introduced in the Pentium 4 processor.
- Local APIC ID (high byte of EBX) this number is the 8-bit ID that is assigned to the local APIC on the processor during power up. This field was introduced in the Pentium 4 processor.

INPUT EAX = 01H: Returns Feature Information in ECX and EDX

When CPUID executes with EAX set to 01H, feature information is returned in ECX and EDX.

- Figure 3-7 and Table 3-19 show encodings for ECX.
- Figure 3-8 and Table 3-20 show encodings for EDX.

For all feature flags, a 1 indicates that the feature is supported. Use Intel to properly interpret feature flags.

NOTE

Software must confirm that a processor feature is present using feature flags returned by CPUID prior to using the feature. Software should not depend on future offerings retaining all features.




Figure 3-7. Feature Information Returned in the ECX Register

Bit #	Mnemonic	Description
0	SSE3	Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology.
1	PCLMULQDQ	PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction.
2	DTES64	64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout.
3	MONITOR	MONITOR/MWAIT. A value of 1 indicates the processor supports this feature.
4	DS-CPL	CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.
5	VMX	Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology.
6	SMX	Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 7, "Safer Mode Extensions Reference."
7	EIST	Enhanced Intel SpeedStep [®] technology. A value of 1 indicates that the processor supports this technology.
8	TM2	Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology.
9	SSSE3	A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor.

Table 3-19. Feature Information Returned in the ECX Register

Table 3-19. Feature Information Returned in the ECX Register (Contd.)

Bit #	Mnemonic	Description
10	CNXT-ID	L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.
11	SDBG	A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug.
12	FMA	A value of 1 indicates the processor supports FMA extensions using YMM state.
13	CMPXCHG16B	CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the "CMPXCHG8B/CMPXCHG16B—Compare and Exchange Bytes" section in this chapter for a description.
14	xTPR Update Control	xTPR Update Control. A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[bit 23].
15	PDCM	Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance and debug feature indication MSR IA32_PERF_CAPABILITIES.
16	Reserved	Reserved
17	PCID	Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1.
18	DCA	A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device.
19	SSE4_1	A value of 1 indicates that the processor supports SSE4.1.
20	SSE4_2	A value of 1 indicates that the processor supports SSE4.2.
21	x2APIC	A value of 1 indicates that the processor supports x2APIC feature.
22	MOVBE	A value of 1 indicates that the processor supports MOVBE instruction.
23	POPCNT	A value of 1 indicates that the processor supports the POPCNT instruction.
24	TSC-Deadline	A value of 1 indicates that the processor's local APIC timer supports one-shot operation using a TSC deadline value.
25	AESNI	A value of 1 indicates that the processor supports the AESNI instruction extensions.
26	XSAVE	A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCRO.
27	OSXSAVE	A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable XSETBV/XGETBV instructions to access XCRO and to support processor extended state management using XSAVE/XRSTOR.
28	AVX	A value of 1 indicates the processor supports the AVX instruction extensions.
29	F16C	A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.
30	RDRAND	A value of 1 indicates that processor supports RDRAND instruction.
31	Not Used	Always returns 0.




Figure 3-8. Feature Information Returned in the EDX Register

Bit #	Mnemonic	Description
0	FPU	Floating-Point Unit On-Chip. The processor contains an x87 FPU.
1	VME	Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.
2	DE	Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5.
3	PSE	Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs.
4	TSC	Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege.
5	MSR	Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.
6	PAE	Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1.
7	MCE	Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature.
8	CX8	CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic).
9	APIC	APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated).
10	Reserved	Reserved
11	SEP	SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported.
12	MTRR	Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported.
13	PGE	Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.
14	MCA	Machine Check Architecture. A value of 1 indicates the Machine Check Architecture of reporting machine errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported.
15	CMOV	Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported
16	PAT	Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity.
17	PSE-36	36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size.
18	PSN	Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled.
19	CLFSH	CLFLUSH Instruction. CLFLUSH Instruction is supported.
20	Reserved	Reserved

Table 3-20. More on Feature Information Returned in the EDX Register

Bit #	Mnemonic	Description
21	DS	Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and processor event-based sampling (PEBS) facilities (see Chapter 24, "Introduction to Virtual Machine Extensions," in the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C).
22	ACPI	Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.
23	MMX	Intel MMX Technology. The processor supports the Intel MMX technology.
24	FXSR	FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating-point context. Presence of this bit also indicates that CR4.0SFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.
25	SSE	SSE. The processor supports the SSE extensions.
26	SSE2	SSE2. The processor supports the SSE2 extensions.
27	SS	Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.
28	HTT	Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is valid for the package.
29	ТМ	Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC).
30	Reserved	Reserved
31	PBE	Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt.

Table 3-20. More on Feature Information Returned in the EDX Register (Contd.)

INPUT EAX = 02H: TLB/Cache/Prefetch Information Returned in EAX, EBX, ECX, EDX

When CPUID executes with EAX set to 02H, the processor returns information about the processor's internal TLBs, cache, and prefetch hardware in the EAX, EBX, ECX, and EDX registers. The information is reported in encoded form and fall into the following categories:

- The least-significant byte in register EAX (register AL) will always return 01H. Software should ignore this value and not interpret it as an informational descriptor.
- The most significant bit (bit 31) of each register indicates whether the register contains valid information (set to 0) or is reserved (set to 1).
- If a register contains valid information, the information is contained in 1 byte descriptors. There are four types of encoding values for the byte descriptor, the encoding type is noted in the second column of Table 3-21. Table 3-21 lists the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache, prefetch, or TLB types. The descriptors may appear in any order. Note also a processor may report a general descriptor type (FFH) and not report any byte descriptor of "cache type" via CPUID leaf 2.

Descriptor Value	Туре	Cache or TLB Description
00H	General	Null descriptor, this byte contains no information.
01H	TLB	Instruction TLB: 4 KByte pages, 4-way set associative, 32 entries.
02H	TLB	Instruction TLB: 4 MByte pages, fully associative, 2 entries.
03H	TLB	Data TLB: 4 KByte pages, 4-way set associative, 64 entries.
04H	TLB	Data TLB: 4 MByte pages, 4-way set associative, 8 entries.
05H	TLB	Data TLB1: 4 MByte pages, 4-way set associative, 32 entries.
06H	Cache	1st-level instruction cache: 8 KBytes, 4-way set associative, 32 byte line size.
08H	Cache	1st-level instruction cache: 16 KBytes, 4-way set associative, 32 byte line size.
09H	Cache	1st-level instruction cache: 32KBytes, 4-way set associative, 64 byte line size.
0AH	Cache	1st-level data cache: 8 KBytes, 2-way set associative, 32 byte line size.
OBH	TLB	Instruction TLB: 4 MByte pages, 4-way set associative, 4 entries.
0CH	Cache	1st-level data cache: 16 KBytes, 4-way set associative, 32 byte line size.
ODH	Cache	1st-level data cache: 16 KBytes, 4-way set associative, 64 byte line size.
0EH	Cache	1st-level data cache: 24 KBytes, 6-way set associative, 64 byte line size.
1DH	Cache	2nd-level cache: 128 KBytes, 2-way set associative, 64 byte line size.
21H	Cache	2nd-level cache: 256 KBytes, 8-way set associative, 64 byte line size.
22H	Cache	3rd-level cache: 512 KBytes, 4-way set associative, 64 byte line size, 2 lines per sector.
23H	Cache	3rd-level cache: 1 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector.
24H	Cache	2nd-level cache: 1 MBytes, 16-way set associative, 64 byte line size.
25H	Cache	3rd-level cache: 2 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector.
29H	Cache	3rd-level cache: 4 MBytes, 8-way set associative, 64 byte line size, 2 lines per sector.
2CH	Cache	1st-level data cache: 32 KBytes, 8-way set associative, 64 byte line size.
30H	Cache	1st-level instruction cache: 32 KBytes, 8-way set associative, 64 byte line size.
40H	Cache	No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache.
41H	Cache	2nd-level cache: 128 KBytes, 4-way set associative, 32 byte line size.
42H	Cache	2nd-level cache: 256 KBytes, 4-way set associative, 32 byte line size.
43H	Cache	2nd-level cache: 512 KBytes, 4-way set associative, 32 byte line size.
44H	Cache	2nd-level cache: 1 MByte, 4-way set associative, 32 byte line size.
45H	Cache	2nd-level cache: 2 MByte, 4-way set associative, 32 byte line size.
46H	Cache	3rd-level cache: 4 MByte, 4-way set associative, 64 byte line size.
47H	Cache	3rd-level cache: 8 MByte, 8-way set associative, 64 byte line size.
48H	Cache	2nd-level cache: 3MByte, 12-way set associative, 64 byte line size.
49H	Cache	3rd-level cache: 4MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0FH, Model 06H);
		2nd-level cache: 4 MByte, 16-way set associative, 64 byte line size.
4AH	Cache	3rd-level cache: 6MByte, 12-way set associative, 64 byte line size.
4BH	Cache	3rd-level cache: 8MByte, 16-way set associative, 64 byte line size.
4CH	Cache	3rd-level cache: 12MByte, 12-way set associative, 64 byte line size.
4DH	Cache	3rd-level cache: 16MByte, 16-way set associative, 64 byte line size.
4EH	Cache	2nd-level cache: 6MByte, 24-way set associative, 64 byte line size.
4FH	TLB	Instruction TLB: 4 KByte pages, 32 entries.

Table 3-21. Encoding of CPUID Leaf 2 Descriptors

Descriptor	Type	Cache or TLB Description
Value	Туре	-
50H	TLB	Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 64 entries.
51H	TLB	Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 128 entries.
52H	TLB	Instruction TLB: 4 KByte and 2-MByte or 4-MByte pages, 256 entries.
55H	TLB	Instruction TLB: 2-MByte or 4-MByte pages, fully associative, 7 entries.
56H	TLB	Data TLBO: 4 MByte pages, 4-way set associative, 16 entries.
57H	TLB	Data TLBO: 4 KByte pages, 4-way associative, 16 entries.
59H	TLB	Data TLBO: 4 KByte pages, fully associative, 16 entries.
5AH	TLB	Data TLBO: 2 MByte or 4 MByte pages, 4-way set associative, 32 entries.
5BH	TLB	Data TLB: 4 KByte and 4 MByte pages, 64 entries.
5CH	TLB	Data TLB: 4 KByte and 4 MByte pages,128 entries.
5DH	TLB	Data TLB: 4 KByte and 4 MByte pages,256 entries.
60H	Cache	1st-level data cache: 16 KByte, 8-way set associative, 64 byte line size.
61H	TLB	Instruction TLB: 4 KByte pages, fully associative, 48 entries.
63H	TLB	Data TLB: 2 MByte or 4 MByte pages, 4-way set associative, 32 entries and a separate array with 1 GByte pages, 4-way set associative, 4 entries.
64H	TLB	Data TLB: 4 KByte pages, 4-way set associative, 512 entries.
66H	Cache	1st-level data cache: 8 KByte, 4-way set associative, 64 byte line size.
67H	Cache	1st-level data cache: 16 KByte, 4-way set associative, 64 byte line size.
68H	Cache	1st-level data cache: 32 KByte, 4-way set associative, 64 byte line size.
6AH	Cache	uTLB: 4 KByte pages, 8-way set associative, 64 entries.
6BH	Cache	DTLB: 4 KByte pages, 8-way set associative, 256 entries.
6CH	Cache	DTLB: 2M/4M pages, 8-way set associative, 128 entries.
6DH	Cache	DTLB: 1 GByte pages, fully associative, 16 entries.
70H	Cache	Trace cache: 12 K-μop, 8-way set associative.
71H	Cache	Trace cache: 16 K-μop, 8-way set associative.
72H	Cache	Trace cache: 32 K-μop, 8-way set associative.
76H	TLB	Instruction TLB: 2M/4M pages, fully associative, 8 entries.
78H	Cache	2nd-level cache: 1 MByte, 4-way set associative, 64byte line size.
79H	Cache	2nd-level cache: 128 KByte, 8-way set associative, 64 byte line size, 2 lines per sector.
7AH	Cache	2nd-level cache: 256 KByte, 8-way set associative, 64 byte line size, 2 lines per sector.
7BH	Cache	2nd-level cache: 512 KByte, 8-way set associative, 64 byte line size, 2 lines per sector.
7CH	Cache	2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size, 2 lines per sector.
7DH	Cache	2nd-level cache: 2 MByte, 8-way set associative, 64byte line size.
7FH	Cache	2nd-level cache: 512 KByte, 2-way set associative, 64-byte line size.
80H	Cache	2nd-level cache: 512 KByte, 8-way set associative, 64-byte line size.
82H	Cache	2nd-level cache: 256 KByte, 8-way set associative, 32 byte line size.
83H	Cache	2nd-level cache: 512 KByte, 8-way set associative, 32 byte line size.
84H	Cache	2nd-level cache: 1 MByte, 8-way set associative, 32 byte line size.
85H	Cache	2nd-level cache: 2 MByte, 8-way set associative, 32 byte line size.
86H	Cache	2nd-level cache: 512 KByte, 4-way set associative, 64 byte line size.
87H	Cache	2nd-level cache: 1 MByte, 8-way set associative, 64 byte line size.

Table 3-21. Encoding of CPUID Leaf 2 Descriptors (Contd.)

Descriptor Value	Туре	Cache or TLB Description
AOH	DTLB	DTLB: 4k pages, fully associative, 32 entries.
BOH	TLB	Instruction TLB: 4 KByte pages, 4-way set associative, 128 entries.
B1H	TLB	Instruction TLB: 2M pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries.
B2H	TLB	Instruction TLB: 4KByte pages, 4-way set associative, 64 entries.
B3H	TLB	Data TLB: 4 KByte pages, 4-way set associative, 128 entries.
B4H	TLB	Data TLB1: 4 KByte pages, 4-way associative, 256 entries.
B5H	TLB	Instruction TLB: 4KByte pages, 8-way set associative, 64 entries.
B6H	TLB	Instruction TLB: 4KByte pages, 8-way set associative, 128 entries.
BAH	TLB	Data TLB1: 4 KByte pages, 4-way associative, 64 entries.
COH	TLB	Data TLB: 4 KByte and 4 MByte pages, 4-way associative, 8 entries.
C1H	STLB	Shared 2nd-Level TLB: 4 KByte/2MByte pages, 8-way associative, 1024 entries.
C2H	DTLB	DTLB: 4 KByte/2 MByte pages, 4-way associative, 16 entries.
СЗН	STLB	Shared 2nd-Level TLB: 4 KByte /2 MByte pages, 6-way associative, 1536 entries. Also 1GBbyte pages, 4-way, 16 entries.
C4H	DTLB	DTLB: 2M/4M Byte pages, 4-way associative, 32 entries.
CAH	STLB	Shared 2nd-Level TLB: 4 KByte pages, 4-way associative, 512 entries.
DOH	Cache	3rd-level cache: 512 KByte, 4-way set associative, 64 byte line size.
D1H	Cache	3rd-level cache: 1 MByte, 4-way set associative, 64 byte line size.
D2H	Cache	3rd-level cache: 2 MByte, 4-way set associative, 64 byte line size.
D6H	Cache	3rd-level cache: 1 MByte, 8-way set associative, 64 byte line size.
D7H	Cache	3rd-level cache: 2 MByte, 8-way set associative, 64 byte line size.
D8H	Cache	3rd-level cache: 4 MByte, 8-way set associative, 64 byte line size.
DCH	Cache	3rd-level cache: 1.5 MByte, 12-way set associative, 64 byte line size.
DDH	Cache	3rd-level cache: 3 MByte, 12-way set associative, 64 byte line size.
DEH	Cache	3rd-level cache: 6 MByte, 12-way set associative, 64 byte line size.
E2H	Cache	3rd-level cache: 2 MByte, 16-way set associative, 64 byte line size.
E3H	Cache	3rd-level cache: 4 MByte, 16-way set associative, 64 byte line size.
E4H	Cache	3rd-level cache: 8 MByte, 16-way set associative, 64 byte line size.
EAH	Cache	3rd-level cache: 12MByte, 24-way set associative, 64 byte line size.
EBH	Cache	3rd-level cache: 18MByte, 24-way set associative, 64 byte line size.
ECH	Cache	3rd-level cache: 24MByte, 24-way set associative, 64 byte line size.
FOH	Prefetch	64-Byte prefetching.
F1H	Prefetch	128-Byte prefetching.
FEH	General	CPUID leaf 2 does not report TLB descriptor information; use CPUID leaf 18H to query TLB and other address translation parameters.
FFH	General	CPUID leaf 2 does not report cache descriptor information, use CPUID leaf 4 to query cache parameters.

Table 3-21. Encoding of CPUID Leaf 2 Descriptors (Contd.)

Example 3-1. Example of Cache and TLB Interpretation

The first member of the family of Pentium 4 processors returns the following information about caches and TLBs when the CPUID executes with an input value of 2:

EAX 66 5B 50 01H EBX 0H ECX 0H EDX 00 7A 70 00H

Which means:

- The least-significant byte (byte 0) of register EAX is set to 01H. This value should be ignored.
- The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register contains valid 1-byte descriptors.
- Bytes 1, 2, and 3 of register EAX indicate that the processor has:
 - 50H a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4-MByte pages.
 - 5BH a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages.
 - 66H an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size.
- The descriptors in registers EBX and ECX are valid, but contain NULL descriptors.
- Bytes 0, 1, 2, and 3 of register EDX indicate that the processor has:
 - 00H NULL descriptor.
 - 70H Trace cache: 12 K-μop, 8-way set associative.
 - 7AH a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size.
 - 00H NULL descriptor.

INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level

When CPUID executes with EAX set to 04H and ECX contains an index value, the processor returns encoded data that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid index values start from 0.

Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an index value of 0, until the parameters report the value associated with the cache type field is 0. The architecturally defined fields reported by deterministic cache parameters are documented in Table 3-17.

This Cache Size in Bytes

- = (Ways + 1) * (Partitions + 1) * (Line_Size + 1) * (Sets + 1)
- = (EBX[31:22] + 1) * (EBX[21:12] + 1) * (EBX[11:0] + 1) * (ECX + 1)

The CPUID leaf 04H also reports data that can be used to derive the topology of processor cores in a physical package. This information is constant for all valid index values. Software can query the raw data reported by executing CPUID with EAX=04H and ECX=0 and use it as part of the topology enumeration algorithm described in Chapter 9, "Multiple-Processor Management," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

INPUT EAX = 05H: Returns MONITOR and MWAIT Features

When CPUID executes with EAX set to 05H, the processor returns information about features available to MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power management. See Table 3-17.

INPUT EAX = 06H: Returns Thermal and Power Management Features

When CPUID executes with EAX set to 06H, the processor returns information about thermal and power management features. See Table 3-17.

INPUT EAX = 07H: Returns Structured Extended Feature Enumeration Information

When CPUID executes with EAX set to 07H and ECX = 0, the processor returns information about the maximum input value for sub-leaves that contain extended feature flags. See Table 3-17.

When CPUID executes with EAX set to 07H and the input value of ECX is invalid (see leaf 07H entry in Table 3-17), the processor returns 0 in EAX/EBX/ECX/EDX. In subleaf 0, EAX returns the maximum input value of the highest leaf 7 sub-leaf, and EBX, ECX & EDX contain information of extended feature flags.

INPUT EAX = 09H: Returns Direct Cache Access Information

When CPUID executes with EAX set to 09H, the processor returns information about Direct Cache Access capabilities. See Table 3-17.

INPUT EAX = 0AH: Returns Architectural Performance Monitoring Features

When CPUID executes with EAX set to 0AH, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID (see Table 3-17) is greater than Pn 0. See Table 3-17.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 24, "Introduction to Virtual Machine Extensions," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C.

INPUT EAX = OBH: Returns Extended Topology Information

CPUID leaf 1FH is a preferred superset to leaf 0BH. Intel recommends first checking for the existence of Leaf 1FH before using leaf 0BH.

When CPUID executes with EAX set to 0BH, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf 0BH by verifying (a) the highest leaf index supported by CPUID is >= 0BH, and (b) CPUID.0BH:EBX[15:0] reports a non-zero value. See Table 3-17.

INPUT EAX = 0DH: Returns Processor Extended States Enumeration Information

When CPUID executes with EAX set to 0DH and ECX = 0, the processor returns information about the bit-vector representation of all processor state extensions that are supported in the processor and storage size requirements of the XSAVE/XRSTOR area. See Table 3-17.

When CPUID executes with EAX set to 0DH and ECX = n (n > 1, and is a valid sub-leaf index), the processor returns information about the size and offset of each processor extended state save area within the XSAVE/XRSTOR area. See Table 3-17. Software can use the forward-extendable technique depicted below to query the valid sub-leaves and obtain size and offset information for each processor extended state save area:

For i = 2 to 62 // sub-leaf 1 is reserved

- IF (CPUID.(EAX=0DH, ECX=0H):VECTOR[i] = 1) // VECTOR is the 64-bit value of EDX:EAX Execute CPUID.(EAX=0DH, ECX = i) to examine size and offset for sub-leaf i;
- FI;

INPUT EAX = OFH: Returns Intel Resource Director Technology (Intel RDT) Monitoring Enumeration Information

When CPUID executes with EAX set to 0FH and ECX = 0, the processor returns information about the bit-vector representation of QoS monitoring resource types that are supported in the processor and maximum range of RMID values the processor can use to monitor of any supported resource types. Each bit, starting from bit 1, corresponds to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that software must use to query QoS monitoring capability available for that type. See Table 3-17.

When CPUID executes with EAX set to 0FH and ECX = n (n > = 1, and is a valid ResID), the processor returns information software can use to program IA32_PQR_ASSOC, IA32_QM_EVTSEL MSRs before reading QoS data from the IA32_QM_CTR MSR.

INPUT EAX = 10H: Returns Intel Resource Director Technology (Intel RDT) Allocation Enumeration Information

When CPUID executes with EAX set to 10H and ECX = 0, the processor returns information about the bit-vector representation of QoS Enforcement resource types that are supported in the processor. Each bit, starting from bit 1, corresponds to a specific resource type if the bit is set. The bit position corresponds to the sub-leaf index (or ResID) that software must use to query QoS enforcement capability available for that type. See Table 3-17.

When CPUID executes with EAX set to 10H and ECX = n (n > = 1, and is a valid ResID), the processor returns information about available classes of service and range of QoS mask MSRs that software can use to configure each class of services using capability bit masks in the QoS Mask registers, IA32_resourceType_Mask_n.

INPUT EAX = 12H: Returns Intel SGX Enumeration Information

When CPUID executes with EAX set to 12H and ECX = 0H, the processor returns information about Intel SGX capabilities. See Table 3-17.

When CPUID executes with EAX set to 12H and ECX = 1H, the processor returns information about Intel SGX attributes. See Table 3-17.

When CPUID executes with EAX set to 12H and ECX = n (n > 1), the processor returns information about Intel SGX Enclave Page Cache. See Table 3-17.

INPUT EAX = 14H: Returns Intel Processor Trace Enumeration Information

When CPUID executes with EAX set to 14H and ECX = 0H, the processor returns information about Intel Processor Trace extensions. See Table 3-17.

When CPUID executes with EAX set to 14H and ECX = n (n > 0 and less than the number of non-zero bits in CPUID.(EAX=14H, ECX= 0H).EAX), the processor returns information about packet generation in Intel Processor Trace. See Table 3-17.

INPUT EAX = 15H: Returns Time Stamp Counter and Nominal Core Crystal Clock Information

When CPUID executes with EAX set to 15H and ECX = 0H, the processor returns information about Time Stamp Counter and Core Crystal Clock. See Table 3-17.

INPUT EAX = 16H: Returns Processor Frequency Information

When CPUID executes with EAX set to 16H, the processor returns information about Processor Frequency Information. See Table 3-17.

INPUT EAX = 17H: Returns System-On-Chip Information

When CPUID executes with EAX set to 17H, the processor returns information about the System-On-Chip Vendor Attribute Enumeration. See Table 3-17.

INPUT EAX = 18H: Returns Deterministic Address Translation Parameters Information

When CPUID executes with EAX set to 18H, the processor returns information about the Deterministic Address Translation Parameters. See Table 3-17.

INPUT EAX = 19H: Returns Key Locker Information

When CPUID executes with EAX set to 19H, the processor returns information about Key Locker. See Table 3-17.

INPUT EAX = 1AH: Returns Native Model ID Information

When CPUID executes with EAX set to 1AH, the processor returns information about Native Model Identification. See Table 3-17.

INPUT EAX = 1BH: Returns PCONFIG Information

When CPUID executes with EAX set to 1BH, the processor returns information about PCONFIG capabilities. This information is enumerated in sub-leaves selected by the value of ECX (starting with 0).

Each sub-leaf of CPUID function 1BH enumerates its **sub-leaf type** in EAX. If a sub-leaf type is 0, the sub-leaf is invalid and zero is returned in EBX, ECX, and EDX. In this case, all subsequent sub-leaves (selected by larger input values of ECX) are also invalid.

The only valid sub-leaf type currently defined is 1, indicating that the sub-leaf enumerates target identifiers for the PCONFIG instruction. Any non-zero value returned in EBX, ECX, or EDX indicates a valid target identifier of the PCONFIG instruction (any value of zero should be ignored). The only target identifier currently defined is 1, indicating TME-MK. See the "PCONFIG—Platform Configuration" instruction in Chapter 4 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, for more information.

INPUT EAX = 1CH: Returns Last Branch Record Information

When CPUID executes with EAX set to 1CH, the processor returns information about LBRs (the architectural feature). See Table 3-17.

INPUT EAX = 1DH: Returns Tile Information

When CPUID executes with EAX set to 1DH and ECX = 0H, the processor returns information about tile architecture. See Table 3-17.

When CPUID executes with EAX set to 1DH and ECX = 1H, the processor returns information about tile palette 1. See Table 3-17.

INPUT EAX = 1EH: Returns TMUL Information

When CPUID executes with EAX set to 1EH and ECX = 0H, the processor returns information about TMUL capabilities. See Table 3-17.

INPUT EAX = 1FH: Returns V2 Extended Topology Information

When CPUID executes with EAX set to 1FH, the processor returns information about extended topology enumeration data. Software must detect the presence of CPUID leaf 1FH by verifying (a) the highest leaf index supported by CPUID is >= 1FH, and (b) CPUID.1FH:EBX[15:0] reports a non-zero value. See Table 3-17.

INPUT EAX = 20H: Returns History Reset Information

When CPUID executes with EAX set to 20H, the processor returns information about History Reset. See Table 3-17.

METHODS FOR RETURNING BRANDING INFORMATION

Use the following techniques to access branding information:

- 1. Processor brand string method.
- 2. Processor brand index; this method uses a software supplied brand string table.

These two methods are discussed in the following sections. For methods that are available in early processors, see Section: "Identification of Earlier IA-32 Processors" in Chapter 20 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

The Processor Brand String Method

Figure 3-9 describes the algorithm used for detection of the brand string. Processor brand identification software should execute this algorithm on all Intel 64 and IA-32 processors.

This method (introduced with Pentium 4 processors) returns an ASCII brand identification string and the Processor Base frequency of the processor to the EAX, EBX, ECX, and EDX registers.




Figure 3-9. Determination of Support for the Processor Brand String

How Brand Strings Work

To use the brand string method, execute CPUID with EAX input of 8000002H through 80000004H. For each input value, CPUID returns 16 ASCII characters using EAX, EBX, ECX, and EDX. The returned string will be NULL-terminated.

Table 3-22 shows the brand string that is returned by the first processor in the Pentium 4 processor family.

EAX Input Value	Return Values	ASCII Equivalent
8000002H	EAX = 20202020H	u n
	EBX = 20202020H	и п
	ECX = 20202020H	и п
	EDX = 6E492020H	"n!"
8000003H	EAX = 286C6574H	"(let"
	EBX = 50202952H	"P)R"
	ECX = 69746E65H	"itne"
	EDX = 52286D75H	"R(mu"

Table 3-22. Processor Brand String Returned with Pentium 4 Processor
--

EAX Input Value	Return Values	ASCII Equivalent
8000004H	EAX = 20342029H	" 4)"
	EBX = 20555043H	" UPC"
	ECX = 30303531H	"0051"
	EDX = 007A484DH	"\0zHM"

Table 3-22. Processor Brand String Returned with Pentium 4 Processor (Contd.)

Extracting the Processor Frequency from Brand Strings

Figure 3-10 provides an algorithm which software can use to extract the Processor Base frequency from the processor brand string.




Figure 3-10. Algorithm for Extracting Processor Frequency

The Processor Brand Index Method

The brand index method (introduced with Pentium[®] III Xeon[®] processors) provides an entry point into a brand identification table that is maintained in memory by system software and is accessible from system- and user-level code. In this table, each brand index is associate with an ASCII brand identification string that identifies the official Intel family and model number of a processor.

When CPUID executes with EAX set to 1, the processor returns a brand index to the low byte in EBX. Software can then use this index to locate the brand identification string for the processor in the brand identification table. The first entry (brand index 0) in this table is reserved, allowing for backward compatibility with processors that do not support the brand identification feature. Starting with processor signature family ID = 0FH, model = 03H, brand index method is no longer supported. Use brand string method instead.

Table 3-23 shows brand indices that have identification strings associated with them.

Brand Index	Brand String
00H	This processor does not support the brand identification feature
01H	Intel(R) Celeron(R) processor ¹
02H	Intel(R) Pentium(R) III processor ¹
03H	Intel(R) Pentium(R) III Xeon(R) processor; If processor signature = 000006B1h, then Intel(R) Celeron(R) processor
04H	Intel(R) Pentium(R) III processor
06H	Mobile Intel(R) Pentium(R) III processor-M
07H	Mobile Intel(R) Celeron(R) processor ¹
08H	Intel(R) Pentium(R) 4 processor
09H	Intel(R) Pentium(R) 4 processor
OAH	Intel(R) Celeron(R) processor ¹
OBH	Intel(R) Xeon(R) processor; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor MP
0CH	Intel(R) Xeon(R) processor MP
OEH	Mobile Intel(R) Pentium(R) 4 processor-M; If processor signature = 00000F13h, then Intel(R) Xeon(R) processor
OFH	Mobile Intel(R) Celeron(R) processor ¹
11H	Mobile Genuine Intel(R) processor
12H	Intel(R) Celeron(R) M processor
13H	Mobile Intel(R) Celeron(R) processor ¹
14H	Intel(R) Celeron(R) processor
15H	Mobile Genuine Intel(R) processor
16H	Intel(R) Pentium(R) M processor
17H	Mobile Intel(R) Celeron(R) processor ¹
18H - 0FFH	RESERVED

Table 3-23. Mapping of Brand Indices; and Intel 64 and IA-32 Processor Brand Strings

NOTES:

1. Indicates versions of these processors that were introduced after the Pentium III

IA-32 Architecture Compatibility

CPUID is not supported in early models of the Intel486 processor or in any IA-32 processor earlier than the Intel486 processor.

Operation

IA32_BIOS_SIGN_ID MSR := Update with installed microcode revision number;

CASE (EAX) OF

EAX = 0:

EAX := Highest basic function input value understood by CPUID;

- EBX := Vendor identification string;
- EDX := Vendor identification string;
- ECX := Vendor identification string;

BREAK;

EAX = 1H: EAX[3:0] := Stepping ID;

```
EAX[7:4] := Model;
EAX[11:8] := Family;
```

```
EAX[13:12] := Processor type;
    EAX[15:14] := Reserved;
    EAX[19:16] := Extended Model;
    EAX[27:20] := Extended Family;
    EAX[31:28] := Reserved;
    EBX[7:0] := Brand Index; (* Reserved if the value is zero. *)
    EBX[15:8] := CLFLUSH Line Size;
    EBX[16:23] := Reserved; (* Number of threads enabled = 2 if MT enable fuse set. *)
    EBX[24:31] := Initial APIC ID;
    ECX := Feature flags; (* See Figure 3-7. *)
    EDX := Feature flags; (* See Figure 3-8. *)
BREAK;
EAX = 2H:
    EAX := Cache and TLB information;
    EBX := Cache and TLB information:
    ECX := Cache and TLB information;
    EDX := Cache and TLB information;
BREAK;
EAX = 3H:
    EAX := Reserved;
    EBX := Reserved;
    ECX := ProcessorSerialNumber[31:0];
    (* Pentium III processors only, otherwise reserved. *)
    EDX := ProcessorSerialNumber[63:32];
    (* Pentium III processors only, otherwise reserved. *
BREAK
EAX = 4H
    EAX := Deterministic Cache Parameters Leaf; (* See Table 3-17. *)
    EBX := Deterministic Cache Parameters Leaf;
    ECX := Deterministic Cache Parameters Leaf:
    EDX := Deterministic Cache Parameters Leaf;
BREAK;
EAX = 5H:
    EAX := MONITOR/MWAIT Leaf; (* See Table 3-17. *)
    EBX := MONITOR/MWAIT Leaf:
    ECX := MONITOR/MWAIT Leaf;
    EDX := MONITOR/MWAIT Leaf;
BREAK;
EAX = 6H:
    EAX := Thermal and Power Management Leaf; (* See Table 3-17. *)
    EBX := Thermal and Power Management Leaf;
    ECX := Thermal and Power Management Leaf;
    EDX := Thermal and Power Management Leaf;
BREAK;
EAX = 7H:
    EAX := Structured Extended Feature Flags Enumeration Leaf; (* See Table 3-17. *)
    EBX := Structured Extended Feature Flags Enumeration Leaf;
    ECX := Structured Extended Feature Flags Enumeration Leaf;
    EDX := Structured Extended Feature Flags Enumeration Leaf;
BREAK;
EAX = 8H:
    EAX := Reserved = 0;
    EBX := Reserved = 0;
    ECX := Reserved = 0;
```

EDX := Reserved = 0; BREAK: EAX = 9H: EAX := Direct Cache Access Information Leaf; (* See Table 3-17. *) EBX := Direct Cache Access Information Leaf; ECX := Direct Cache Access Information Leaf; EDX := Direct Cache Access Information Leaf; BREAK; EAX = AH: EAX := Architectural Performance Monitoring Leaf; (* See Table 3-17. *) EBX := Architectural Performance Monitoring Leaf; ECX := Architectural Performance Monitoring Leaf; EDX := Architectural Performance Monitoring Leaf; BREAK EAX = BH: EAX := Extended Topology Enumeration Leaf; (* See Table 3-17. *) EBX := Extended Topology Enumeration Leaf; ECX := Extended Topology Enumeration Leaf; EDX := Extended Topology Enumeration Leaf; BREAK; EAX = CH:EAX := Reserved = 0; EBX := Reserved = 0; ECX := Reserved = 0: EDX := Reserved = 0; BREAK: EAX = DH: EAX := Processor Extended State Enumeration Leaf; (* See Table 3-17. *) EBX := Processor Extended State Enumeration Leaf; ECX := Processor Extended State Enumeration Leaf: EDX := Processor Extended State Enumeration Leaf; BREAK; EAX = EH:EAX := Reserved = 0; EBX := Reserved = 0: ECX := Reserved = 0; EDX := Reserved = 0; BREAK; EAX = FH: EAX := Intel Resource Director Technology Monitoring Enumeration Leaf; (* See Table 3-17. *) EBX := Intel Resource Director Technology Monitoring Enumeration Leaf; ECX := Intel Resource Director Technology Monitoring Enumeration Leaf; EDX := Intel Resource Director Technology Monitoring Enumeration Leaf; BREAK; EAX = 10H: EAX := Intel Resource Director Technology Allocation Enumeration Leaf; (* See Table 3-17. *) EBX := Intel Resource Director Technology Allocation Enumeration Leaf; ECX := Intel Resource Director Technology Allocation Enumeration Leaf; EDX := Intel Resource Director Technology Allocation Enumeration Leaf; BREAK; EAX = 12H: EAX := Intel SGX Enumeration Leaf; (* See Table 3-17. *) EBX := Intel SGX Enumeration Leaf; ECX := Intel SGX Enumeration Leaf;

EDX := Intel SGX Enumeration Leaf; BREAK: EAX = 14H: EAX := Intel Processor Trace Enumeration Leaf; (* See Table 3-17. *) EBX := Intel Processor Trace Enumeration Leaf; ECX := Intel Processor Trace Enumeration Leaf; EDX := Intel Processor Trace Enumeration Leaf; BREAK: EAX = 15H: EAX := Time Stamp Counter and Nominal Core Crystal Clock Information Leaf; (* See Table 3-17. *) EBX := Time Stamp Counter and Nominal Core Crystal Clock Information Leaf; ECX := Time Stamp Counter and Nominal Core Crystal Clock Information Leaf; EDX := Time Stamp Counter and Nominal Core Crystal Clock Information Leaf; BREAK; EAX = 16H: EAX := Processor Frequency Information Enumeration Leaf; (* See Table 3-17. *) EBX := Processor Frequency Information Enumeration Leaf; ECX := Processor Frequency Information Enumeration Leaf; EDX := Processor Frequency Information Enumeration Leaf; BREAK; EAX = 17H: EAX := System-On-Chip Vendor Attribute Enumeration Leaf; (* See Table 3-17. *) EBX := System-On-Chip Vendor Attribute Enumeration Leaf; ECX := System-On-Chip Vendor Attribute Enumeration Leaf; EDX := System-On-Chip Vendor Attribute Enumeration Leaf; BREAK: EAX = 18H: EAX := Deterministic Address Translation Parameters Enumeration Leaf; (* See Table 3-17. *) EBX := Deterministic Address Translation Parameters Enumeration Leaf; ECX := Deterministic Address Translation Parameters Enumeration Leaf: EDX := Deterministic Address Translation Parameters Enumeration Leaf; BREAK; EAX = 19H: EAX := Key Locker Enumeration Leaf; (* See Table 3-17. *) EBX := Key Locker Enumeration Leaf; ECX := Key Locker Enumeration Leaf; EDX := Key Locker Enumeration Leaf; BREAK; EAX = 1AH:EAX := Native Model ID Enumeration Leaf; (* See Table 3-17. *) EBX := Native Model ID Enumeration Leaf: ECX := Native Model ID Enumeration Leaf; EDX := Native Model ID Enumeration Leaf; BREAK; EAX = 1BH: EAX := PCONFIG Information Enumeration Leaf; (* See "INPUT EAX = 1BH: Returns PCONFIG Information" on page 3-253. *) EBX := PCONFIG Information Enumeration Leaf; ECX := PCONFIG Information Enumeration Leaf: EDX := PCONFIG Information Enumeration Leaf; BREAK; EAX = 1CH: EAX := Last Branch Record Information Enumeration Leaf; (* See Table 3-17. *) EBX := Last Branch Record Information Enumeration Leaf; ECX := Last Branch Record Information Enumeration Leaf;

EDX := Last Branch Record Information Enumeration Leaf; BREAK: EAX = 1DH: EAX := Tile Information Enumeration Leaf; (* See Table 3-17. *) EBX := Tile Information Enumeration Leaf; ECX := Tile Information Enumeration Leaf; EDX := Tile Information Enumeration Leaf; BREAK: EAX = 1EH:EAX := TMUL Information Enumeration Leaf; (* See Table 3-17. *) EBX := TMUL Information Enumeration Leaf; ECX := TMUL Information Enumeration Leaf; EDX := TMUL Information Enumeration Leaf: BREAK; EAX = 1FH: EAX := V2 Extended Topology Enumeration Leaf; (* See Table 3-17. *) EBX := V2 Extended Topology Enumeration Leaf; ECX := V2 Extended Topology Enumeration Leaf; EDX := V2 Extended Topology Enumeration Leaf; BREAK; EAX = 20H: EAX := Processor History Reset Sub-leaf; (* See Table 3-17. *) EBX := Processor History Reset Sub-leaf; ECX := Processor History Reset Sub-leaf; EDX := Processor History Reset Sub-leaf; BREAK; EAX = 8000000H: EAX := Highest extended function input value understood by CPUID; EBX := Reserved; ECX := Reserved: EDX := Reserved; BREAK; EAX = 80000001H: EAX := Reserved; EBX := Reserved; ECX := Extended Feature Bits (* See Table 3-17.*); EDX := Extended Feature Bits (* See Table 3-17. *); BREAK; EAX = 8000002H: EAX := Processor Brand String; EBX := Processor Brand String, continued; ECX := Processor Brand String, continued; EDX := Processor Brand String, continued; BREAK; EAX = 8000003H: EAX := Processor Brand String, continued; EBX := Processor Brand String, continued; ECX := Processor Brand String, continued; EDX := Processor Brand String, continued; BREAK; EAX = 80000004H: EAX := Processor Brand String, continued; EBX := Processor Brand String, continued; ECX := Processor Brand String, continued;

```
EDX := Processor Brand String, continued;
   BREAK:
   EAX = 80000005H:
        EAX := Reserved = 0;
        EBX := Reserved = 0;
        ECX := Reserved = 0;
        EDX := Reserved = 0;
   BREAK;
   EAX = 8000006H:
        EAX := Reserved = 0;
        EBX := Reserved = 0;
        ECX := Cache information;
        EDX := Reserved = 0;
   BREAK;
   EAX = 8000007H:
        EAX := Reserved = 0;
        EBX := Reserved = 0;
        ECX := Reserved = 0;
        EDX := Reserved = Misc Feature Flags;
   BREAK;
   EAX = 8000008H:
        EAX := Address Size Information;
        EBX := Misc Feature Flags;
        ECX := Reserved = 0;
        EDX := Reserved = 0;
   BREAK:
   EAX >= 40000000H and EAX <= 4FFFFFFH:
   DEFAULT: (* EAX = Value outside of recognized range for CPUID. *)
        (* If the highest basic information leaf data depend on ECX input value, ECX is honored.*)
        EAX := Reserved; (* Information returned for highest basic information leaf. *)
        EBX := Reserved; (* Information returned for highest basic information leaf. *)
        ECX := Reserved; (* Information returned for highest basic information leaf. *)
        EDX := Reserved; (* Information returned for highest basic information leaf. *)
   BREAK;
ESAC;
```

Flags Affected

None.

Exceptions (All Operating Modes)

#UD

If the LOCK prefix is used.

In earlier IA-32 processors that do not support the CPUID instruction, execution of the instruction results in an invalid opcode (#UD) exception being generated.

3. Updates to Chapter 1, Volume 3A

Change bars and violet text show changes to Chapter 16 of the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A:* System Programming Guide, Part 1.

Changes to this chapter:

• Removed redundant information that consisted of repeated text regarding notational conventions and related literature. This information remains in Chapter 1 of Volume 1.

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1 (order number 253668), the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2 (order number 253669), the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3 (order number 326019), and the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C: System Programming Guide, Part 3 (order number 326019), and the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D:System Programming Guide, Part 4 (order number 332831) are part of a set that describes the architecture and programming environment of Intel 64 and IA-32 Architecture processors. The other volumes in this set are:

- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture (order number 253665).
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D: Instruction Set Reference (order numbers 253666, 253667, 326018, and 334569).
- The Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model-Specific Registers (order number 335592).

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1, describes the basic architecture and programming environment of Intel 64 and IA-32 processors. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D, describe the instruction set of the processor and the opcode structure. These volumes apply to application programmers and to programmers who write operating systems or executives. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D, describe the operating-system support environment of Intel 64 and IA-32 processors. These volumes target operating-system and BIOS designers. In addition, Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, address the programming environment for classes of software that host operating systems. The Intel[®] 64 and IA-32 processors.

1.1 OVERVIEW OF THE SYSTEM PROGRAMMING GUIDE

A description of this manual's content follows:

Chapter 1 — **About This Manual.** Gives an overview of all volumes of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, with chapter-specific details for the current volume.

Chapter 2 — System Architecture Overview. Describes the modes of operation used by Intel 64 and IA-32 processors and the mechanisms provided by the architectures to support operating systems and executives, including the system-oriented registers and data structures and the system-oriented instructions. The steps necessary for switching between real-address and protected modes are also identified.

Chapter 3 — **Protected-Mode Memory Management.** Describes the data structures, registers, and instructions that support segmentation and paging. The chapter explains how they can be used to implement a "flat" (unsegmented) memory model or a segmented memory model.

Chapter 4 – Paging. Describes the paging modes supported by Intel 64 and IA-32 processors.

Chapter 5 — **Protection.** Describes the support for page and segment protection provided in the Intel 64 and IA-32 architectures. This chapter also explains the implementation of privilege rules, stack switching, pointer validation, user mode, and supervisor mode.

Chapter 6 — **Interrupt and Exception Handling.** Describes the basic interrupt mechanisms defined in the Intel 64 and IA-32 architectures, shows how interrupts and exceptions relate to protection, and describes how the architecture handles each exception type. Reference information for each exception is given in this chapter. Includes programming the LINT0 and LINT1 inputs and gives an example of how to program the LINT0 and LINT1 pins for specific interrupt vectors.

Chapter 7 – User Interrupts. Describes user interrupts supported by Intel 64 and IA-32 processors.

Chapter 8 — Task Management. Describes mechanisms the Intel 64 and IA-32 architectures provide to support multitasking and inter-task protection.

Chapter 9 — **Multiple-Processor Management.** Describes the instructions and flags that support multiple processors with shared memory, memory ordering, and Intel[®] Hyper-Threading Technology. Includes MP initialization for P6 family processors and gives an example of how to use the MP protocol to boot P6 family processors in an MP system.

Chapter 10 — **Processor Management and Initialization.** Defines the state of an Intel 64 or IA-32 processor after reset initialization. This chapter also explains how to set up an Intel 64 or IA-32 processor for real-address mode operation and protected- mode operation, and how to switch between modes.

Chapter 11 — Advanced Programmable Interrupt Controller (APIC). Describes the programming interface to the local APIC and gives an overview of the interface between the local APIC and the I/O APIC. Includes APIC bus message formats and describes the message formats for messages transmitted on the APIC bus for P6 family and Pentium processors.

Chapter 12 — Memory Cache Control. Describes the general concept of caching and the caching mechanisms supported by the Intel 64 or IA-32 architectures. This chapter also describes the memory type range registers (MTRRs) and how they can be used to map memory types of physical memory. Information on using the new cache control and memory streaming instructions introduced with the Pentium III, Pentium 4, and Intel Xeon processors is also given.

Chapter 13 — **Intel[®] MMX[™] Technology System Programming.** Describes those aspects of the Intel[®] MMX[™] technology that must be handled and considered at the system programming level, including: task switching, exception handling, and compatibility with existing system environments.

Chapter 14 – System Programming For Instruction Set Extensions And Processor Extended States. Describes the operating system requirements to support SSE/SSE2/SSE3/SSE3/SSE4 extensions, including task switching, exception handling, and compatibility with existing system environments. The latter part of this chapter describes the extensible framework of operating system requirements to support processor extended states. Processor extended state may be required by instruction set extensions beyond those of SSE/SSE2/SSE3/SSE3/SSE4 extensions.

Chapter 15 — **Power and Thermal Management**. Describes facilities of Intel 64 and IA-32 architecture used for power management and thermal monitoring.

Chapter 16 — **Machine-Check Architecture.** Describes the machine-check architecture and machine-check exception mechanism found in the Pentium 4, Intel Xeon, and P6 family processors. Additionally, a signaling mechanism for software to respond to hardware corrected machine check error is covered.

Chapter 17 — Interpreting Machine-Check Error Codes. Gives an example of how to interpret the error codes for a machine-check error that occurred on a P6 family processor.

Chapter 18 — **Debug, Branch Profile, TSC, and Resource Monitoring Features.** Describes the debugging registers and other debug mechanism provided in Intel 64 or IA-32 processors. This chapter also describes the time-stamp counter.

Chapter 19 — Last Branch Records. Describes the Last Branch Records (architectural feature).

Chapter 20 — **Performance Monitoring.** Describes the Intel 64 and IA-32 architectures' facilities for monitoring performance.

Chapter 21 – 8086 Emulation. Describes the real-address and virtual-8086 modes of the IA-32 architecture.

Chapter 22 — Mixing 16-Bit and 32-Bit Code. Describes how to mix 16-bit and 32-bit code modules within the same program or task.

Chapter 23 — IA-32 Architecture Compatibility. Describes architectural compatibility among IA-32 processors.

Chapter 24 — Introduction to Virtual Machine Extensions. Describes the basic elements of virtual machine architecture and the virtual machine extensions for Intel 64 and IA-32 Architectures.

Chapter 25 — **Virtual Machine Control Structures.** Describes components that manage VMX operation. These include the working-VMCS pointer and the controlling-VMCS pointer.

Chapter 26 — VMX Non-Root Operation. Describes the operation of a VMX non-root operation. Processor operation in VMX non-root mode can be restricted programmatically such that certain operations, events or conditions can cause the processor to transfer control from the guest (running in VMX non-root mode) to the monitor software (running in VMX root mode).

Chapter 27 — VM Entries. Describes VM entries. VM entry transitions the processor from the VMM running in VMX root-mode to a VM running in VMX non-root mode. VM-Entry is performed by the execution of VMLAUNCH or VMRESUME instructions.

Chapter 28 — VM Exits. Describes VM exits. Certain events, operations or situations while the processor is in VMX non-root operation may cause VM-exit transitions. In addition, VM exits can also occur on failed VM entries.

Chapter 29 — VMX Support for Address Translation. Describes virtual-machine extensions that support address translation and the virtualization of physical memory.

Chapter 30 — APIC Virtualization and Virtual Interrupts. Describes the VMCS including controls that enable the virtualization of interrupts and the Advanced Programmable Interrupt Controller (APIC).

Chapter 31 — VMX Instruction Reference. Describes the virtual-machine extensions (VMX). VMX is intended for a system executive to support virtualization of processor hardware and a system software layer acting as a host to multiple guest software environments.

Chapter 32 — System Management Mode. Describes Intel 64 and IA-32 architectures' system management mode (SMM) facilities.

Chapter 33 – Intel[®] Processor Trace. Describes details of Intel[®] Processor Trace.

Chapter 34 — **Introduction to Intel[®] Software Guard Extensions.** Provides an overview of the Intel[®] Software Guard Extensions (Intel[®] SGX) set of instructions.

Chapter 35 — Enclave Access Control and Data Structures. Describes Enclave Access Control procedures and defines various Intel SGX data structures.

Chapter 36 — **Enclave Operation.** Describes enclave creation and initialization, adding pages and measuring an enclave, and enclave entry and exit.

Chapter 37 — Enclave Exiting Events. Describes enclave-exiting events (EEE) and asynchronous enclave exit (AEX).

Chapter 38 — SGX Instruction References. Describes the supervisor and user level instructions provided by Intel SGX.

Chapter 39 — **Intel[®] SGX Interactions with IA32 and Intel[®] 64 Architecture.** Describes the Intel SGX collection of enclave instructions for creating protected execution environments on processors supporting IA32 and Intel 64 architectures.

Chapter 40 — Enclave Code Debug and Profiling. Describes enclave code debug processes and options.

Appendix A — VMX Capability Reporting Facility. Describes the VMX capability MSRs. Support for specific VMX features is determined by reading capability MSRs.

Appendix B — **Field Encoding in VMCS.** Enumerates all fields in the VMCS and their encodings. Fields are grouped by width (16-bit, 32-bit, etc.) and type (guest-state, host-state, etc.).

Appendix C — **VM Basic Exit Reasons.** Describes the 32-bit fields that encode reasons for a VM exit. Examples of exit reasons include, but are not limited to: software interrupts, processor exceptions, software traps, NMIs, external interrupts, and triple faults.

ABOUT THIS MANUAL

4. Updates to Chapter 15, Volume 3B

Change bars and violet text show changes to Chapter 15 of the *Intel*[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2.

Changes to this chapter:

- Updated the first bullet in Section 15.4.8.2, "FAST_UNCORE_MSRS_CTL (Address: 657H, Logical Processor Scope)," to correct typos and increase clarity.
- Many updates to text for consistency and better readability; these changes are not marked by change bars or violet text as no change to meaning or technical impact is involved.

This chapter describes facilities of Intel 64 and IA-32 architecture used for power management and thermal monitoring.

15.1 ENHANCED INTEL SPEEDSTEP[®] TECHNOLOGY

Enhanced Intel SpeedStep[®] Technology was introduced in the Pentium M processor. The technology enables the management of processor power consumption via performance state transitions. These states are defined as discrete operating points associated with different voltages and frequencies.

Enhanced Intel SpeedStep Technology differs from previous generations of Intel SpeedStep[®] Technology in two ways:

- Centralization of the control mechanism and software interface in the processor by using model-specific registers.
- Reduced hardware overhead; this permits more frequent performance state transitions.

Previous generations of the Intel SpeedStep Technology require processors to be a deep sleep state, holding off bus master transfers for the duration of a performance state transition. Performance state transitions under the Enhanced Intel SpeedStep Technology are discrete transitions to a new target frequency.

Support is indicated by CPUID, using ECX feature bit 07. Enhanced Intel SpeedStep Technology is enabled by setting IA32_MISC_ENABLE MSR, bit 16. On reset, bit 16 of IA32_MISC_ENABLE MSR is cleared.

15.1.1 Software Interface For Initiating Performance State Transitions

State transitions are initiated by writing a 16-bit value to the IA32_PERF_CTL register, see Figure 15-2. If a transition is already in progress, transition to a new value will subsequently take effect.

Reads of IA32_PERF_CTL determine the last targeted operating point. The current operating point can be read from IA32_PERF_STATUS. IA32_PERF_STATUS is updated dynamically.

The 16-bit encoding that defines valid operating points is model-specific. Applications and performance tools are not expected to use either IA32_PERF_CTL or IA32_PERF_STATUS and should treat both as reserved. Performance monitoring tools can access model-specific events and report the occurrences of state transitions.

15.2 P-STATE HARDWARE COORDINATION

The Advanced Configuration and Power Interface (ACPI) defines performance states (P-states) that are used to facilitate system software's ability to manage processor power consumption. Different P-states correspond to different performance levels that are applied while the processor is actively executing instructions. Enhanced Intel SpeedStep Technology supports P-states by providing software interfaces that control the operating frequency and voltage of a processor.

With multiple processor cores residing in the same physical package, hardware dependencies may exist for a subset of logical processors on a platform. These dependencies may impose requirements that impact the coordination of P-state transitions. As a result, multi-core processors may require an OS to provide additional software support for coordinating P-state transitions for those subsets of logical processors.

ACPI firmware can choose to expose P-states as dependent and hardware-coordinated to OS power management (OSPM) policy. To support OSPMs, multi-core processors must have additional built-in support for P-state hardware coordination and feedback.

Intel 64 and IA-32 processors with dependent P-states amongst a subset of logical processors permit hardware coordination of P-states and provide a hardware-coordination feedback mechanism using IA32_MPERF MSR and

IA32_APERF MSR. See Figure 15-1 for an overview of the two 64-bit MSRs and the bullets below for a detailed description.




Figure 15-1. IA32_MPERF MSR and IA32_APERF MSR for P-state Coordination

- Use CPUID to check the P-State hardware coordination feedback capability bit. CPUID.06H:ECX[bit 0] = 1 indicates IA32_MPERF MSR and IA32_APERF MSR are present.
- The IA32_MPERF MSR (E7H) increments in proportion to a fixed frequency, which is configured when the processor is booted.
- The IA32_APERF MSR (E8H) increments in proportion to actual performance, while accounting for hardware coordination of P-state and TM1/TM2; or software initiated throttling.
- The MSRs are per logical processor; they measure performance only when the targeted processor is in the C0 state.
- Only the IA32_APERF/IA32_MPERF ratio is architecturally defined; software should not attach meaning to the content of the individual bits of the IA32_APERF or IA32_MPERF MSRs.
- When either MSR overflows, both MSRs are reset to zero and continue to increment.
- Both MSRs are full 64-bits counters. Each MSR can be written to independently. However, software should follow the guidelines illustrated in Example 15-1.

If P-states are exposed by the BIOS as hardware coordinated, software is expected to confirm processor support for P-state hardware coordination feedback and use the feedback mechanism to make P-state decisions. The OSPM is expected to either save away the current MSR values (for determination of the delta of the counter ratio at a later time) or reset both MSRs (execute WRMSR with 0 to these MSRs individually) at the start of the time window used for making the P-state decision. When not resetting the values, overflow of the MSRs can be detected by checking whether the new values read are less than the previously saved values.

Example 15-1 demonstrates steps for using the hardware feedback mechanism provided by IA32_APERF MSR and IA32_MPERF MSR to determine a target P-state.

Example 15-1. Determine Target P-state From Hardware Coordinated Feedback

DWORD PercentBusy; // Percentage of processor time not idle.

// Measure "PercentBusy" during previous sampling window.

- // Typically, "PercentBusy" is measure over a time scale suitable for
- // power management decisions

II

// RDMSR of MCNT and ACNT should be performed without delay.

// Software needs to exercise care to avoid delays between

// the two RDMSRs (for example, interrupts).

MCNT = RDMSR(IA32_MPERF);

ACNT = RDMSR(IA32_APERF);

// PercentPerformance indicates the percentage of the processor

// that is in use. The calculation is based on the PercentBusy,

// that is the percentage of processor time not idle and the P-state

// hardware coordinated feedback using the ACNT/MCNT ratio.

// Note that both values need to be calculated over the same

// time window.
 PercentPerformance = PercentBusy * (ACNT/MCNT);

// This example does not cover the additional logic or algorithms

 ${\it \prime\prime}{\it \prime}$ necessary to coordinate multiple logical processors to a target P-state.

TargetPstate = FindPstate(PercentPerformance);

```
if (TargetPstate ≠ currentPstate) {
    SetPState(TargetPstate);
}
```

// WRMSR of MCNT and ACNT should be performed without delay.
 // Software needs to exercise care to avoid delays between the two WRMSRs (for example, interrupts).
 WRMSR(IA32_MPERF, 0);
 WRMSR(IA32_APERF, 0);

15.3 SYSTEM SOFTWARE CONSIDERATIONS AND OPPORTUNISTIC PROCESSOR PERFORMANCE OPERATION

An Intel 64 processor may support a form of processor operation that takes advantage of design headroom to opportunistically increase performance. The Intel[®] Turbo Boost Technology can convert thermal headroom into higher performance across multi-threaded and single-threaded workloads. The Intel[®] Dynamic Acceleration Technology feature can convert thermal headroom into higher performance if only one thread is active.

15.3.1 Intel[®] Dynamic Acceleration Technology

The Intel Core 2 Duo processor T7700 introduces Intel Dynamic Acceleration Technology. Intel Dynamic Acceleration Technology takes advantage of thermal design headroom and opportunistically allows a single core to operate at a higher performance level when the operating system requests increased performance.

15.3.2 System Software Interfaces for Opportunistic Processor Performance Operation

Opportunistic processor performance operation, applicable to Intel Dynamic Acceleration Technology and Intel[®] Turbo Boost Technology, has the following characteristics:

- A transition from a normal state of operation (e.g., Intel Dynamic Acceleration Technology/Turbo mode disengaged) to a target state is not guaranteed, but may occur opportunistically after the corresponding enable mechanism is activated, the headroom is available and certain criteria are met.
- The opportunistic processor performance operation is generally transparent to most application software.
- System software (BIOS and Operating system) must be aware of hardware support for opportunistic processor performance operation and may need to temporarily disengage opportunistic processor performance operation when it requires more predictable processor operation.
- When opportunistic processor performance operation is engaged, the OS should use hardware coordination feedback mechanisms to prevent un-intended policy effects if it is activated during inappropriate situations.

15.3.2.1 Discover Hardware Support and Enabling of Opportunistic Processor Performance Operation

If an Intel 64 processor has hardware support for opportunistic processor performance operation, the power-on default state of IA32_MISC_ENABLE[38] indicates the presence of such hardware support. For Intel 64 processors that support opportunistic processor performance operation, the default value is 1, indicating its presence. For processors that do not support opportunistic processor performance operation, the default value is 0. The power-

on default value of IA32_MISC_ENABLE[38] allows BIOS to detect the presence of hardware support of opportunistic processor performance operation.

IA32_MISC_ENABLE[38] is shared across all logical processors in a physical package. It is written by BIOS during platform initiation to enable/disable opportunistic processor performance operation in conjunction of OS power management capabilities, see Section 15.3.2.2. BIOS can set IA32_MISC_ENABLE[38] with 1 to disable opportunistic processor performance operation; it must clear the default value of IA32_MISC_ENABLE[38] to 0 to enable opportunistic processors that have opportunistic processor performance operation. OS and applications must use CPUID Leaf 06H if it needs to detect processors that have opportunistic processor performance operation enabled.

When CPUID is executed with EAX = 06H on input, bit 1 of EAX in Leaf 06H (i.e., CPUID.06H:EAX[bit 1]) indicates opportunistic processor performance operation, such as Intel Dynamic Acceleration Technology, has been enabled by BIOS.

Opportunistic processor performance operation can be disabled by setting bit 38 of IA32_MISC_ENABLE. This mechanism is intended for BIOS only. If IA32_MISC_ENABLE[38] is set, CPUID.06H:EAX[bit 1] will return 0.

15.3.2.2 OS Control of Opportunistic Processor Performance Operation

There may be phases of software execution in which system software cannot tolerate the non-deterministic aspects of opportunistic processor performance operation. For example, when calibrating a real-time workload to make a CPU reservation request to the OS, it may be undesirable to allow the possibility of the processor delivering increased performance that cannot be sustained after the calibration phase.

System software can temporarily disengage opportunistic processor performance operation by setting bit 32 of the IA32_PERF_CTL MSR (0199H), using a read-modify-write sequence on the MSR. The opportunistic processor performance operation can be re-engaged by clearing bit 32 in IA32_PERF_CTL MSR, using a read-modify-write sequence. The DISENGAGE bit in IA32_PERF_CTL is not reflected in bit 32 of the IA32_PERF_STATUS MSR (0198H), and it is not shared between logical processors in a physical package. In order for OS to engage Intel Dynamic Acceleration Technology/Turbo mode, the BIOS must:

- Enable opportunistic processor performance operation, as described in Section 15.3.2.1.
- Expose the operating points associated with Intel Dynamic Acceleration Technology/Turbo mode to the OS.

	63	33	33 32 31		16	15	(
	Reserved			Reserved			
			Τ				
ntel [®] Dynamic Acceler Used to Disengage Fe	ation Technology / Turbo Engage Bit ature)						
inhonood Intol Spood	tep [®] Technology Transition Target						

Figure 15-2. IA32_PERF_CTL Register

15.3.2.3 Required Changes to OS Power Management P-State Policy

Intel Dynamic Acceleration Technology and Intel Turbo Boost Technology can provide opportunistic performance greater than the performance level corresponding to the Processor Base frequency of the processor (see CPUID's processor frequency information). System software can use a pair of MSRs to observe performance feedback. Software must query for the presence of IA32_APERF and IA32_MPERF (see Section 15.2). The ratio between IA32_APERF and IA32_MPERF and IA32_MPERF and IA32_MPERF and IA32_MPERF is architecturally defined and a value greater than unity indicates performance increase occurred during the observation period due to Intel Dynamic Acceleration Technology. Without incorporating such performance feedback, the target P-state evaluation algorithm can result in a non-optimal P-state target.

There are other scenarios under which OS power management may want to disable Intel Dynamic Acceleration Technology, some of these are listed below:

- When engaging ACPI defined passive thermal management, it may be more effective to disable Intel Dynamic Acceleration Technology for the duration of passive thermal management.
- When the user has indicated a policy preference of power savings over performance, OS power management may want to disable Intel Dynamic Acceleration Technology while that policy is in effect.

15.3.3 Intel[®] Turbo Boost Technology

Intel Turbo Boost Technology is supported in Intel Core i7 processors and Intel Xeon processors based on Nehalem microarchitecture. It uses the same principle of leveraging thermal headroom to dynamically increase processor performance for single-threaded and multi-threaded/multi-tasking environment. The programming interface described in Section 15.3.2 also applies to Intel Turbo Boost Technology.

15.3.4 Performance and Energy Bias Hint Support

Intel 64 processors may support additional software hint to guide the hardware heuristic of power management features to favor increasing dynamic performance or conserve energy consumption.

Software can detect the processor's capability to support the performance-energy bias preference hint by examining bit 3 of ECX in CPUID Leaf 06H. The processor supports this capability if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H).

Software can program the lowest four bits of IA32_ENERGY_PERF_BIAS MSR with a value from 0-15. The values represent a sliding scale, where a value of 0 (the default reset value) corresponds to a hint preference for highest performance and a value of 15 corresponds to the maximum energy savings. A value of 7 roughly translates into a hint to balance performance with energy consumption.




Figure 15-3. IA32_ENERGY_PERF_BIAS Register

The layout of IA32_ENERGY_PERF_BIAS is shown in Figure 15-3. The scope of IA32_ENERGY_PERF_BIAS is per logical processor, which means that each of the logical processors in the package can be programmed with a different value. This may be especially important in virtualization scenarios, where the performance / energy requirements of one logical processor may differ from the other. Conflicting "hints" from various logical processors at higher hierarchy level will be resolved in favor of performance over energy savings.

Software can use whatever criteria it sees fit to program the MSR with an appropriate value. However, the value only serves as a hint to the hardware and the actual impact on performance and energy savings is model specific.

15.4 HARDWARE-CONTROLLED PERFORMANCE STATES (HWP)

Intel processors may contain support for Hardware-Controlled Performance States (HWP), which autonomously selects performance states while utilizing OS supplied performance guidance hints. The Enhanced Intel Speed-Step[®] Technology provides a means for the OS to control and monitor discrete frequency-based operating points via the IA32_PERF_CTL and IA32_PERF_STATUS MSRs.

In contrast, HWP is an implementation of the ACPI-defined Collaborative Processor Performance Control (CPPC), which specifies that the platform enumerates a continuous, abstract unit-less, performance value scale that is not tied to a specific performance state / frequency by definition. While the enumerated scale is roughly linear in terms of a delivered integer workload performance result, the OS is required to characterize the performance value range to comprehend the delivered performance for an applied workload.

When HWP is enabled, the processor autonomously selects performance states as deemed appropriate for the applied workload and with consideration of constraining hints that are programmed by the OS. These OS-provided hints include minimum and maximum performance limits, preference towards energy efficiency or performance, and the specification of a relevant workload history observation time window. The means for the OS to override HWP's autonomous selection of performance state with a specific desired performance target is also provided, however, the effective frequency delivered is subject to the result of energy efficiency and performance optimizations.

15.4.1 HWP Programming Interfaces

The programming interfaces provided by HWP include the following:

- The CPUID instruction allows software to discover the presence of HWP support in an Intel processor. Specifically, execute CPUID instruction with EAX=06H as input will return 5 bit flags covering the following aspects in bits 7 through 11 of CPUID.06H:EAX:
 - Availability of HWP baseline resource and capability, CPUID.06H:EAX[bit 7]: If this bit is set, HWP provides several new architectural MSRs: IA32_PM_ENABLE, IA32_HWP_CAPABILITIES, IA32_HWP_REQUEST, IA32_HWP_STATUS.
 - Availability of HWP Notification upon dynamic Guaranteed Performance change, CPUID.06H:EAX[bit 8]: If this bit is set, HWP provides IA32_HWP_INTERRUPT MSR to enable interrupt generation due to dynamic Performance changes and excursions.
 - Availability of HWP Activity window control, CPUID.06H:EAX[bit 9]: If this bit is set, HWP allows software to
 program activity window in the IA32_HWP_REQUEST MSR.
 - Availability of HWP energy/performance preference control, CPUID.06H:EAX[bit 10]: If this bit is set, HWP allows software to set an energy/performance preference hint in the IA32_HWP_REQUEST MSR.
 - Availability of HWP package level control, CPUID.06H:EAX[bit 11]:If this bit is set, HWP provides the IA32_HWP_REQUEST_PKG MSR to convey OS Power Management's control hints for all logical processors in the physical package.

Address	Architectural	Register Name	Description
770H	Y	IA32_PM_ENABLE	Enable/Disable HWP.
771H	Y	IA32_HWP_CAPABILITIES	Enumerates the HWP performance range (static and dynamic).
772H	Y	IA32_HWP_REQUEST_PKG	Conveys OSPM's control hints (Min, Max, Activity Window, Energy Performance Preference, Desired) for all logical processor in the physical package.
773H	Y	IA32_HWP_INTERRUPT	Controls HWP native interrupt generation (Guaranteed Performance changes, excursions).
774H	Y	IA32_HWP_REQUEST	Conveys OSPM's control hints (Min, Max, Activity Window, Energy Performance Preference, Desired) for a single logical processor.
775H	Y	IA32_HWP_PECI_REQUEST_INFO	Conveys embedded system controller requests to override some of the OS HWP Request settings via the PECI mechanism.
777H	Y	IA32_HWP_STATUS	Status bits indicating changes to Guaranteed Performance and excursions to Minimum Performance.
19CH	Y	IA32_THERM_STATUS[bits 15:12]	Conveys reasons for performance excursions.
64EH	N	MSR_PPERF	Productive Performance Count.

Table 15-1. Architectural and Non-Architectural MSRs Related to HWP

 Additionally, HWP may provide a non-architectural MSR, MSR_PPERF, which provides a quantitative metric to software of hardware's view of workload scalability. This hardware's view of workload scalability is implementation specific.

15.4.2 Enabling HWP

The layout of the IA32_PM_ENABLE MSR is shown in Figure 15-4. The bit fields are described below:

63 1	0
Reserved	
HWP_ENABLE	



- HWP_ENABLE (bit 0, R/W1Once) Software sets this bit to enable HWP with autonomous selection of
 processor P-States. When set, the processor will disregard input from the legacy performance control interface
 (IA32_PERF_CTL). Note that this bit can only be enabled once from the default value. Once set, writes to the
 HWP_ENABLE bit are ignored. Only RESET will clear this bit. Default = zero (0).
- Bits 63:1 are reserved and must be zero.

After software queries CPUID and verifies the processor's support of HWP, system software can write 1 to IA32_PM_ENABLE.HWP_ENABLE (bit 0) to enable hardware controlled performance states. The default value of IA32_PM_ENABLE MSR at power-on is 0, i.e., HWP is disabled.

Additional MSRs associated with HWP may only be accessed after HWP is enabled, with the exception of IA32_HWP_INTERRUPT and MSR_PPERF. Accessing the IA32_HWP_INTERRUPT MSR requires only HWP is present as enumerated by CPUID but does not require enabling HWP.

IA32_PM_ENABLE is a package level MSR, i.e., writing to it from any logical processor within a package affects all logical processors within that package.

15.4.3 HWP Performance Range and Dynamic Capabilities

The OS reads the IA32_HWP_CAPABILITIES MSR to comprehend the limits of the HWP-managed performance range as well as the dynamic capability, which may change during processor operation. The enumerated performance range values reported by IA32_HWP_CAPABILITIES directly map to initial frequency targets (prior to work-load-specific frequency optimizations of HWP). However the mapping is processor family specific.

The layout of the IA32_HWP_CAPABILITIES MSR is shown in Figure 15-5. The bit fields are described below this figure.




Figure 15-5. IA32_HWP_CAPABILITIES Register

- **Highest_Performance (bits 7:0, RO)** Value for the maximum non-guaranteed performance level.
- **Guaranteed_Performance (bits 15:8, RO)** Current value for the guaranteed performance level. This value can change dynamically as a result of internal or external constraints, e.g., thermal or power limits.
- **Most_Efficient_Performance (bits 23:16, RO)** Current value of the most efficient performance level. This value can change dynamically as a result of workload characteristics.
- Lowest_Performance (bits 31:24, RO) Value for the lowest performance level that software can program to IA32_HWP_REQUEST.
- Bits 63:32 are reserved and must be zero.

The value returned in the **Guaranteed_Performance** field is hardware's best-effort approximation of the available performance given current operating constraints. Changes to the Guaranteed_Performance value will primarily occur due to a shift in operational mode. This includes a power or other limit applied by an external agent, e.g., RAPL (see Figure 15.10.1), or the setting of a Configurable TDP level (see model-specific controls related to Programmable TDP Limit in Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4.). Notification of a change to the Guaranteed_Performance occurs via interrupt (if configured) and the IA32_HWP_Status MSR. Changes to Guaranteed_Performance are indicated when a macroscopically meaningful change in performance occurs i.e., sustained for greater than one second. Consequently, notification of a change in Guaranteed Performance will typically occur no more frequently than once per second. Rapid changes in platform configuration, e.g., docking/undocking, with corresponding changes to a Configurable TDP level could potentially cause more frequent notifications.

The value returned by the **Most_Efficient_Performance** field provides the OS with an indication of the practical lower limit for the IA32_HWP_REQUEST. The processor may not honor IA32_HWP_REQUEST. Maximum Performance settings below this value.

15.4.4 Managing HWP

15.4.4.1 IA32_HWP_REQUEST MSR (Address: 774H Logical Processor Scope)

Typically, the operating system controls HWP operation for each logical processor via the writing of control hints / constraints to the IA32_HWP_REQUEST MSR. The layout of the IA32_HWP_REQUEST MSR is shown in Figure 15-6. The bit fields are described below Figure 15-6.

Operating systems can control HWP by writing both IA32_HWP_REQUEST and IA32_HWP_REQUEST_PKG MSRs (see Section 15.4.4.2). Five valid bits within the IA32_HWP_REQUEST MSR let the operating system flexibly select which of its five hint / constraint fields should be derived by the processor from the IA32_HWP_REQUEST MSR and which should be derived from the IA32_HWP_REQUEST_PKG MSR. These five valid bits are supported if CPUID.06H:EAX[bit17] is set.

When the IA32_HWP_REQUEST MSR Package Control bit is set, any valid bit that is NOT set indicates to the processor to use the respective field value from the IA32_HWP_REQUEST_PKG MSR. Otherwise, the values are derived from the IA32_HWP_REQUEST MSR. The valid bits are ignored when the IA32_HWP_REQUEST MSR Package Control bit is zero.




Figure 15-6. IA32_HWP_REQUEST Register

- **Minimum_Performance (bits 7:0, RW)** Conveys a hint to the HWP hardware. The OS programs the minimum performance hint to achieve the required quality of service (QOS) or to meet a service level agreement (SLA) as needed. Note that an excursion below the level specified is possible due to hardware constraints. The default value of this field is IA32_HWP_CAPABILITIES.Lowest_Performance.
- Maximum_Performance (bits 15:8, RW) Conveys a hint to the HWP hardware. The OS programs this field to limit the maximum performance that is expected to be supplied by the HWP hardware. Excursions above the limit requested by OS are possible due to hardware coordination between the processor cores and other components in the package. The default value of this field is IA32_HWP_CAPABILITIES.Highest_Performance.
- Desired_Performance (bits 23:16, RW) Conveys a hint to the HWP hardware. When set to zero, hardware autonomous selection determines the performance target. When set to a non-zero value (between the range of Lowest_Performance and Highest_Performance of IA32_HWP_CAPABILITIES) conveys an explicit performance request hint to the hardware; effectively disabling HW Autonomous selection. The Desired_Performance input is non-constraining in terms of Performance and Energy Efficiency optimizations, which are independently controlled. The default value of this field is 0.
- Energy_Performance_Preference (bits 31:24, RW) Conveys a hint to the HWP hardware. The OS may
 write a range of values from 0 (performance preference) to 0FFH (energy efficiency preference) to influence
 the rate of performance increase /decrease and the result of the hardware's energy efficiency and performance
 optimizations. The default value of this field is 80H. Note: If CPUID.06H:EAX[bit 10] indicates that this field is
 not supported, HWP uses the value of the IA32_ENERGY_PERF_BIAS MSR to determine the energy efficiency /
 performance preference.
- Activity_Window (bits 41:32, RW) Conveys a hint to the HWP hardware specifying a moving workload history observation window for performance/frequency optimizations. If 0, the hardware will determine the appropriate window size. When writing a non-zero value to this field, this field is encoded in the format of bits 38:32 as a 7-bit mantissa and bits 41:39 as a 3-bit exponent value in powers of 10. The resultant value is in microseconds. Thus, the minimal/maximum activity window size is 1 microsecond/1270 seconds. Combined with the Energy_Performance_Preference input, Activity_Window influences the rate of performance increase

/ decrease. This non-zero hint only has meaning when Desired_Performance = 0. The default value of this field is 0.

- **Package_Control (bit 42, RW)** When set, causes this logical processor's IA32_HWP_REQUEST control inputs to be derived from the IA32_HWP_REQUEST_PKG MSR.
- Bits 58:43 are reserved and must be zero.
- Activity_Window Valid (bit 59, RW) When set, indicates to the processor to derive the Activity Window field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0.
- **EPP Valid (bit 60, RW)** When set, indicates to the processor to derive the EPP field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0.
- Desired Valid (bit 61, RW) When set, indicates to the processor to derive the Desired Performance field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0.
- Maximum Valid (bit 62, RW) When set, indicates to the processor to derive the Maximum Performance field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0.
- Minimum Valid (bit 63, RW) When set, indicates to the processor to derive the Minimum Performance field value from the IA32_HWP_REQUEST MSR even if the package control bit is set. Otherwise, derive it from the IA32_HWP_REQUEST_PKG MSR. The default value of this field is 0.

The HWP hardware clips and resolves the field values as necessary to the valid range. Reads return the last value written not the clipped values.


Processors may support a subset of IA32_HWP_REQUEST fields as indicated by CPUID. Reads of non-supported fields will return 0. Writes to non-supported fields are ignored.

The OS may override HWP's autonomous selection of performance state with a specific performance target by setting the Desired_Performance field to a non-zero value, however, the effective frequency delivered is subject to the result of energy efficiency and performance optimizations, which are influenced by the Energy Performance Preference field.

Software may disable all hardware optimizations by setting Minimum_Performance = Maximum_Performance (subject to package coordination).

Note: The processor may run below the Minimum_Performance level due to hardware constraints including: power, thermal, and package coordination constraints. The processor may also run below the Minimum_Performance level for short durations (few milliseconds) following C-state exit, and when Hardware Duty Cycling (see Section 15.5) is enabled.

When the IA32_HWP_REQUEST MSR is set to fast access mode, writes of this MSR are posted, i.e., the WRMSR instruction retires before the data reaches its destination within the processor. It may retire even before all preceding IA stores are globally visible, i.e., it is not an architecturally serializing instruction anymore (no store fence). A new CPUID bit indicates this new characteristic of the IA32_HWP_REQUEST MSR (see Section 15.4.8 for additional details).



15.4.4.2 IA32_HWP_REQUEST_PKG MSR (Address: 772H Package Scope)

Figure 15-7. IA32_HWP_REQUEST_PKG Register

The structure of the IA32_HWP_REQUEST_PKG MSR (package-level) is identical to the IA32_HWP_REQUEST MSR with the exception of the the Package Control bit field and the five valid bit fields, which do not exist in the IA32_HWP_REQUEST_PKG MSR. Field values written to this MSR apply to all logical processors within the physical package with the exception of logical processors whose IA32_HWP_REQUEST.Package Control field is clear (zero). Single P-state Control mode is only supported when IA32_HWP_REQUEST_PKG is not supported.

15.4.4.3 IA32_HWP_PECI_REQUEST_INFO MSR (Address 775H Package Scope)

When an embedded system controller is integrated in the platform, it can override some of the OS HWP Request settings via the PECI mechanism. PECI initiated settings take precedence over the relevant fields in the IA32_HWP_REQUEST_PKG MSR, irrespective of the Package Control bit or the Valid Bit values described above. PECI can independently control each of: Minimum Performance, Maximum Performance, and EPP fields. This MSR contains both the PECI induced values and the control bits that indicate whether the embedded controller actually set the processor to use the respective value.

PECI override is supported if CPUID.06H:EAX[bit 16] is set.




Figure 15-8. IA32_HWP_PECI_REQUEST_INFO MSR

The layout of the IA32_HWP_PECI_REQUEST_INFO MSR is shown in Figure 15-8. This MSR is writable by the embedded controller but is read-only by software executing on the CPU. This MSR has Package scope. The bit fields are described below:

- Minimum_Performance (bits 7:0, RO) Used by the OS to read the latest value of PECI minimum performance input.
- Maximum_Performance (bits 15:8, RO) Used by the OS to read the latest value of PECI maximum performance input.
- Bits 23:16 are reserved and must be zero.
- Energy_Performance_Preference (bits 31:24, RO) Used by the OS to read the latest value of PECI energy performance preference input.
- Bits 59:32 are reserved and must be zero.
- **EPP_PECI_Override (bit 60, RO)** Indicates whether PECI if currently overriding the Energy Performance Preference input. If set(1), PECI is overriding the Energy Performance Preference input. If clear(0), OS has control over Energy Performance Preference input.
- Bit 61 is reserved and must be zero.
- Max_PECI_Override (bit 62, RO) Indicates whether PECI if currently overriding the Maximum Performance input. If set(1), PECI is overriding the Maximum Performance input. If clear(0), OS has control over Maximum Performance input.
- Min_PECI_Override (bit 63, RO) Indicates whether PECI if currently overriding the Minimum Performance input. If set(1), PECI is overriding the Minimum Performance input. If clear(0), OS has control over Minimum Performance input.

HWP Request Field Hierarchical Resolution

HWP Request field resolution is fed by three MSRs: IA32_HWP_REQUEST, IA32_HWP_REQUEST_PKG, and IA32_HWP_PECI_REQUEST_INFO. The flow that the processor goes through to resolve which field value is chosen is shown below.

For each of the two HWP Request fields; Desired and Activity Window:

If IA32_HWP_REQUEST.PACKAGE_CONTROL = 1 and IA32_HWP_REQUEST.<field> valid bit = 0 Resolved Field Value = IA32_HWP_REQUEST_PKG.<field>

Else

Resolved Field Value = IA32_HWP_REQUEST.<field>

For each of the three HWP Request fields; Min, Max, and EPP:

If IA32_HWP_PECI_REQUEST_INFO.<field> PECI Override bit = 1

Resolved Field Value = IA32_HWP_PECI_REQUEST_INFO.<field>

- Else if IA32_HWP_REQUEST.PACKAGE_CONTROL = 1 and IA32_HWP_REQUEST.<field> valid bit = 0
 - Resolved Field Value = IA32_HWP_REQUEST_PKG.<field>

Else

Resolved Field Value = IA32_HWP_REQUEST.<field>

15.4.4.4 IA32_HWP_CTL MSR (Address: 776H Logical Processor Scope)

IA32_HWP_CTL[0] controls the behavior of IA32_HWP_REQUEST Package Control [bit 42]. This control bit allows the IA32_HWP_REQUEST MSR to stay in INIT mode most of the time (Control Bit is equal to its RESET value of 0) thus avoiding actual saving/restoring of the MSR contents when the OS adds it to the register set saved and restored by XSAVES/XRSTORS.

- When IA32_HWP_CTL[0] = 0:
 - If IA32_HWP_REQUEST[42] = 0, the processor ignores all fields of the IA32_HWP_REQUEST_PKG MSR and selects all HWP values (Min, Max, EPP, Desired, Activity Window) from the IA32_HWP_REQUEST MSR.
 - If IA32_HWP_REQUEST[42] = 1, the processor selects the HWP values (Min, Max, EPP, Desired, Activity Window) either from the IA32_HWP_REQUEST MSR or from the IA32_HWP_REQUEST_PKG MSR according

to the values contained in the IA32_HWP_REQUEST MSR bit fields [bits 63:59]. See Section 15.4.4.1 for additional details.

- When IA32_HWP_CTL[0] = 1, the behavior is reversed:
 - If IA32_HWP_REQUEST[42] = 1, the processor ignores all fields of the IA32_HWP_REQUEST_PKG MSR and selects all HWP values (Min, Max, EPP, Desired, Activity Window) from the IA32_HWP_REQUEST MSR.
 - If IA32_HWP_REQUEST[42] = 0, the processor selects the HWP values (Min, Max, EPP, Desired, Activity Window) either from the IA32_HWP_REQUEST MSR or from the IA32_HWP_REQUEST_PKG MSR according to the values contained in the IA32_HWP_REQUEST MSR bit fields [bits 63:59]. See Section 15.4.4.1 for additional details.

Section 15-2 summarizes the IA32_HWP_CTL MSR bit 0 control behavior.

			•			
Field	Description					
Thread request PKG CTL	Defines which HWP Request MSR is used, whether thread level or package level. When the package MSR is used, the thread MSR valid bits define which thread MSR fields override the package (default 0).					
meaning	IA32_HWP_CTL[PKG_CTL_PLR]	IA32_HWP_REQUEST[PKG_CTL]	HWP Request MSR Used			
	0	0	IA32_HWP_REQUEST MSR			
	0	1	IA32_HWP_REQUEST_PKG MSR			
	1	0	IA32_HWP_REQUEST_PKG MSR			
	1	1	IA32_HWP_REQUEST MSR			

Table 15-2. IA32_HWP_CTL MSR Bit 0 Behavior

This MSR is supported if CPUID.06H:EAX[bit 22] is set.

If the IA32_PM_ENABLE[HWP_ENABLE] (bit 0) is not set, access to this MSR will generate a #GP fault.

15.4.5 HWP Feedback

The processor provides several types of feedback to the OS during HWP operation.

The IA32_MPERF MSR and IA32_APERF MSR mechanism (see Section 15.2) allows the OS to calculate the resultant effective frequency delivered over a time period. Energy efficiency and performance optimizations directly impact the resultant effective frequency delivered.

The layout of the IA32_HWP_STATUS MSR is shown in Figure 15-9. It provides feedback regarding changes to IA32_HWP_CAPABILITIES.Guaranteed_Performance, IA32_HWP_CAPABILITIES.Highest_Performance, excursions to IA32_HWP_CAPABILITIES.Minimum_Performance, and PECI_Override entry/exit events. The bit fields are described below:

- Guaranteed_Performance_Change (bit 0, RWC0) If set (1), a change to Guaranteed_Performance has occurred. Software should query IA32_HWP_CAPABILITIES.Guaranteed_Performance value to ascertain the new Guaranteed Performance value and to assess whether to re-adjust HWP hints via IA32_HWP_REQUEST. Software must clear this bit by writing a zero (0).
- Bit 1 is reserved and must be zero.
- **Excursion_To_Minimum (bit 2, RWC0)** If set (1), an excursion to Minimum_Performance of IA32_HWP_REQUEST has occurred. Software must clear this bit by writing a zero (0).
- Highest_Change (bit 3, RWC0) If set (1), a change to Highest Performance has occurred. Software should query IA32_HWP_CAPABILITIES to ascertain the new Highest Performance value. Software must clear this bit by writing a zero (0). Interrupts upon Highest Performance change are supported if CPUID.06H:EAX[bit 15] is set.
- PECI_Override_Entry (bit 4, RWC0) If set (1), an embedded/management controller has started a PECI override of one or more OS control hints (Min, Max, EPP) specified in IA32_HWP_REQUEST or IA32_HWP_REQUEST_PKG. Software may query IA32_HWP_PECI_REQUEST_INFO MSR to ascertain which fields are now overridden via the PECI mechanism and what their values are (see Section 15.4.4.3 for

additional details). Software must clear this bit by writing a zero (0). Interrupts upon PECI override entry are supported if CPUID.06H:EAX[bit 16] is set.

- **PECI_Override_Exit (bit 5, RWC0)** If set (1), an embedded/management controller has stopped overriding one or more OS control hints (Min, Max, EPP) specified in IA32_HWP_REQUEST or IA32_HWP_REQUEST_PKG. Software may query IA32_HWP_PECI_REQUEST_INFO MSR to ascertain which fields are still overridden via the PECI mechanism and which fields are now back under software control (see Section 15.4.4.3 for additional details). Software must clear this bit by writing a zero (0). Interrupts upon PECI override exit are supported if CPUID.06H:EAX[bit 16] is set.
- Bits 63:6 are reserved and must be zero.

63	6	5	4	3	2	1	0
Reserved							
PECI_Override_Exit			Τ		Γ		
PECI_Override_Entry							
Highest_Change							
Excursion_To_Minimum							
Reserved							
Guaranteed_Performance_Change							

Figure 15-9. IA32_HWP_STATUS MSR

The status bits of IA32_HWP_STATUS must be cleared (0) by software so that a new status condition change will cause the hardware to set the bit again and issue the notification. Status bits are not set for "normal" excursions, e.g., running below Minimum Performance for short durations during C-state exit. Changes to Guaranteed_Performance, Highest_Performance, excursions to Minimum_Performance, or PECI_Override entry/exit will occur no more than once per second.

The OS can determine the specific reasons for a Guaranteed_Performance change or an excursion to Minimum_Performance in IA32_HWP_REQUEST by examining the associated status and log bits reported in the IA32_THERM_STATUS MSR. The layout of the IA32_HWP_STATUS MSR that HWP uses to support software query of HWP feedback is shown in Figure 15-10. The bit fields of IA32_THERM_STATUS associated with HWP feedback are described below (Bit fields of IA32_THERM_STATUS unrelated to HWP can be found in Section 15.8.5.2).




Figure 15-10. IA32_THERM_STATUS Register With HWP Feedback

- Bits 11:0, See Section 15.8.5.2.
- Current Limit Status (bit 12, RO) If set (1), indicates an electrical current limit (e.g., Electrical Design Point/IccMax) is being exceeded and is adversely impacting energy efficiency optimizations.
- Current Limit Log (bit 13, RWC0) If set (1), an electrical current limit has been exceeded that has
 adversely impacted energy efficiency optimizations since the last clearing of this bit or a reset. This bit is sticky,
 software may clear this bit by writing a zero (0).
- **Cross-domain Limit Status (bit 14, RO)** If set (1), indicates another hardware domain (e.g., processor graphics) is currently limiting energy efficiency optimizations in the processor core domain.
- Cross-domain Limit Log (bit 15, RWC0) If set (1), indicates another hardware domain (e.g., processor graphics) has limited energy efficiency optimizations in the processor core domain since the last clearing of this bit or a reset. This bit is sticky, software may clear this bit by writing a zero (0).
- Bits 63:16, See Section 15.8.5.2.

15.4.5.1 Non-Architectural HWP Feedback

The Productive Performance (MSR_PPERF) MSR (non-architectural) provides hardware's view of workload scalability, which is a rough assessment of the relationship between frequency and workload performance, to software. The layout of the MSR_PPERF is shown in Figure 15-11.




Figure 15-11. MSR_PPERF MSR

PCNT (bits 63:0, RO) — Similar to IA32_APERF but only counts cycles perceived by hardware as contributing to instruction execution (e.g., unhalted and unstalled cycles). This counter increments at the same rate as IA32_APERF, where the ratio of (ΔPCNT/ΔACNT) is an indicator of workload scalability (0% to 100%). Note that values in this register are valid even when HWP is not enabled.

15.4.6 HWP Notifications

Processors may support interrupt-based notification of changes to HWP status as indicated by CPUID. If supported, the IA32_HWP_INTERRUPT MSR is used to enable interrupt-based notifications. Notification events, when enabled, are delivered using the existing thermal LVT entry. The layout of the IA32_HWP_INTERRUPT is shown in Figure 15-12. The bit fields are described below:

63	3	4 3	32	1 0	_
	Reserved				
					-
E	EN_PECI_OVERRIDE				
E	N_Highest_Change				
E	N_Excursion_Minimum				
E	N_Guaranteed_Performance_Change				

Figure 15-12. IA32_HWP_INTERRUPT MSR

- **EN_Guaranteed_Performance_Change (bit 0, RW)** When set (1), an HWP Interrupt will be generated whenever a change to the IA32_HWP_CAPABILITIES.Guaranteed_Performance occurs. The default value is 0 (Interrupt generation is disabled).
- EN_Excursion_Minimum (bit 1, RW) When set (1), an HWP Interrupt will be generated whenever the HWP hardware is unable to meet the IA32_HWP_REQUEST.Minimum_Performance setting. The default value is 0 (Interrupt generation is disabled).
- **EN_Highest_Change (bit 2, RW)** When set (1), an HWP Interrupt will be generated whenever a change to the IA32_HWP_CAPABILITIES.Highest_Performance occurs. The default value is 0 (interrupt generation is disabled). Interrupts upon Highest Performance change are supported if CPUID.06H:EAX[bit 15] is set.
- EN_PECI_OVERRIDE (bit 3, RW) When set (1), an HWP Interrupt will be generated whenever PECI starts or stops overriding any of the three HWP fields described in Section 15.4.4.3. The default value is 0 (interrupt generation is disabled). See Section 15.4.5 and Section 15.4.4.3 for details on how the OS learns what is the current set of HWP fields that are overridden by PECI. Interrupts upon PECI override change are supported if CPUID.06H:EAX[bit 16] is set.
- Bits 63:4 are reserved and must be zero.

15.4.7 Idle Logical Processor Impact on Core Frequency

Intel processors use one of two schemes for setting core frequency:

- 1. All cores share same frequency.
- 2. Each physical core is set to a frequency of its own.

In both cases the two logical processors that share a single physical core are set to the same frequency, so the processor accounts for the IA32_HWP_REQUEST MSR fields of both logical processors when defining the core frequency or the whole package frequency.

When **CPUID.06H:EAX[bit 20]** is set and only one logical processor of the two is active, while the other is idle (in any **C1 sub-state** or in a deeper sleep state), only the **active logical processor's** IA32_HWP_REQUEST MSR fields are considered, i.e., the HWP Request fields of a logical processor in the C1E sub-state or in a deeper sleep state are ignored.

Note: when a logical processor is in C1 state its HWP Request fields are accounted for.

15.4.8 Fast Write of Uncore MSR (Model Specific Feature)

There are a few logical processor scope MSRs whose values need to be observed outside the logical processor. The WRMSR instruction takes over 1000 cycles to complete (retire) for those MSRs. This overhead forces operating systems to avoid writing them too often whereas in many cases it is preferable that the OS writes them quite frequently for optimal power/performance operation of the processor.

The model specific "Fast Write MSR" feature reduces this overhead by an order of magnitude to a level of 100 cycles for a selected subset of MSRs.

Note: Writes to Fast Write MSRs are posted, i.e., when the WRMSR instruction completes, the data may still be "in transit" within the processor. Software can check the status by querying the processor to ensure data is already visible outside the logical processor (see Section 15.4.8.3 for additional details). Once the data is visible outside the logical processor, software is ensured that later writes by the same logical processor to the same MSR will be visible later (will not bypass the earlier writes).

MSRs that are selected for Fast Write are specified in a special capability MSR (see Section 15.4.8.1). Architectural MSRs that existed prior to the introduction of this feature and are selected for Fast Write, thus turning from slow to fast write MSRs, will be noted as such via a new CPUID bit. New MSRs that are fast upon introduction will be documented as such without an additional CPUID bit.

Three model specific MSRs are associated with the feature itself. They enable enumerating, controlling, and monitoring it. All three are logical processor scope.

15.4.8.1 FAST_UNCORE_MSRS_CAPABILITY (Address: 65FH, Logical Processor Scope)

Operating systems or BIOS can read the FAST_UNCORE_MSRS_CAPABILITY MSR to enumerate those MSRs that are Fast Write MSRs.

63	1 0
Reserved	
FAST_IA32_HWP_REQUEST MSR	

Figure 15-13. FAST_UNCORE_MSRS_CAPABILITY MSR

- FAST_IA32_HWP_REQUEST MSR (bit 0, RO) When set (1), indicates that the IA32_HWP_REQUEST MSR is supported as a Fast Write MSR. A value of 0 indicates the IA32_HWP_REQUEST MSR is not supported as a Fast Write MSR.
- Bits 63:1 are reserved and must be zero.

15.4.8.2 FAST_UNCORE_MSRS_CTL (Address: 657H, Logical Processor Scope)

Operating Systems or BIOS can use the FAST_UNCORE_MSRS_CTL MSR to opt-in or opt-out for fast write of specific MSRs that are enabled for Fast Write by the processor.

Note: Not all MSRs that are selected for this feature will necessarily have this opt-in/opt-out option. They may be supported in fast write mode only.

63 1	0
Reserved	
FAST_IA32_HWP_REQUEST_MSR_ENABLE	



- FAST_IA32_HWP_REQUEST_MSR_ENABLE (bit 0, R/W) When set (1), enables the fast access mode, low latency, posted IA32_HWP_REQUEST MSR feature and sets the related CPUID.06H:EAX[18] bit. The default value is 0. Note that this bit can only be enabled once from the default value. Once set, writes to this bit are ignored. Only CPU RESET will clear this bit.
- Bits 63:1 are reserved and must be zero.

15.4.8.3 FAST_UNCORE_MSRS_STATUS (Address: 65EH, Logical Processor Scope)

Software that executes the WRMSR instruction of a Fast Write MSR can check whether the data is already visible outside the logical processor by reading the FAST_UNCORE_MSRS_STATUS MSR. For each Fast Write MSR there is a status bit that indicates whether the data is already visible outside the logical processor or is still in "transit".

63	1 0
Reserved	
FAST_IA32_HWP_REQUEST_WRITE_STATUS —	

Figure 15-15. FAST_UNCORE_MSRS_STATUS MSR

- FAST_IA32_HWP_REQUEST_WRITE_STATUS (bit 0, R/O) Indicates whether the CPU is still in the middle of writing IA32_HWP_REQUEST MSR, even after the WRMSR instruction has retired. A value of 1 indicates the last write of IA32_HWP_REQUEST is still ongoing. A value of 0 indicates the last write of IA32_HWP_REQUEST is visible outside the logical processor.
- Bits 63:1 are reserved and must be zero.

15.4.9 Fast_IA32_HWP_REQUEST CPUID

IA32_HWP_REQUEST is an architectural MSR that exists in processors whose CPUID.06H:EAX[bit 7] is set (HWP BASE is enabled). This MSR has logical processor scope, but after its contents are written the contents become visible outside the logical processor. When the FAST_IA32_HWP_REQUEST bit is set (CPUID.06H:EAX[bit 18]), writes to the IA32_HWP_REQUEST MSR are visible outside the logical processor via the "Fast Write" feature described in Section 15.4.8.

15.4.10 Recommendations for OS use of HWP Controls

Common Cases of Using HWP

The default HWP control field values are expected to be suitable for many applications. The OS can enable autonomous HWP for these common cases by Setting IA32_HWP_REQUEST.Desired Performance = 0 (hardware autonomous selection determines the performance target). Set IA32_HWP_REQUEST.Activity Window = 0 (enable HW dynamic selection of window size).

To maximize HWP benefit for the common cases, the OS should set

- IA32_HWP_REQUEST.Minimum_Performance = IA32_HWP_CAPABILITIES.Lowest_Performance and
- IA32_HWP_REQUEST.Maximum_Performance = IA32_HWP_CAPABILITIES.Highest_Performance.

Setting IA32_HWP_REQUEST.Minimum_Performance = IA32_HWP_REQUEST.Maximum_Performance is functionally equivalent to using of the IA32_PERF_CTL interface and is therefore not recommended (bypassing HWP).

Calibrating HWP for Application-Specific HWP Optimization

In some applications, the OS may have Quality of Service requirements that may not be met by the default values. The OS can characterize HWP by:

- keeping IA32_HWP_REQUEST.Minimum_Performance = IA32_HWP_REQUEST.Maximum_Performance to
 prevent non-linearity in the characterization process,
- utilizing the range values enumerated from the IA32_HWP_CAPABILITIES MSR to program IA32_HWP_RE-QUEST while executing workloads of interest and observing the power and performance result.

The power and performance result of characterization is also influenced by the IA32_HWP_REQUEST.Energy Performance Preference field, which must also be characterized.

Characterization can be used to set IA32_HWP_REQUEST.Minimum_Performance to achieve the required QOS in terms of performance. If IA32_HWP_REQUEST.Minimum_Performance is set higher than IA32_HWP_CAPABILI-TIES.Guaranteed Performance then notification of excursions to Minimum Performance may be continuous.

If autonomous selection does not deliver the required workload performance, the OS should assess the current delivered effective frequency and for the duration of the specific performance requirement set IA32_HWP_RE-QUEST.Desired_Performance \neq 0 and adjust IA32_HWP_REQUEST.Energy_Performance_Preference as necessary to achieve the required workload performance. The MSR_PPERF.PCNT value can be used to better comprehend the potential performance result from adjustments to IA32_HWP_REQUEST.Desired_Performance. The OS should set IA32_HWP_REQUEST.Desired_Performance. The OS should set IA32_HWP_REQUEST.Desired_Performance = 0 to re-enable autonomous selection.

Tuning for Maximum Performance or Lowest Power Consumption

Maximum performance will be delivered by setting IA32_HWP_REQUEST.Minimum_Performance = IA32_HWP_RE-QUEST.Maximum_Performance = IA32_HWP_CAPABILITIES.Highest_Performance and setting IA32_HWP_RE-QUEST.Energy_Performance_Preference = 0 (performance preference).

Lowest power will be achieved by setting IA32_HWP_REQUEST.Minimum_Performance = IA32_HWP_RE-QUEST.Maximum_Performance = IA32_HWP_CAPABILITIES.Lowest_Performance and setting IA32_HWP_RE-QUEST.Energy_Performance_Preference = 0FFH (energy efficiency preference).

Mixing Logical Processor and Package Level HWP Field Settings

Using the IA32_HWP_REQUEST Package_Control bit and the five valid bits in that MSR, the OS can mix and match between selecting the Logical Processor scope fields and the Package level fields. For example, the OS can set all logical cores' IA32_HWP_REQUEST.Package_Control bit to `1', and for those logical processors if it prefers a different EPP value than the one set in the IA32_HWP_REQUEST_PKG MSR, the OS can set the desired EPP value and the EPP valid bit. This overrides the package EPP value for only a subset of the logical processors in the package.

Additional Guidelines

Set IA32_HWP_REQUEST.Energy_Performance_Preference as appropriate for the platform's current mode of operation. For example, a mobile platforms' setting may be towards performance preference when on AC power and more towards energy efficiency when on DC power.

The use of the Running Average Power Limit (RAPL) processor capability (see section 14.7.1) is highly recommended when HWP is enabled. Use of IA32_HWP_Request.Maximum_Performance for thermal control is subject to limitations and can adversely impact the performance of other processor components, e.g., graphics If default values deliver undesirable performance latency in response to events, the OS should set IA32_HWP_RE-QUEST. Activity_Window to a low (non-zero) value and IA32_HWP_REQUEST.Energy_Performance_Preference towards performance (0) for the event duration.

Similarly, for "real-time" threads, set IA32_HWP_REQUEST.Energy_Performance_Preference towards performance (0) and IA32_HWP_REQUEST. Activity_Window to a low value, e.g., 01H, for the duration of their execution.

When executing low priority work that may otherwise cause the hardware to deliver high performance, set IA32_HWP_REQUEST. Activity_Window to a longer value and reduce the IA32_HWP_Request.Maximum_Performance value as appropriate to control energy efficiency. Adjustments to IA32_HWP_REQUEST.Energy_Performance_Preference may also be necessary.

15.5 HARDWARE DUTY CYCLING (HDC)

Intel processors may contain support for Hardware Duty Cycling (HDC), which enables the processor to autonomously force its components inside the physical package into idle state. For example, the processor may selectively force only the processor cores into an idle state.

HDC is disabled by default on processors that support it. System software can dynamically enable or disable HDC to force one or more components into an idle state or wake up those components previously forced into an idle state. Forced Idling (and waking up) of multiple components in a physical package can be done with one WRMSR to a packaged-scope MSR from any logical processor within the same package.

HDC does not delay events such as timer expiration, but it may affect the latency of short (less than 1 msec) software threads, e.g., if a thread is forced to idle state just before completion and entering a "natural idle".

HDC forced idle operation can be thought of as operating at a lower effective frequency. The effective average frequency computed by software will include the impact of HDC forced idle.

The primary use of HDC is enable system software to manage low active workloads to increase the package level C6 residency. Additionally, HDC can lower the effective average frequency in case or power or thermal limitation.

When HDC forces a logical processor, a processor core or a physical package to enter an idle state, its C-State is set to C3 or deeper. The deep "C-states" referred to in this section are processor-specific C-states.

15.5.1 Hardware Duty Cycling Programming Interfaces

The programming interfaces provided by HDC include the following:

- The CPUID instruction allows software to discover the presence of HDC support in an Intel processor. Specifically, execute the CPUID instruction with EAX=06H as input, bit 13 of EAX indicates the processor's support of the following aspects of HDC.
 - Availability of HDC baseline resource, CPUID.06H:EAX[bit 13]: If this bit is set, HDC provides the following architectural MSRs: IA32_PKG_HDC_CTL, IA32_PM_CTL1, and the IA32_THREAD_STALL MSRs.
- Additionally, HDC may provide several non-architectural MSR.

Address	Architec	Register Name	Description
	tural		
DBOH	Y	IA32_PKG_HDC_CTL	Package Enable/Disable HDC.
DB1H	Y	IA32_PM_CTL1	Per-logical-processor select control to allow/block HDC forced idling.
DB2H	Y	IA32_THREAD_STALL	Accumulate stalled cycles on this logical processor due to HDC forced idling.
653H	Ν	MSR_CORE_HDC_RESIDENCY	Core level stalled cycle counter due to HDC forced idling on one or more logical processor.
655H	Ν	MSR_PKG_HDC_SHALLOW_RE SIDENCY	Accumulate the cycles the package was in C2 ¹ state and at least one logical processor was in forced idle
656H	Ν	MSR_PKG_HDC_DEEP_RESIDE NCY	Accumulate the cycles the package was in the software specified Cx ¹ state and at least one logical processor was in forced idle. Cx is specified in MSR_PKG_HDC_CONFIG_CTL.
652H	Ν	MSR_PKG_HDC_CONFIG_CTL	HDC configuration controls

Table 15-3. Architectural and non-Architecture MSRs Related to HDC

NOTES:

1. The package "C-states" referred to in this section are processor-specific C-states.

15.5.2 Package level Enabling HDC

The layout of the IA32_PKG_HDC_CTL MSR is shown in Figure 15-16. IA32_PKG_HDC_CTL is a writable MSR from any logical processor in a package. The bit fields are described below:




Figure 15-16. IA32_PKG_HDC_CTL MSR

- HDC_PKG_Enable (bit 0, R/W) Software sets this bit to enable HDC operation by allowing the processor to force to idle all "HDC-allowed" (see Figure 15.5.3) logical processors in the package. Clearing this bit disables HDC operation in the package by waking up all the processor cores that were forced into idle by a previous '0'-to-'1' transition in IA32_PKG_HDC_CTL.HDC_PKG_Enable. This bit is writable only if CPUID.06H:EAX[bit 13] = 1. Default = zero (0).
- Bits 63:1 are reserved and must be zero.

After processor support is determined via CPUID, system software can enable HDC operation by setting IA32_PK-G_HDC_CTL.HDC_PKG_Enable to 1. At reset, IA32_PKG_HDC_CTL.HDC_PKG_Enable is cleared to 0. A '0'-to-'1' transition in HDC_PKG_Enable allows the processor to force to idle all HDC-allowed (indicated by the non-zero state of IA32_PM_CTL1[bit 0]) logical processors in the package. A '1'-to-'0' transition wakes up those HDC forceidled logical processors.

Software can enable or disable HDC using this package level control multiple times from any logical processor in the package. Note the latency of writing a value to the package-visible IA32_PKG_HDC_CTL.HDC_PKG_Enable is longer than the latency of a WRMSR operation to a Logical Processor MSR (as opposed to package level MSR) such as: IA32_PM_CTL1 (described in Section 15.5.3). Propagation of the change in IA32_PKG_HDC_CTL.HDC_PK-G_Enable and reaching all HDC idled logical processor to be woken up may take on the order of core C6 exit latency.

15.5.3 Logical-Processor Level HDC Control

The layout of the IA32_PM_CTL1 MSR is shown in Figure 15-17. Each logical processor in a package has its own IA32_PM_CTL1 MSR. The bit fields are described below:

63		1 <u>0</u>
	Reserved	
Reserved	HDC_Allow_Block	



- HDC_Allow_Block (bit 0, R/W) Software sets this bit to allow this logical processors to honor the package-level IA32_PKG_HDC_CTL.HDC_PKG_Enable control. Clearing this bit prevents this logical processor from using the HDC. This bit is writable only if CPUID.06H:EAX[bit 13] = 1. Default = one (1).
- Bits 63:1 are reserved and must be zero.

Fine-grain OS control of HDC operation at the granularity of per-logical-processor is provided by IA32_PM_CTL1. At RESET, all logical processors are allowed to participate in HDC operation such that OS can manage HDC using the package-level IA32_PKG_HDC_CTL.

Writes to IA32_PM_CTL1 complete with the latency that is typical to WRMSR to a Logical Processor level MSR. When the OS chooses to manage HDC operation at per-logical-processor granularity, it can write to IA32_PM_CTL1 on one or more logical processors as desired. Each write to IA32_PM_CTL1 must be done by code that executes on the logical processor targeted to be allowed into or blocked from HDC operation.

Blocking one logical processor for HDC operation may have package level impact. For example, the processor may decide to stop duty cycling of all other Logical Processors as well.

The propagation of IA32_PKG_HDC_CTL.HDC_PKG_Enable in a package takes longer than a WRMSR to IA32_P-M_CTL1. The last completed write to IA32_PM_CTL1 on a logical processor will be honored when a '0'-to-'1' transition of IA32_PKG_HDC_CTL.HDC_PKG_Enable arrives to a logical processor.

15.5.4 HDC Residency Counters

There is a collection of counters available for software to track various residency metrics related to HDC operation. In general, HDC residency time is defined as the time in HDC forced idle state at the granularity of per-logical-processor, per-core, or package. At the granularity of per-core/package-level HDC residency, at least one of the logical processor in a core/package must be in the HDC forced idle state.

15.5.4.1 IA32_THREAD_STALL

Software can track per-logical-processor HDC residency using the architectural MSR IA32_THREAD_STALL.The layout of the IA32_THREAD_STALL MSR is shown in Figure 15-18. Each logical processor in a package has its own IA32_THREAD_STALL MSR. The bit fields are described below:

630	
Stall_cycle_cnt	

Figure 15-18. IA32_THREAD_STALL MSR

Stall_Cycle_Cnt (bits 63:0, R/O) — Stores accumulated HDC forced-idle cycle count of this processor core since last RESET. This counter increments at the same rate of the TSC. The count is updated only after the logical processor exits from the forced idled C-state. At each update, the number of cycles that the logical processor was stalled due to forced-idle will be added to the counter. This counter is available only if CPUID.06H:EAX[bit 13] = 1. Default = zero (0).

A value of zero in IA32_THREAD_STALL indicates either HDC is not supported or the logical processor never serviced any forced HDC idle. A non-zero value in IA32_THREAD_STALL indicates the HDC forced-idle residency times of the logical processor. It also indicates the forced-idle cycles due to HDC that could appear as C0 time to traditional OS accounting mechanisms (e.g., time-stamping OS idle/exit events).

Software can read IA32_THREAD_STALL irrespective of the state of IA32_PKG_HDC_CTL and IA32_PM_CTL1, as long as CPUID.06H:EAX[bit 13] = 1.

15.5.4.2 Non-Architectural HDC Residency Counters

Processors that support HDC operation may provide the following model-specific HDC residency counters.

MSR_CORE_HDC_RESIDENCY

Software can track per-core HDC residency using the counter MSR_CORE_HDC_RESIDENCY. This counter increments when the core is in C3 state or deeper (all logical processors in this core are idle due to either HDC or other mechanisms) and at least one of the logical processors is in HDC forced idle state. The layout of the MSR_CORE_H-DC_RESIDENCY is shown in Figure 15-19. Each processor core in a package has its own MSR_CORE_HDC_RESI-DENCY MSR. The bit fields are described below:

<u>63</u>	0
Core_Cx_duty_cycle_cnt	

Figure 15-19. MSR_CORE_HDC_RESIDENCY MSR

Core_Cx_Duty_Cycle_Cnt (bits 63:0, R/O) — Stores accumulated HDC forced-idle cycle count of this processor core since last RESET. This counter increments at the same rate of the TSC. The count is updated only after core C-state exit from a forced idled C-state. At each update, the increment counts cycles when the core is in a Cx state (all its logical processor are idle) and at least one logical processor in this core was forced into idle state due to HDC. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR will cause a #GP fault. Default = zero (0).

A value of zero in MSR_CORE_HDC_RESIDENCY indicates either HDC is not supported or this processor core never serviced any forced HDC idle.

MSR_PKG_HDC_SHALLOW_RESIDENCY

The counter MSR_PKG_HDC_SHALLOW_RESIDENCY allows software to track HDC residency time when the package is in C2 state, all processor cores in the package are not active and at least one logical processor was forced into idle state due to HDC. The layout of the MSR_PKG_HDC_SHALLOW_RESIDENCY is shown in Figure 15-20. There is one MSR_PKG_HDC_SHALLOW_RESIDENCY per package. The bit fields are described below:

	63	0
	Pkg_Duty_cycle_cnt	
F	igure 15-20. MSR_PKG_HDC_SHALLOW_RESIDENCY MS	SR

• **Pkg_Duty_Cycle_Cnt (bits 63:0, R/O)** — Stores accumulated HDC forced-idle cycle count of this processor core since last RESET. This counter increments at the same rate of the TSC. Package shallow residency may be implementation specific. In the initial implementation, the threshold is package C2-state. The count is updated only after package C2-state exit from a forced idled C-state. At each update, the increment counts cycles when the package is in C2 state and at least one processor core in this package was forced into idle state due to HDC. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR may cause a #GP fault. Default = zero (0).

A value of zero in MSR_PKG_HDC_SHALLOW_RESIDENCY indicates either HDC is not supported or this processor package never serviced any forced HDC idle.

MSR_PKG_HDC_DEEP_RESIDENCY

The counter MSR_PKG_HDC_DEEP_RESIDENCY allows software to track HDC residency time when the package is in a software-specified package Cx state, all processor cores in the package are not active and at least one logical processor was forced into idle state due to HDC. Selection of a specific package Cx state can be configured using MSR_PKG_HDC_CONFIG. The layout of the MSR_PKG_HDC_DEEP_RESIDENCY is shown in Figure 15-21. There is one MSR_PKG_HDC_DEEP_RESIDENCY per package. The bit fields are described below:

63		0
	Pkg_Cx_duty_cycle_cnt	

Figure 15-21. MSR_PKG_HDC_DEEP_RESIDENCY MSR

Pkg_Cx_Duty_Cycle_Cnt (bits 63:0, R/O) — Stores accumulated HDC forced-idle cycle count of this
processor core since last RESET. This counter increments at the same rate of the TSC. The count is updated only
after package C-state exit from a forced idle state. At each update, the increment counts cycles when the
package is in the software-configured Cx state and at least one processor core in this package was forced into
idle state due to HDC. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR may cause a #GP fault.
Default = zero (0).

A value of zero in MSR_PKG_HDC_SHALLOW_RESIDENCY indicates either HDC is not supported or this processor package never serviced any forced HDC idle.

MSR_PKG_HDC_CONFIG

MSR_PKG_HDC_CONFIG allows software to configure the package Cx state that the counter MSR_PKG_HD-C_DEEP_RESIDENCY monitors. The layout of the MSR_PKG_HDC_CONFIG is shown in Figure 15-22. There is one MSR_PKG_HDC_CONFIG per package. The bit fields are described below:

63		2 0	
	Reserved		
Reserved	HDC_Cx_Monitor		

Figure 15-22. MSR_PKG_HDC_CONFIG MSR

- Pkg_Cx_Monitor (bits 2:0, R/W) Selects which package C-state the MSR_HDC_DEEP_RESIDENCY counter will monitor. The encoding of the HDC_Cx_Monitor field are: 0: no-counting; 1: count package C2 only, 2: count package C3 and deeper; 3: count package C6 and deeper; 4: count package C7 and deeper; other encodings are reserved. If CPUID.06H:EAX[bit 13] = 0, attempt to access this MSR may cause a #GP fault. Default = zero (0).
- Bits 63:3 are reserved and must be zero.

15.5.5 MPERF and APERF Counters Under HDC

HDC operation can be thought of as an average effective frequency drop due to all or some of the Logical Processors enter an idle state period.




Figure 15-23. Example of Effective Frequency Reduction and Forced Idle Period of HDC

By default, the IA32_MPERF counter counts during forced idle periods as if the logical processor was active. The IA32_APERF counter does not count during forced idle state. This counting convention allows the OS to compute the average effective frequency of the Logical Processor between the last MWAIT exit and the next MWAIT entry (OS visible C0) by Δ ACNT/ Δ MCNT * TSC Frequency.

15.6 HARDWARE FEEDBACK INTERFACE AND INTEL® THREAD DIRECTOR

Intel processors that enumerate CPUID.06H.0H:EAX.HW_FEEDBACK[bit 19] as 1 support Hardware Feedback Interface (HFI). Hardware provides guidance to the Operating System (OS) scheduler to perform optimal workload scheduling through a hardware feedback interface structure in memory. Details on this table structure are described in Section 15.6.1.

Intel processors that enumerate CPUID.06H.0H:EAX[bit 23] as 1 support Intel[®] Thread Director. Hardware provides guidance to the Operating System (OS) scheduler to perform optimal workload scheduling through a memory resident table and software thread specific index (Class ID) that points into that table and selects which data to use for that software thread. Details on this table structure are described in Section 15.6.2.

15.6.1 Hardware Feedback Interface Table Structure

This structure has a global header that is 16 bytes in size. Following this global header, there is one 8 byte entry per logical processor in the socket. The structure is designed as follows.

Byte Offset	Size (Bytes)	Description	
0	16	Global Header	
16	8	Per Logical Processor Entry	
24	8	Per Logical Processor Entry	
16 + n*8	8	Per Logical Processor Entry	

Table 15-4. Hardware Feedback Interface Structure

The global header is structured as shown in Table 15-5.

Byte Offset	Size (Bytes)	Field Name	Description
0	8	Timestamp	Timestamp of when the table was last updated by hardware. This is a timestamp in crystal clock units. Initialized by the OS to 0.
8	1	Performance Capability Flags	If bit 0 is set to 1, indicates the performance capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.
9	1	Energy Efficiency Capability Changed	If bit 0 is set to 1, indicates the energy efficiency capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.
10	6	Reserved	Initialized by the OS to 0.

Table 15-5. Hardware Feedback Interface Global Header Structure

The per logical processor scheduler feedback entry is structured as follows. The operating system can determine the index of the logical processor feedback entry for a logical processor using CPUID.06H.0H:EDX[31:16] by executing CPUID on that logical processor.

Byte Offset	Size (Bytes)	Field Name	Description
0	1	Performance Capability	Performance capability is an 8-bit value (0 255) specifying the relative performance level of a logical processor. Higher values indicate higher perfor- mance; the lowest performance level of 0 indicates a recommendation to the OS to not schedule any software threads on it for performance reasons. The OS scheduler is expected to initialize the Hardware Feedback Interface Structure to 0 prior to enabling Hardware Feedback. CPUID.06H.0H:EDX[0] enumerates support for Performance capability reporting.
1	1	Energy Efficiency Capability	Energy Efficiency capability is an 8-bit value (0 255) specifying the relative energy efficiency level of a logical processor. Higher values indicate higher energy efficiency; the lowest energy efficiency capability of 0 indicates a recommendation to the OS to not schedule any software threads on it for efficiency reasons. An Energy Efficiency capability of 255 indicates which logical processors have the highest relative energy efficiency capability. In addition, the value 255 is an explicit recommendation for the OS to consolidate work on those logical processors for energy efficiency reasons. The OS scheduler is expected to initialize the Hardware Feedback Interface Structure to 0 prior to enabling Hardware Feedback. CPUID.06H.0H:EDX[1] enumerates support for Energy Efficiency capability reporting.
2	6	Reserved	The OS scheduler is expected to initialize the Hardware Feedback Interface Structure to 0 prior to enabling Hardware Feedback.

Table 15-6. Hardware Feedback Interface Logical Processor Entry Structure

15.6.2 Intel[®] Thread Director Table Structure

This structure has a global header that is at least 16 bytes in size. Its size depends on the number of classes and capabilities enumerated by the CPUID instruction (see notes below Table 15-7). Following this global header there are multiple Logical Processor related entries. The structure is designed as follows.

Byte Offset ^{1,2,3}	Size (Bytes)	Description
0	8 + CP ⁴ *CL ⁴ + R8 ⁵	Global Header
8 + CP*CL + R8	CL*CP + R8	Per Logical Processor Entry0 ⁶
8 + 2*(CP*CL + R8)	CL*CP + R8	Per Logical Processor Entry ₁
8 + (N ⁷ -1)*(CP*CL + R8)	CL*CP +R8	Logical Processor Entry _{N-1}

Table 15-7. Intel® Thread Director Table Structure

NOTES:

1. Byte offset of Capability_{cp} of Class_{cl} change indication: 8 + CP * cl + cp.

2. Byte offset of LP Entry; 8 + (i+1) * (CP * CL + R8).

3. Byte offset of capability_{cp} of class_{cl} of LP Entry_i: 8 + (i+1) * (CP * CL + R8) + CP * cl + cp.

4. Both upper case CL and CP denote total number of classes and capabilities defined for the processor. Lower case cl and cp denote one instance of a class or capability. cl and cp are counted starting at zero. See "CPUID—CPU Identification" in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A for the number of classes (CL) and the number of supported capabilities (CP). CP (# of capabilities): number of enumerated bits in CPUID.06H.0H:EDX[7:0] and CL (# of classes): CPUID.06H.0H:ECX[15:8].

5. R8 is the number of bytes necessary to round up the Capability Change Indication array and the Logical Processor Entry to whole multiple of 8 bytes.

6. Table size: 8 + (N+1)* (CP * CL + R8).

7. N is the number of Logical Processor Entries in the table. It is not greater than the number of Logical Processors on the socket, but may be lower.

- 8. The Operating System can determine the index for the Logical Processor Entry within the Intel Thread Director table using CPUID.06H.0H:EDX[31:16] by executing the CPUID instruction on that Logical Processor.
- 9. The Operating System should allocate space to accommodate for one such structure per socket in the system.
- 10. The Intel Thread Director table structure extends the Hardware Feedback Interface table structure without breaking backward compatibility. The Hardware Feedback Interface can be viewed as having two capabilities and a single class.

The global header is structured as shown in Table 15-8.

Byte Offset	Size (Bytes)	Description			
0	8	Time-stamp of when the table was last updated by hardware. This is a time-stamp in crystal clock units. Initialized by the OS to 0.			
8	1	Class O Performance Capability Flags	If bit 0 is set to 1, indicates the performance capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.		
8+1	1	Class O Energy Efficiency Capability Flags	If bit 0 is set to 1, indicates the energy efficiency capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.		
 8 + CP - 1	1	Class 0 change indication for Capability #(CP-1) if exists	Unavailable for capabilities that are not enumerated.		
8 + CP	1	Class 1 Performance Capability Flags	If bit 0 is set to 1, indicates the performance capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.		
8 + CP + 1	1	Class 1 Energy Efficiency Capability Flags	If bit 0 is set to 1, indicates the energy efficiency capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.		
	1				
8 + 2*CP - 1	1	Class 1 change indication for Capability #(CP-1) if exists	Unavailable for capabilities that are not enumerated.		
			Change indication for Capabilities of additional Classes if exist.		
8 + (CL-1)*CP	1	Class #(CL-1) Performance Capability Flags	If bit 0 is set to 1, indicates the performance capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.		
8 + (CL-1)*CP + 1	1	Class #(CL-1) Energy Efficiency Capability Flags	If bit 0 is set to 1, indicates the energy efficiency capability field for one or more logical processors was updated in the table and/or another bit in this field is updated. If bit 1 is set to 1, indicates a force idle/inject idle request to the OS for one or more logical processors. Initialized by the OS to 0.		

Table 15-8. Intel® Thread Director Global Header Structure

Byte Offset	Size (Bytes)	Description		
8 + CL*CP - 1	1	Class #(CL-1) change indication for Capability #(CP- 1) if exists	Unavailable for capabilities that are not enumerated.	
8 + CL*CP	R8	Padding	Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling Intel Thread Director.	

Table 15-8. Intel® Thread Director Global Header Structure (Contd.)

The logical processor capability entry in the Intel Thread Director table is structured as follows.

Byte Offset	Size (Bytes)	Field Name	Description	
0	1	Performance Capability	Class 0 Performance capability is an 8-bit value (0 255) specifying the relative performance level of a single logical processor. Higher values indicate higher performance; the lowest performance level of 0 indicates a recommendation to the OS to not schedule any software threads on it for performance reasons. Initialized by the OS to 0.	
1	1	Energy Efficiency Capability	Class 0 Energy Efficiency capability is an 8-bit value (0 255) specifying the relative energy efficiency level of a logical processor. Higher values indicate higher energy efficiency; the lowest energy efficiency capability of 0 indicates a recom mendation to the OS to not schedule any software threads on it for efficiency reasons. An Energy Efficiency capability of 255 indicates which logical processor have the highest relative energy efficiency capability. In addition, the value 255 an explicit recommendation for the OS to consolidate work on those logical processors for energy efficiency reasons. Initialized by the OS to 0.	
CP - 1	1	Capability #(CP-1)	Class 0 Capability #(CP-1) if exists. If the capability does not exist (is not enumerated in the CPUID), the entry is unavailable (no space is reserved for future use here).	
СР	R8	Padding	Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling Intel Thread Director.	
CP + R8	1	Performance Capability	Class 1 Performance capability is an 8-bit value (0 255) specifying the relative performance level of a single logical processor. Higher values indicate higher performance; the lowest performance level of 0 indicates a recommendation to the OS to not schedule any software threads on it for performance reasons. Initialized by the OS to 0.	
CP + 1	1	Energy Efficiency Capability	Class 1 Energy Efficiency capability is an 8-bit value (0 255) specifying the relative energy efficiency level of a logical processor. Higher values indicate hig energy efficiency; the lowest energy efficiency capability of 0 indicates a recommendation to the OS to not schedule any software threads on it for efficiency reasons. An Energy Efficiency capability of 255 indicates which logical process have the highest relative energy efficiency capability. In addition, the value 25 an explicit recommendation for the OS to consolidate work on those logical processors for energy efficiency reasons. Initialized by the OS to 0.	
 2*CP - 1	1	Capability	Class 1 Capability #(CP-1) if exists. If the capability does not exist (is not	
		#(CP-1)	enumerated in the CPUID), the entry is unavailable (no space is reserved for future use here).	

Table 15-9. Intel® Thread Director Logical Processor Entry Structure

Byte Offset	Size (Bytes)	Field Name	Description	
2*CP	R8	Padding	Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling Intel Thread Director.	
(CL-1)*CP	1	Performance Capability	Class #(CL-1) Performance capability is an 8-bit value (0 255) specifying the relative performance level of a single logical processor. Higher values indicate higher performance; the lowest performance level of 0 indicates a recommendation to the OS to not schedule any software threads on it for performance reasons. Initialized by the OS to 0.	
(CL-1)*CP + 1	1	Energy Efficiency Capability	Class #(CL-1) Energy Efficiency capability is an 8-bit value (0 255) specifying the relative energy efficiency level of a logical processor. Higher values indicate higher energy efficiency; the lowest energy efficiency capability of 0 indicates a recommendation to the OS to not schedule any software threads on it for efficiency reasons. An Energy Efficiency capability of 255 indicates which logical processors have the highest relative energy efficiency capability. In addition, the value 255 is an explicit recommendation for the OS to consolidate work on those logical processors for energy efficiency reasons. Initialized by the OS to 0.	
CL*CP - 1	1	Capability #(CP-1)	Class #(CL-1) Capability #(CP-1) if exists. If the capability does not exist (is not enumerated in the CPUID), the entry is unavailable (no space is reserved for futu- use here).	
CL*CP	R8	Padding	Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling Intel Thread Director.	

Table 15-9. Intel® Thread Director Logical Processor Entry Structure (Contd.)

15.6.3 Intel® Thread Director Usage Model

When the OS Scheduler needs to decide which one of multiple free logical processors to assign to a software thread that is ready to execute, it can choose one of the following options:

- 1. The free logical processor with the highest performance value of that software thread class, if the system is scheduling for performance.
- 2. The free logical processor with the highest energy efficiency value of that software thread class, if the system is scheduling for energy efficiency.

When the OS Scheduler needs to decide which of two logical processors (i,j) to assign to which of two software threads whose Class IDs are k1 and k2, it can compute the two performance ratios: Perf Ratio₁ = Perf_{ik1} / Perf_{jk1} and Perf Ratio₂ = Perf_{ik2} / Perf_{jk2}, or two energy efficiency ratios: Energy Eff. Ratio₁ = Energy Eff_{ik1} / Energy Eff_{jk1} and Energy Eff. Ratio₂ = Energy Eff_{ik2} / Energy Eff_{jk2} between the two logical processors for each of the two classes, depending on whether the OS is scheduling for performance or for energy efficiency.

For example, assume that the system is scheduling for performance and that $Perf Ratio_1 > Perf Ratio_2$. The OS Scheduler will assign the software thread whose Class ID is k1 to logical processor i, and the one whose Class ID is k2 to logical processor j.

When the two software threads in question belong to the same Class ID, the OS Scheduler can schedule to higher performance logical processors within that class when scheduling for performance and to higher energy efficiency logical processors within that class when scheduling for energy efficiency.

The highest to lowest ordering may be different between classes across cores and between the performance column and the energy efficiency column of the same class across cores.

15.6.4 Hardware Feedback Interface Pointer

The physical address of the HFI/Intel Thread Director structure is programmed by the OS into a package scoped MSR named IA32_HW_FEEDBACK_PTR. The MSR is structured as follows:

- Bits 63:MAXPHYADDR¹ Reserved.
- Bits MAXPHYADDR-1:12 ADDR. This is the physical address of the page frame of the first page of this structure.
- Bits 11:1 Reserved.
- Bit 0 Valid. When set to 1, indicates a valid pointer is programmed into the ADDR field of the MSR.

The address of this MSR is 17D0H. This MSR is cleared on processor reset to its default value of 0. It retains its value upon INIT.

CPUID.06H.0H:EDX[11:8] enumerates the size of memory that must be allocated by the OS for this structure.

15.6.5 Hardware Feedback Interface Configuration

The operating system enables HFI/Intel Thread Director using a package scoped MSR named IA32_HW_FEED-BACK_CONFIG (address 17D1H). This MSR is cleared on processor reset to its default value of 0. It retains its value upon INIT.

The MSR is structured as follows:

- Bits 63:2 Reserved.
- Bit 1 Enable Intel Thread Director (or multi-class support). Both bits 0 and 1 must be set for Intel Thread Director to be enabled. The extra class columns in the Intel Thread Director table are updated by hardware immediately following setting those two bits, as well as during run time as necessary.
- Bit 0 Enable. When set to 1, enables HFI.

Before enabling HFI, the OS must set a valid hardware feedback interface structure using IA32_HW_FEED-BACK_PTR.

When the OS sets bit 0 only, the hardware populates class 0 capabilities only in the HFI structure. When bit 1 is set after or together with bit 0, the Intel Thread Director multi-class structure is populated.

When either the HFI structure or the Intel Thread Director structure are ready to use by the OS, the hardware sets IA32_PACKAGE_THERM_STATUS[bit 26]. An interrupt is generated by the hardware if IA32_PACKAGE_THERM_IN-TERRUPT[bit 25] is set.

When the OS clears bit 1 but leaves bit 0 set, Intel Thread Director is disabled, but HFI is kept operational. IA32_PACKAGE_THERM_STATUS[bit 26] is NOT set in this case.

Clearing bit 0 disables both HFI and Intel Thread Director, independent of the bit 1 state. Setting bit 1 to '1' while keeping bit 0 at '0' is an invalid combination which is quietly ignored.

When the OS clears bit 0, hardware sets the IA32_PACKAGE_THERM_STATUS[bit 26] to 1 to acknowledge disabling of the interface. The OS should wait for this bit to be set to 1 to reclaim the memory of the Intel Thread Director structure, as by setting IA32_PACKAGE_THERM_STATUS[bit 26] hardware guarantees not to write into the Intel Thread Director structure anymore.

The OS may clear bit 0 only after receiving an indication from the hardware that the structure initialization is complete via the same IA32_PACKAGE_THERM_STATUS[bit 26], following enabling of HFI/Intel Thread Director, thus avoiding a race condition between OS and hardware.

Bit 1 is valid only if CPUID.06H:EAX[bit 23] is set. When setting this bit while support is not enumerated, the hardware generates #GP.

Table 15-10 summarizes the control options described above.

See Section 15.6.9 for details on scenarios where IA32_HW_FEEDBACK_CONFIG bits are implicitly reset by the hardware.

^{1.} MAXPHYADDR is reported in CPUID.80000008H:EAX[7:0].

Pre-Bit 1	Pre-Bit 0	Post-Bit 1	Post-Bit 0	Action	IA32_PACKAGE_THERM_STATUS [bit 26] and Interrupt
0	0	0	0	Reset value.	Both Hardware Feedback Interface and Intel Thread Director are disabled, no status bit set, no interrupt is generated.
0	0	0	1	Enable HFI structure.	Set the status bit and generate interrupt if enabled.
0	0	1	0	Invalid option; quietly ignored by the hardware.	No action (no update in the table).
0	0	1	1	Enable HFI and Intel Thread Director.	Set the status bit and generate interrupt if enabled.
0	1	0	0	Disable HFI support.	Set the status bit and generate interrupt if enabled.
0	1	1	0	Disable HFI and Intel Thread Director.	Set the status bit and generate interrupt if enabled.
0	1	1	1	Enable Intel Thread Director.	Set the status bit and generate interrupt if enabled.
1	0	0	0	No action; keeps HFI and Intel Thread Director disabled.	No action (no update in the table).
1	0	0	1	Enable HFI.	Set the status bit and generate interrupt if enabled.
1	0	1	1	Enable HFI and Intel Thread Director.	Set the status bit and generate interrupt if enabled.
1	1	0	0	Disable HFI and Intel Thread Director.	Set the status bit and generate interrupt if enabled.
1	1	0	1	Disable Intel Thread Director; keep HFI enabled.	No action (no update in the table).
1	1	1	0	Disable HFI and Intel Thread Director.	Set the status bit and generate interrupt if enabled.

Table 15-10. IA32_HW_FEEDBACK_CONFIG Control Options

15.6.6 Hardware Feedback Interface Notifications

The IA32_PACKAGE_THERM_STATUS MSR is extended with a new bit, hardware feedback interface structure change status (bit 26, R/WC0), to indicate that the hardware has updated the HFI/Intel Thread Director structure. This is a sticky bit and once set, indicates that the OS should read the structure to determine the change and adjust its scheduling decisions. Once set, the hardware will not generate any further updates to this structure until the OS clears this bit by writing 0.

The OS can enable interrupt-based notifications when the structure is updated by hardware through a new enable bit, hardware feedback interrupt enable (bit 25, R/W), in the IA32_PACKAGE_THERM_INTERRUPT MSR. When this bit is set to 1, it enables the generation of an interrupt when the HFI/Intel Thread Director structure is updated by hardware. When the enable bit transitions from 0 to 1, hardware will generate an initial notify, with the IA32_PACK-AGE_THERM_STATUS bit 26 set to 1, to indicate that the OS should read the current HFI/Intel Thread Director structure.

15.6.7 Hardware Feedback Interface and Intel® Thread Director Structure Dynamic Update

The HFI/Intel Thread Director structure can be updated dynamically during run time. Changes to the structure may occur to one or more of its cells. Such changes may occur for one or more logical processors. The hardware sets a non-zero value in the "capability change" field of the HFI/Intel Thread Director structure as an indication for the OS to read that capability for all logical processors. A thermal interrupt is delivered to indicate to the OS that the structure has just changed. Section 15.6.6 contains more details on this notification mechanism. The hardware clears all "capability change" fields after the OS resets IA32_PACKAGE_THERM_STATUS[bit 26].

Zeroing a performance or energy efficiency cell hints to the OS that it is beneficial not to schedule software threads of that class on the associated logical processor for performance or energy efficiency reasons, respectively. If SMT is supported, it may be the case that the hardware zeroes one of the core's logical processors only. Zeroing the performance and energy efficiency cells of all classes for a logical processor implies that the hardware provides a hint to the OS to completely avoid scheduling work on that logical processor.

Zeroing a performance and energy efficiency cell hint of a logical processor across all classes along with Capability Flag bit 1 set to 1 across all capabilities and classes, indicates to the OS to force idle logical processor(s), and if affinitized activity occurs on those logical processor(s), the OS should inject idle periods such that overall utilization of those idled cores has a minimal-to-no impact to power. Capability Flag bit 1 will be set to 1 while this hint persists.

When EE=255 is set on one or more logical processors, it represents a request that the OS attempt to consolidate work to those logical processors with EE=255. These requests are made when the SOC has knowledge that consolidating the work to a subset of cores will result in significantly better platform energy efficiency. Examples of consolidating work would include, but not limited to, delaying less important work as needed to provide compute bandwidth for more important work, and routing interrupts to the logical processors with EE=255. When the cumulative workload requires performance greater than that which is available on the subset of cores with EE=255, it is expected that the OS will scale the work out to additional logical processors.

A few example reasons for runtime changes in the HGS/Intel Thread Director Table:

- Over clocking run time update that changes the capability values.
- Change in run time physical constraints.
- Run time performance or energy efficiency optimization.
- Change in core frequency, voltage, or power budget.

15.6.8 Logical Processor Scope Intel® Thread Director Configuration

The operating system enables Intel Thread Director at the logical processor scope using a logical processor scope MSR named IA32_HW_FEEDBACK_THREAD_CONFIG (address 17D4H).

The MSR is read/write and is structured as follows:

- Bits 63:1 Reserved.
- Bit 0 Enables Intel Thread Director. When set to 1, logical processor scope Intel Thread Director is enabled. Default is 0 (disabled).

Bit 0 of the logical processor scope configuration MSR can be cleared or set regardless of the state of the HFI/Intel Thread Director package configuration MSR state. Even when bit 0 of all logical processor configuration MSRs is clear, the processor can still update the Intel Thread Director structure if it is still enabled in the IA32 HW FEEDBACK CONFIG package scope MSR. When the operating system clears

IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0], hardware clears the history accumulated on that logical processor which otherwise drives assigning the Class ID to the software thread that executes on that logical processor. As long as IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0] is set, the Class ID is available for the operating system to read, independent of the state of the package scope IA32_HW_FEEDBACK_CONFIG[1:0] bits.

See Section 15.6.9 for details on scenarios where IA32_HW_FEEDBACK_CONFIG bits are implicitly reset by the hardware.

15.6.9 Implicit Reset of Package and Logical Processor Scope Configuration MSRs

HFI/Intel Thread Director enable bits are reset by hardware in the following scenarios:

- 1. When GETSEC[SENTER] is executed:
 - a. The processor implicitly resets the HFI/Intel Thread Director enable bits in the IA32_HW_FEEDBACK_CONFIG MSR on all sockets (packages) in the system.
 - b. The processor implicitly resets the Intel Thread Director enable bit in the IA32_HW_FEEDBACK_THREAD_CONFIG MSR on all logical processors in the system across all sockets.
 - c. The processor implicitly clears the HFI/Intel Thread Director table structure pointer in the IA32_HW_FEEDBACK_PTR package MSR across all sockets.
- 2. When GETSEC[ENTERACCS] is executed:
 - a. The processor implicitly resets the HFI/Intel Thread Director enable bits in the IA32_HW_FEEDBACK_CONFIG MSR on the socket where the GETSEC[ENTERACCS] instruction was executed.
 - b. The processor implicitly resets the Intel Thread Director enable bit in the IA32_HW_FEEDBACK_THREAD_CONFIG MSR on all logical processors on the socket where the GETSEC[ENTERACCS] instruction was executed.
 - c. The processor implicitly clears the HFI/Intel Thread Director table structure pointer in the IA32_HW_FEEDBACK_PTR package MSR on the socket where the GETSEC[ENTERACCS] instruction was executed.
- 3. When an INIT or a wait-for-SIPI state are processed by a logical processor:
 - a. The processor implicitly resets the Intel Thread Director enable bit in the IA32_HW_FEEDBACK_THREAD_CONFIG MSR on that logical processor, whether the signal was in the context of GETSEC[ENTERACCS] or not.

If the OS requires HFI/Intel Thread Director to be active after exiting the measured environment or when processing a SIPI event, it should re-enable HFI/Intel Thread Director.

15.6.10 Logical Processor Scope Intel® Thread Director Run Time Characteristics

The processor provides the operating system with run time feedback about the execution characteristics of the software thread executing on logical processors whose IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0] is set.

The run time feedback is communicated via a read-only MSR named IA32_THREAD_FEEDBACK_CHAR. This is a logical processor scope MSR whose address is 17D2H. This MSR is structured as follows:

- Bit 63 Valid bit. When set to 1 the OS Scheduler can use the Class ID (in bits 7:0) for its scheduling decisions. If this bit is 0, the Class ID field should be ignored. It is recommended that the OS uses the last known Class ID of the software thread for its scheduling decisions.
- Bits 62:8 Reserved.
- Bits 7:0 Application Class ID, pointing into the Intel Thread Director structure described in Table 15-8.

This MSR is valid only if CPUID.06H:EAX[bit 23] is set.

The valid bit is cleared by the hardware in the following cases:

- The hardware does not have enough information to provide the operating system with a reliable Class ID.
- The operating system cleared the logical processor's IA32_HW_FEEDBACK_THREAD_CONFIG[bit 0] bit.

The HRESET instruction is executed while configured to reset the Intel Thread Director history.

15.6.11 Logical Processor Scope History

The operating system can reset the Intel Thread Director related history accumulated on the current logical processor it is executing on by issuing the HRESET instruction. See "CPUID—CPU Identification" in Chapter 3 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for enumeration of the HRESET instruction. See also the "HRESET—History Reset" instruction description in Chapter 3 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.

15.6.11.1 Enabling Intel® Thread Director History Reset

The IA32_HRESET_ENABLE MSR is a read/write MSR and is structured as follows:

- Bits 63:32 Reserved.
- Bits 31:1 Reserved for other capabilities that can be reset by the HRESET instruction.
- Bit 0 Enable reset of the Intel Thread Director history.

The operating system should set IA32_HRESET_ENABLE[bit 0] to enable Intel Thread Director history reset via the HRESET instruction.

15.6.11.2 Implicit Intel® Thread Director History Reset

The Intel Thread Director history is implicitly reset in the following scenarios:

- 1. When the processor enters or exits SMM mode and IA32_DEBUGCTL MSR.FREEZE_WHILE_SMM (bit 14) is set, the Intel Thread Director history is implicitly reset by the processor.
- 2. When GETSEC[SENTER] is executed, the processor resets the Intel Thread Director history on all logical processors in the system, including logical processors on other sockets (other than the one GETSEC[SENTER] is executed).
- 3. When GETSEC[ENTERACCS] is executed, the processor resets the Intel Thread Director history on the logical processor it is executed on.
- 4. When an INIT or a wait-for-SIPI state are processed by a logical processor, the Intel Thread Director history is reset whether the signal was a result of GETSEC[ENTERACCS] or not.

If the operating system requires HFI/Intel Thread Director to be active after exiting the measured environment or when processing a SIPI event, it should re-enable HFI/Intel Thread Director.

15.7 MWAIT EXTENSIONS FOR ADVANCED POWER MANAGEMENT

IA-32 processors may support a number of C-states¹ that reduce power consumption for inactive states. Intel Core Solo and Intel Core Duo processors support both deeper C-state and MWAIT extensions that can be used by OS to implement power management policy.

Software should use CPUID to discover if a target processor supports the enumeration of MWAIT extensions. If CPUID.05H:ECX[bit 0] = 1, the target processor supports MWAIT extensions and their enumeration (see Chapter 4, "Instruction Set Reference, M-U," of Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B).

If CPUID.05H:ECX[bit 1] = 1, the target processor supports using interrupts as break-events for MWAIT, even when interrupts are disabled. Use this feature to measure C-state residency as follows:

- Software can write to bit 0 in the MWAIT Extensions register (ECX) when issuing an MWAIT to enter into a processor-specific C-state or sub C-state.
- When a processor comes out of an inactive C-state or sub C-state, software can read a timestamp before an interrupt service routine (ISR) is potentially executed.

CPUID.05H:EDX allows software to enumerate processor-specific C-states and sub C-states available for use with MWAIT extensions. IA-32 processors may support more than one C-state of a given C-state type. These are called sub C-states. Numerically higher C-state have higher power savings and latency (upon entering and exiting) than lower-numbered C-state.

The processor-specific C-states defined in MWAIT extensions can map to ACPI defined C-state types (C0, C1, C2, C3). The mapping
relationship depends on the definition of a C-state by processor implementation and is exposed to OSPM by the BIOS using the ACPI
defined _CST table.

At CPL = 0, system software can specify desired C-state and sub C-state by using the MWAIT hints register (EAX). Processors will not go to C-state and sub C-state deeper than what is specified by the hint register. If CPL > 0 and if MONITOR/MWAIT is supported at CPL > 0, the processor will only enter C1-state (regardless of the C-state request in the hints register).

Executing MWAIT generates an exception on processors operating at a privilege level where MONITOR/MWAIT are not supported.

NOTE

If MWAIT is used to enter a C-state (including sub C-state) that is numerically higher than C1, a store to the address range armed by MONITOR instruction will cause the processor to exit MWAIT if the store was originated by other processor agents. A store from non-processor agent may not cause the processor to exit MWAIT.

15.8 THERMAL MONITORING AND PROTECTION

The IA-32 architecture provides the following mechanisms for monitoring temperature and controlling thermal power:

- 1. The **catastrophic shutdown detector** forces processor execution to stop if the processor's core temperature rises above a preset limit.
- 2. Automatic and adaptive thermal monitoring mechanisms force the processor to reduce it's power consumption in order to operate within predetermined temperature limits.
- The software controlled clock modulation mechanism permits operating systems to implement power management policies that reduce power consumption; this is in addition to the reduction offered by automatic thermal monitoring mechanisms.
- 4. **On-die digital thermal sensor and interrupt mechanisms** permit the OS to manage thermal conditions natively without relying on BIOS or other system board components.

The first mechanism is not visible to software. The other three mechanisms are visible to software using processor feature information returned by executing CPUID with EAX = 1.

The second mechanism includes:

- Automatic thermal monitoring provides two modes of operation. One mode modulates the clock duty cycle; the second mode changes the processor's frequency. Both modes are used to control the core temperature of the processor.
- Adaptive thermal monitoring can provide flexible thermal management on processors made of multiple cores.

The third mechanism modulates the clock duty cycle of the processor. As shown in Figure 15-24, the phrase 'duty cycle' does not refer to the actual duty cycle of the clock signal. Instead it refers to the time period during which the clock signal is allowed to drive the processor chip. By using the stop clock mechanism to control how often the processor is clocked, processor power consumption can be modulated.




Figure 15-24. Processor Modulation Through Stop-Clock Mechanism

For previous automatic thermal monitoring mechanisms, software controlled mechanisms that changed processor operating parameters to impact changes in thermal conditions. Software did not have native access to the native thermal condition of the processor; nor could software alter the trigger condition that initiated software program control.

The fourth mechanism (listed above) provides access to an on-die digital thermal sensor using a model-specific register and uses an interrupt mechanism to alert software to initiate digital thermal monitoring.

15.8.1 Catastrophic Shutdown Detector

P6 family processors introduced a thermal sensor that acts as a catastrophic shutdown detector. This catastrophic shutdown detector was also implemented in Pentium 4, Intel Xeon and Pentium M processors. It is always enabled. When processor core temperature reaches a factory preset level, the sensor trips and processor execution is halted until after the next reset cycle.

15.8.2 Thermal Monitor

Pentium 4, Intel Xeon and Pentium M processors introduced a second temperature sensor that is factory-calibrated to trip when the processor's core temperature crosses a level corresponding to the recommended thermal design envelop. The trip-temperature of the second sensor is calibrated below the temperature assigned to the cata-strophic shutdown detector.

15.8.2.1 Thermal Monitor 1

The Pentium 4 processor uses the second temperature sensor in conjunction with a mechanism called Thermal Monitor 1 (TM1) to control the core temperature of the processor. TM1 controls the processor's temperature by modulating the duty cycle of the processor clock. Modulation of duty cycles is processor model specific. Note that the processors STPCLK# pin is not used here; the stop-clock circuitry is controlled internally.

Support for TM1 is indicated by CPUID.01H:EDX.TM[bit 29] = 1.

TM1 is enabled by setting the thermal-monitor enable flag (bit 3) in IA32_MISC_ENABLE; see Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4. Following a power-up or reset, the flag is cleared, disabling TM1. BIOS is required to enable only one automatic thermal monitoring modes. Operating systems and applications must not disable the operation of these mechanisms.

15.8.2.2 Thermal Monitor 2

An additional automatic thermal protection mechanism, called Thermal Monitor 2 (TM2), was introduced in the Intel Pentium M processor and also incorporated in newer models of the Pentium 4 processor family. Intel Core Duo and Solo processors, and Intel Core 2 Duo processor family all support TM1 and TM2. TM2 controls the core temperature of the processor by reducing the operating frequency and voltage of the processor and offers a higher performance level for a given level of power reduction than TM1.

TM2 is triggered by the same temperature sensor as TM1. The mechanism to enable TM2 may be implemented differently across various IA-32 processor families with different CPUID signatures in the family encoding value, but will be uniform within an IA-32 processor family.

Support for TM2 is indicated by CPUID.01H:ECX.TM2[bit 8] = 1.

15.8.2.3 Two Methods for Enabling TM2

On processors with CPUID family/model/stepping signature encoded as 0x69n or 0x6Dn (early Pentium M processors), TM2 is enabled if the TM_SELECT flag (bit 16) of the MSR_THERM2_CTL register is set to 1 (Figure 15-25) and bit 3 of the IA32_MISC_ENABLE register is set to 1.

Following a power-up or reset, the TM_SELECT flag may be cleared. BIOS is required to enable either TM1 or TM2. Operating systems and applications must not disable mechanisms that enable TM1 or TM2. If bit 3 of the IA32_-MISC_ENABLE register is set and TM_SELECT flag of the MSR_THERM2_CTL register is cleared, TM1 is enabled.




Figure 15-25. MSR_THERM2_CTL Register On Processors with CPUID Family/Model/Stepping Signature Encoded as 0x69n or 0x6Dn

On processors introduced after the Pentium 4 processor (this includes most Pentium M processors), the method used to enable TM2 is different. TM2 is enable by setting bit 13 of IA32_MISC_ENABLE register to 1. This applies to Intel Core Duo, Core Solo, and Intel Core 2 processor family.

The target operating frequency and voltage for the TM2 transition after TM2 is triggered is specified by the value written to MSR_THERM2_CTL, bits 15:0 (Figure 15-26). Following a power-up or reset, BIOS is required to enable at least one of these two thermal monitoring mechanisms. If both TM1 and TM2 are supported, BIOS may choose to enable TM2 instead of TM1. Operating systems and applications must not disable the mechanisms that enable TM1or TM2; and they must not alter the value in bits 15:0 of the MSR_THERM2_CTL register.




Figure 15-26. MSR_THERM2_CTL Register for Supporting TM2

15.8.2.4 Performance State Transitions and Thermal Monitoring

If the thermal control circuitry (TCC) for thermal monitor (TM1/TM2) is active, writes to the IA32_PERF_CTL will effect a new target operating point as follows:

- If TM1 is enabled and the TCC is engaged, the performance state transition can commence before the TCC is disengaged.
- If TM2 is enabled and the TCC is engaged, the performance state transition specified by a write to the IA32_PERF_CTL will commence after the TCC has disengaged.

15.8.2.5 Thermal Status Information

The status of the temperature sensor that triggers the thermal monitor (TM1/TM2) is indicated through the thermal status flag and thermal status log flag in the IA32_THERM_STATUS MSR (see Figure 15-27).

The functions of these flags are:

 Thermal Status flag, bit 0 — When set, indicates that the processor core temperature is currently at the trip temperature of the thermal monitor and that the processor power consumption is being reduced via either TM1 or TM2, depending on which is enabled. When clear, the flag indicates that the core temperature is below the thermal monitor trip temperature. This flag is read only. • **Thermal Status Log flag, bit 1** — When set, indicates that the thermal sensor has tripped since the last power-up or reset or since the last time that software cleared this flag. This flag is a sticky bit; once set it remains set until cleared by software or until a power-up or reset of the processor. The default state is clear.

63		210
	Reserved	
	Thermal Status L Thermal Status –	og

Figure 15-27. IA32_THERM_STATUS MSR

After the second temperature sensor has been tripped, the thermal monitor (TM1/TM2) will remain engaged for a minimum time period (on the order of 1 ms). The thermal monitor will remain engaged until the processor core temperature drops below the preset trip temperature of the temperature sensor, taking hysteresis into account.

While the processor is in a stop-clock state, interrupts will be blocked from interrupting the processor. This holding off of interrupts increases the interrupt latency, but does not cause interrupts to be lost. Outstanding interrupts remain pending until clock modulation is complete.

The thermal monitor can be programmed to generate an interrupt to the processor when the thermal sensor is tripped; this is called a thermal interrupt. The delivery mode, mask, and vector for this interrupt can be programmed through the thermal entry in the local APIC's LVT (see Section 11.5.1, "Local Vector Table"). The low-temperature interrupt enable and high-temperature interrupt enable flags in the IA32_THERM_INTERRUPT MSR (see Figure 15-28) control when the interrupt is generated; that is, on a transition from a temperature below the trip point to above and/or vice-versa.




Figure 15-28. IA32_THERM_INTERRUPT MSR

- **High-Temperature Interrupt Enable flag, bit 0** Enables an interrupt to be generated on the transition from a low-temperature to a high-temperature when set; disables the interrupt when clear.(R/W).
- **Low-Temperature Interrupt Enable flag, bit 1** Enables an interrupt to be generated on the transition from a high-temperature to a low-temperature when set; disables the interrupt when clear.

The thermal interrupt can be masked by the thermal LVT entry. After a power-up or reset, the low-temperature interrupt enable and high-temperature interrupt enable flags in the IA32_THERM_INTERRUPT MSR are cleared (interrupts are disabled) and the thermal LVT entry is set to mask interrupts. This interrupt should be handled either by the operating system or system management mode (SMM) code.

Note that the operation of the thermal monitoring mechanism has no effect upon the clock rate of the processor's internal high-resolution timer (time stamp counter).

15.8.2.6 Adaptive Thermal Monitor

The Intel Core 2 Duo processor family supports enhanced thermal management mechanism, referred to as Adaptive Thermal Monitor (Adaptive TM).

Unlike TM2, Adaptive TM is not limited to one TM2 transition target. During a thermal trip event, Adaptive TM (if enabled) selects an optimal target operating point based on whether or not the current operating point has effectively cooled the processor.

Similar to TM2, Adaptive TM is enable by BIOS. The BIOS is required to test the TM1 and TM2 feature flags and enable all available thermal control mechanisms (including Adaptive TM) at platform initiation.

Adaptive TM is available only to a subset of processors that support TM2.


In each chip-multiprocessing (CMP) silicon die, each core has a unique thermal sensor that triggers independently. These thermal sensor can trigger TM1 or TM2 transitions in the same manner as described in Section 15.8.2.1 and Section 15.8.2.2. The trip point of the thermal sensor is not programmable by software since it is set during the fabrication of the processor.

Each thermal sensor in a processor core may be triggered independently to engage thermal management features. In Adaptive TM, both cores will transition to a lower frequency and/or lower voltage level if one sensor is triggered.

Triggering of this sensor is visible to software via the thermal interrupt LVT entry in the local APIC of a given core.

15.8.3 Software Controlled Clock Modulation

Pentium 4, Intel Xeon and Pentium M processors also support software-controlled clock modulation. This provides a means for operating systems to implement a power management policy to reduce the power consumption of the processor. Here, the stop-clock duty cycle is controlled by software through the IA32_CLOCK_MODULATION MSR (see Figure 15-29).





The IA32_CLOCK_MODULATION MSR contains the following flag and field used to enable software-controlled clock modulation and to select the clock modulation duty cycle:

- **On-Demand Clock Modulation Enable, bit 4** Enables on-demand software controlled clock modulation when set; disables software-controlled clock modulation when clear.
- **On-Demand Clock Modulation Duty Cycle, bits 1 through 3** Selects the on-demand clock modulation duty cycle (see Table 15-11). This field is only active when the on-demand clock modulation enable flag is set.

Note that the on-demand clock modulation mechanism (like the thermal monitor) controls the processor's stopclock circuitry internally to modulate the clock signal. The STPCLK# pin is not used in this mechanism.

Duty Cycle Field Encoding	Duty Cycle	
000B	Reserved	
001B	12.5% (Default)	
010B	25.0%	
011B	37.5%	
100B	50.0%	
101B	63.5%	
110B	75%	
111B	87.5%	

Table 15-11. On-Demand Clock Modulation Duty Cycle Field Encoding

The on-demand clock modulation mechanism can be used to control processor power consumption. Power management software can write to the IA32_CLOCK_MODULATION MSR to enable clock modulation and to select a modulation duty cycle. If on-demand clock modulation and TM1 are both enabled and the thermal status of the processor is hot (bit 0 of the IA32_THERM_STATUS MSR is set), clock modulation at the duty cycle specified by TM1 takes precedence, regardless of the setting of the on-demand clock modulation duty cycle.

For Hyper-Threading Technology enabled processors, the IA32_CLOCK_MODULATION register is duplicated for each logical processor. In order for the On-demand clock modulation feature to work properly, the feature must be enabled on all the logical processors within a physical processor. If the programmed duty cycle is not identical for all the logical processors, the processor core clock will modulate to the highest duty cycle programmed for processors with any of the following CPUID DisplayFamily_DisplayModel signatures (see CPUID instruction in Chapter3, "Instruction Set Reference, A-L" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A): 06_1A, 06_1C, 06_1E, 06_1F, 06_25, 06_26, 06_27, 06_2C, 06_2E, 06_2F, 06_35, 06_36, and 0F_xx. For all other processors, if the programmed duty cycle is not identical for all logical processors in the same core, the processor core will modulate at the lowest programmed duty cycle.

For multiple processor cores in a physical package, each processor core can modulate to a programmed duty cycle independently.

For the P6 family processors, on-demand clock modulation was implemented through the chipset, which controlled clock modulation through the processor's STPCLK# pin.

15.8.3.1 Extension of Software Controlled Clock Modulation

Extension of the software controlled clock modulation facility supports on-demand clock modulation duty cycle with 4-bit dynamic range (increased from 3-bit range). Granularity of clock modulation duty cycle is increased to 6.25% (compared to 12.5%).

Four bit dynamic range control is provided by using bit 0 in conjunction with bits 3:1 of the IA32_CLOCK_MODULATION MSR (see Figure 15-30).




Figure 15-30. IA32_CLOCK_MODULATION MSR with Clock Modulation Extension

Extension to software controlled clock modulation is supported only if CPUID.06H:EAX[bit 5] = 1. If CPUID.06H:EAX[bit 5] = 0, then bit 0 of IA32_CLOCK_MODULATION is reserved.

15.8.4 Detection of Thermal Monitor and Software Controlled Clock Modulation Facilities

The ACPI flag (bit 22) of the CPUID feature flags indicates the presence of the IA32_THERM_STATUS, IA32_THERM_INTERRUPT, IA32_CLOCK_MODULATION MSRs, and the xAPIC thermal LVT entry.

The TM1 flag (bit 29) of the CPUID feature flags indicates the presence of the automatic thermal monitoring facilities that modulate clock duty cycles.

15.8.4.1 Detection of Software Controlled Clock Modulation Extension

Processor's support of software controlled clock modulation extension is indicated by CPUID.06H:EAX[bit 5] = 1.

15.8.5 On Die Digital Thermal Sensors

On die digital thermal sensor can be read using an MSR (no I/O interface). In Intel Core Duo processors, each core has a unique digital sensor whose temperature is accessible using an MSR. The digital thermal sensor is the preferred method for reading the die temperature because (a) it is located closer to the hottest portions of the die, (b) it enables software to accurately track the die temperature and the potential activation of thermal throttling.

15.8.5.1 Digital Thermal Sensor Enumeration

The processor supports a digital thermal sensor if CPUID.06H:EAX[bit 0] = 1. If the processor supports digital thermal sensor, EBX[bits 3:0] determine the number of thermal thresholds that are available for use.

Software sets thermal thresholds by using the IA32_THERM_INTERRUPT MSR. Software reads output of the digital thermal sensor using the IA32_THERM_STATUS MSR.


15.8.5.2 Reading the Digital Sensor

Unlike traditional analog thermal devices, the output of the digital thermal sensor is a temperature relative to the maximum supported operating temperature of the processor.

Temperature measurements returned by digital thermal sensors are always at or below TCC activation temperature. Critical temperature conditions are detected using the "Critical Temperature Status" bit. When this bit is set, the processor is operating at a critical temperature and immediate shutdown of the system should occur. Once the "Critical Temperature Status" bit is set, reliable operation is not guaranteed.

See Figure 15-31 for the layout of IA32_THERM_STATUS MSR. Bit fields include:

- **Thermal Status (bit 0, RO)** This bit indicates whether the digital thermal sensor high-temperature output signal (PROCHOT#) is currently active. Bit 0 = 1 indicates the feature is active. This bit may not be written by software; it reflects the state of the digital thermal sensor.
- Thermal Status Log (bit 1, R/WCO) This is a sticky bit that indicates the history of the thermal sensor high temperature output signal (PROCHOT#). Bit 1 = 1 if PROCHOT# has been asserted since a previous RESET or the last time software cleared the bit. Software may clear this bit by writing a zero.
- **PROCHOT# or FORCEPR# Event (bit 2, RO)** Indicates whether PROCHOT# or FORCEPR# is being asserted by another agent on the platform.





- **PROCHOT# or FORCEPR# Log (bit 3, R/WC0)** Sticky bit that indicates whether PROCHOT# or FORCEPR# has been asserted by another agent on the platform since the last clearing of this bit or a reset. If bit 3 = 1, PROCHOT# or FORCEPR# has been externally asserted. Software may clear this bit by writing a zero. External PROCHOT# assertions are only acknowledged if the Bidirectional Prochot feature is enabled.
- **Critical Temperature Status (bit 4, RO)** Indicates whether the critical temperature detector output signal is currently active. If bit 4 = 1, the critical temperature detector output signal is currently active.
- Critical Temperature Log (bit 5, R/WCO) Sticky bit that indicates whether the critical temperature detector output signal has been asserted since the last clearing of this bit or reset. If bit 5 = 1, the output signal has been asserted. Software may clear this bit by writing a zero.
- **Thermal Threshold #1 Status (bit 6, RO)** Indicates whether the actual temperature is currently higher than or equal to the value set in Thermal Threshold #1. If bit 6 = 0, the actual temperature is lower. If bit 6 = 1, the actual temperature is greater than or equal to TT#1. Quantitative information of actual temperature can be inferred from Digital Readout, bits 22:16.
- Thermal Threshold #1 Log (bit 7, R/WCO) Sticky bit that indicates whether the Thermal Threshold #1 has been reached since the last clearing of this bit or a reset. If bit 7 = 1, the Threshold #1 has been reached. Software may clear this bit by writing a zero.
- **Thermal Threshold #2 Status (bit 8, RO)** Indicates whether actual temperature is currently higher than or equal to the value set in Thermal Threshold #2. If bit 8 = 0, the actual temperature is lower. If bit 8 = 1, the actual temperature is greater than or equal to TT#2. Quantitative information of actual temperature can be inferred from Digital Readout, bits 22:16.
- Thermal Threshold #2 Log (bit 9, R/WC0) Sticky bit that indicates whether the Thermal Threshold #2 has been reached since the last clearing of this bit or a reset. If bit 9 = 1, the Thermal Threshold #2 has been reached. Software may clear this bit by writing a zero.
- Power Limitation Status (bit 10, RO) Indicates whether the processor is currently operating below OS-requested P-state (specified in IA32_PERF_CTL) or OS-requested clock modulation duty cycle (specified in IA32_CLOCK_MODULATION). This field is supported only if CPUID.06H:EAX[bit 4] = 1. Package level power limit notification can be delivered independently to IA32_PACKAGE_THERM_STATUS MSR.
- Power Notification Log (bit 11, R/WCO) Sticky bit that indicates the processor went below OS-requested P-state or OS-requested clock modulation duty cycle since the last clearing of this or RESET. This field is supported only if CPUID.06H:EAX[bit 4] = 1. Package level power limit notification is indicated independently in IA32_PACKAGE_THERM_STATUS MSR.
- **Digital Readout (bits 22:16, RO)** Digital temperature reading in 1 degree Celsius relative to the TCC activation temperature.
 - 0: TCC Activation temperature,

1: (TCC Activation - 1), etc. See the processor's data sheet for details regarding TCC activation.

A lower reading in the Digital Readout field (bits 22:16) indicates a higher actual temperature.

- **Resolution in Degrees Celsius (bits 30:27, RO)** Specifies the resolution (or tolerance) of the digital thermal sensor. The value is in degrees Celsius. It is recommended that new threshold values be offset from the current temperature by at least the resolution + 1 in order to avoid hysteresis of interrupt generation.
- Reading Valid (bit 31, RO) Indicates if the digital readout in bits 22:16 is valid. The readout is valid if bit 31 = 1.

Changes to temperature can be detected using two thresholds (see Figure 15-32); one is set above and the other below the current temperature. These thresholds have the capability of generating interrupts using the core's local APIC which software must then service. Note that the local APIC entries used by these thresholds are also used by the Intel[®] Thermal Monitor; it is up to software to determine the source of a specific interrupt.




Figure 15-32. IA32_THERM_INTERRUPT Register

See Figure 15-32 for the layout of IA32_THERM_INTERRUPT MSR. Bit fields include:

- High-Temperature Interrupt Enable (bit 0, R/W) This bit allows the BIOS to enable the generation of an interrupt on the transition from low-temperature to a high-temperature threshold. Bit 0 = 0 (default) disables interrupts; bit 0 = 1 enables interrupts.
- Low-Temperature Interrupt Enable (bit 1, R/W) This bit allows the BIOS to enable the generation of an interrupt on the transition from high-temperature to a low-temperature (TCC de-activation). Bit 1 = 0 (default) disables interrupts; bit 1 = 1 enables interrupts.
- **PROCHOT# Interrupt Enable (bit 2, R/W)** This bit allows the BIOS or OS to enable the generation of an interrupt when PROCHOT# has been asserted by another agent on the platform and the Bidirectional Prochot feature is enabled. Bit 2 = 0 disables the interrupt; bit 2 = 1 enables the interrupt.
- FORCEPR# Interrupt Enable (bit 3, R/W) This bit allows the BIOS or OS to enable the generation of an interrupt when FORCEPR# has been asserted by another agent on the platform. Bit 3 = 0 disables the interrupt; bit 3 = 1 enables the interrupt.
- Critical Temperature Interrupt Enable (bit 4, R/W) Enables the generation of an interrupt when the Critical Temperature Detector has detected a critical thermal condition. The recommended response to this condition is a system shutdown. Bit 4 = 0 disables the interrupt; bit 4 = 1 enables the interrupt.
- Threshold #1 Value (bits 14:8, R/W) A temperature threshold, encoded relative to the TCC Activation temperature (using the same format as the Digital Readout). This threshold is compared against the Digital Readout and is used to generate the Thermal Threshold #1 Status and Log bits as well as the Threshold #1 thermal interrupt delivery.
- Threshold #1 Interrupt Enable (bit 15, R/W) Enables the generation of an interrupt when the actual temperature crosses the Threshold #1 setting in any direction. Bit 15 = 1 enables the interrupt; bit 15 = 0 disables the interrupt.
- Threshold #2 Value (bits 22:16, R/W) —A temperature threshold, encoded relative to the TCC Activation temperature (using the same format as the Digital Readout). This threshold is compared against the Digital Readout and is used to generate the Thermal Threshold #2 Status and Log bits as well as the Threshold #2 thermal interrupt delivery.
- Threshold #2 Interrupt Enable (bit 23, R/W) Enables the generation of an interrupt when the actual temperature crosses the Threshold #2 setting in any direction. Bit 23 = 1enables the interrupt; bit 23 = 0 disables the interrupt.
- Power Limit Notification Enable (bit 24, R/W) Enables the generation of power notification events when the processor went below OS-requested P-state or OS-requested clock modulation duty cycle. This field is supported only if CPUID.06H:EAX[bit 4] = 1. Package level power limit notification can be enabled independently by IA32_PACKAGE_THERM_INTERRUPT MSR.

15.8.6 Power Limit Notification

Platform firmware may be capable of specifying a power limit to restrict power delivered to a platform component, such as a physical processor package. This constraint imposed by platform firmware may occasionally cause the processor to operate below OS-requested P or T-state. A power limit notification event can be delivered using the existing thermal LVT entry in the local APIC.

Software can enumerate the presence of the processor's support for power limit notification by verifying CPUID.06H:EAX[bit 4] = 1.

If CPUID.06H:EAX[bit 4] = 1, then IA32_THERM_INTERRUPT and IA32_THERM_STATUS provides the following facility to manage power limit notification:

- Bits 10 and 11 in IA32_THERM_STATUS informs software of the occurrence of processor operating below OS-requested P-state or clock modulation duty cycle setting (see Figure 15-31).
- Bit 24 in IA32_THERM_INTERRUPT enables the local APIC to deliver a thermal event when the processor went below OS-requested P-state or clock modulation duty cycle setting (see Figure 15-32).

15.9 PACKAGE LEVEL THERMAL MANAGEMENT

The thermal management facilities like IA32_THERM_INTERRUPT and IA32_THERM_STATUS are often implemented with a processor core granularity. To facilitate software manage thermal events from a package level granularity, two architectural MSR is provided for package level thermal management. The IA32_PACKAGE_THERM_STATUS and IA32_PACKAGE_THERM_INTERRUPT_MSRs use similar interfaces as

IA32_THERM_STATUS and IA32_THERM_INTERRUPT, but are shared in each physical processor package.

Software can enumerate the presence of the processor's support for package level thermal management facility (IA32_PACKAGE_THERM_STATUS and IA32_PACKAGE_THERM_INTERRUPT) by verifying CPUID.06H:EAX[bit 6] = 1.

The layout of IA32_PACKAGE_THERM_STATUS MSR is shown in Figure 15-33.

63	32 31 27	23 22	16 15	11 10 9	87	6	5 4	4 3	2	1 0
Reserved										
PKG Digital Readout PKG Power Limit Notification PKG Power Limit Notification PKG Thermal Threshold #2 L PKG Thermal Threshold #2 S PKG Thermal Threshold #1 S PKG Critical Temperature Log PKG Critical Temperature Sta PKG PROCHOT# or FORCE PKG PROCHOT# or FORCE PKG Thermal Status Log PKG Thermal Status	Log Status og tatus tatus g PR# Log PR# Event									

Figure 15-33. IA32_PACKAGE_THERM_STATUS Register

• **Package Thermal Status (bit 0, RO)** — This bit indicates whether the digital thermal sensor hightemperature output signal (PROCHOT#) for the package is currently active. Bit 0 = 1 indicates the feature is active. This bit may not be written by software; it reflects the state of the digital thermal sensor.

- **Package Thermal Status Log (bit 1, R/WCO)** This is a sticky bit that indicates the history of the thermal sensor high temperature output signal (PROCHOT#) of the package. Bit 1 = 1 if package PROCHOT# has been asserted since a previous RESET or the last time software cleared the bit. Software may clear this bit by writing a zero.
- Package PROCHOT# Event (bit 2, RO) Indicates whether package PROCHOT# is being asserted by another agent on the platform.
- Package PROCHOT# Log (bit 3, R/WC0) Sticky bit that indicates whether package PROCHOT# has been
 asserted by another agent on the platform since the last clearing of this bit or a reset. If bit 3 = 1, package
 PROCHOT# has been externally asserted. Software may clear this bit by writing a zero.
- Package Critical Temperature Status (bit 4, RO) Indicates whether the package critical temperature detector output signal is currently active. If bit 4 = 1, the package critical temperature detector output signal is currently active.
- Package Critical Temperature Log (bit 5, R/WC0) Sticky bit that indicates whether the package critical temperature detector output signal has been asserted since the last clearing of this bit or reset. If bit 5 = 1, the output signal has been asserted. Software may clear this bit by writing a zero.
- **Package Thermal Threshold #1 Status (bit 6, RO)** Indicates whether the actual package temperature is currently higher than or equal to the value set in Package Thermal Threshold #1. If bit 6 = 0, the actual temperature is lower. If bit 6 = 1, the actual temperature is greater than or equal to PTT#1. Quantitative information of actual package temperature can be inferred from Package Digital Readout, bits 22:16.
- **Package Thermal Threshold #1 Log (bit 7, R/WC0)** Sticky bit that indicates whether the Package Thermal Threshold #1 has been reached since the last clearing of this bit or a reset. If bit 7 = 1, the Package Threshold #1 has been reached. Software may clear this bit by writing a zero.
- **Package Thermal Threshold #2 Status (bit 8, RO)** Indicates whether actual package temperature is currently higher than or equal to the value set in Package Thermal Threshold #2. If bit 8 = 0, the actual temperature is lower. If bit 8 = 1, the actual temperature is greater than or equal to PTT#2. Quantitative information of actual temperature can be inferred from Package Digital Readout, bits 22:16.
- **Package Thermal Threshold #2 Log (bit 9, R/WC0)** Sticky bit that indicates whether the Package Thermal Threshold #2 has been reached since the last clearing of this bit or a reset. If bit 9 = 1, the Package Thermal Threshold #2 has been reached. Software may clear this bit by writing a zero.
- Package Power Limitation Status (bit 10, RO) Indicates package power limit is forcing one ore more
 processors to operate below OS-requested P-state. Note that package power limit violation may be caused by
 processor cores or by devices residing in the uncore. Software can examine IA32_THERM_STATUS to determine
 if the cause originates from a processor core (see Figure 15-31).
- Package Power Notification Log (bit 11, R/WCO) Sticky bit that indicates any processor in the package went below OS-requested P-state or OS-requested clock modulation duty cycle since the last clearing of this or RESET.
- **Package Digital Readout (bits 22:16, RO)** Package digital temperature reading in 1 degree Celsius relative to the package TCC activation temperature.
 - 0: Package TCC Activation temperature,
 - 1: (PTCC Activation 1), etc. See the processor's data sheet for details regarding PTCC activation.
 - A lower reading in the Package Digital Readout field (bits 22:16) indicates a higher actual temperature.

The layout of IA32_PACKAGE_THERM_INTERRUPT MSR is shown in Figure 15-34.




Figure 15-34. IA32_PACKAGE_THERM_INTERRUPT Register

- Package High-Temperature Interrupt Enable (bit 0, R/W) This bit allows the BIOS to enable the generation of an interrupt on the transition from low-temperature to a package high-temperature threshold. Bit 0 = 0 (default) disables interrupts; bit 0 = 1 enables interrupts.
- Package Low-Temperature Interrupt Enable (bit 1, R/W) This bit allows the BIOS to enable the generation of an interrupt on the transition from high-temperature to a low-temperature (TCC de-activation). Bit 1 = 0 (default) disables interrupts; bit 1 = 1 enables interrupts.
- **Package PROCHOT# Interrupt Enable (bit 2, R/W)** This bit allows the BIOS or OS to enable the generation of an interrupt when Package PROCHOT# has been asserted by another agent on the platform and the Bidirectional Prochot feature is enabled. Bit 2 = 0 disables the interrupt; bit 2 = 1 enables the interrupt.
- **Package Critical Temperature Interrupt Enable (bit 4, R/W)** Enables the generation of an interrupt when the Package Critical Temperature Detector has detected a critical thermal condition. The recommended response to this condition is a system shutdown. Bit 4 = 0 disables the interrupt; bit 4 = 1 enables the interrupt.
- **Package Threshold #1 Value (bits 14:8, R/W)** A temperature threshold, encoded relative to the Package TCC Activation temperature (using the same format as the Digital Readout). This threshold is compared against the Package Digital Readout and is used to generate the Package Thermal Threshold #1 Status and Log bits as well as the Package Threshold #1 thermal interrupt delivery.
- Package Threshold #1 Interrupt Enable (bit 15, R/W) Enables the generation of an interrupt when the actual temperature crosses the Package Threshold #1 setting in any direction. Bit 15 = 1 enables the interrupt; bit 15 = 0 disables the interrupt.
- **Package Threshold #2 Value (bits 22:16, R/W)** —A temperature threshold, encoded relative to the PTCC Activation temperature (using the same format as the Package Digital Readout). This threshold is compared against the Package Digital Readout and is used to generate the Package Thermal Threshold #2 Status and Log bits as well as the Package Threshold #2 thermal interrupt delivery.
- Package Threshold #2 Interrupt Enable (bit 23, R/W) Enables the generation of an interrupt when the actual temperature crosses the Package Threshold #2 setting in any direction. Bit 23 = 1 enables the interrupt; bit 23 = 0 disables the interrupt.
- **Package Power Limit Notification Enable (bit 24, R/W)** Enables the generation of package power notification events.

15.9.1 Support for Passive and Active cooling

Passive and active cooling may be controlled by the OS power management agent through ACPI control methods. On platforms providing package level thermal management facility described in the previous section, it is recommended that active cooling (FAN control) should be driven by measuring the package temperature using the IA32_PACKAGE_THERM_INTERRUPT MSR.

Passive cooling (frequency throttling) should be driven by measuring (a) the core and package temperatures, or (b) only the package temperature. If measured package temperature led the power management agent to choose which core to execute passive cooling, then all cores need to execute passive cooling. Core temperature is measured using the IA32_THERMAL_STATUS and IA32_THERMAL_INTERRUPT MSRs. The exact implementation details depend on the platform firmware and possible solutions include defining two different thermal zones (one for core temperature and passive cooling and the other for package temperature and active cooling).

15.10 PLATFORM SPECIFIC POWER MANAGEMENT SUPPORT

This section covers power management interfaces that are not architectural but addresses the power management needs of several platform specific components. Specifically, RAPL (Running Average Power Limit) interfaces provide mechanisms to enforce power consumption limit. Power limiting usages have specific usages in client and server platforms.

For client platform power limit control and for server platforms used in a data center, the following power and thermal related usages are desirable:

- Platform Thermal Management: Robust mechanisms to manage component, platform, and group-level thermals, either proactively or reactively (e.g., in response to a platform-level thermal trip point).
- Platform Power Limiting: More deterministic control over the system's power consumption, for example to meet battery life targets on rack-level or container-level power consumption goals within a datacenter.
- Power/Performance Budgeting: Efficient means to control the power consumed (and therefore the sustained performance delivered) within and across platforms.

The server and client usage models are addressed by RAPL interfaces, which expose multiple domains of power rationing within each processor socket. Generally, these RAPL domains may be viewed to include hierarchically:

- Package domain is the processor die.
- Memory domain includes the directly-attached DRAM; an additional power plane may constitute a separate domain.

In order to manage the power consumed across multiple sockets via RAPL, individual limits must be programmed for each processor complex. Programming specific RAPL domain across multiple sockets is not supported.

15.10.1 RAPL Interfaces

RAPL interfaces consist of non-architectural MSRs. Each RAPL domain supports the following set of capabilities, some of which are optional as stated below.

- Power limit MSR interfaces to specify power limit, time window; lock bit, clamp bit etc.
- Energy Status Power metering interface providing energy consumption information.
- Perf Status (Optional) Interface providing information on the performance effects (regression) due to power limits. It is defined as a duration metric that measures the power limit effect in the respective domain. The meaning of duration is domain specific.
- Power Info (Optional) Interface providing information on the range of parameters for a given domain, minimum power, maximum power etc.
- Policy (Optional) 4-bit priority information that is a hint to hardware for dividing budget between sub-domains in a parent domain.

Each of the above capabilities requires specific units in order to describe them. Power is expressed in Watts, Time is expressed in Seconds, and Energy is expressed in Joules. Scaling factors are supplied to each unit to make the information presented meaningful in a finite number of bits. Units for power, energy, and time are exposed in the read-only MSR_RAPL_POWER_UNIT MSR.




Figure 15-35. MSR_RAPL_POWER_UNIT Register

MSR_RAPL_POWER_UNIT (Figure 15-35) provides the following information across all RAPL domains:

- Power Units (bits 3:0): Power related information (in Watts) is based on the multiplier, 1/ 2^PU; where PU is an unsigned integer represented by bits 3:0. Default value is 0011b, indicating power unit is in 1/8 Watts increment.
- Energy Status Units (bits 12:8): Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 10000b, indicating energy status unit is in 15.3 micro-Joules increment.
- **Time Units** (bits 19:16): Time related information (in Seconds) is based on the multiplier, 1/ 2^TU; where TU is an unsigned integer represented by bits 19:16. Default value is 1010b, indicating time unit is in 976 microseconds increment.

15.10.2 RAPL Domains and Platform Specificity

The specific RAPL domains available in a platform vary across product segments. Platforms targeting the client segment support the following RAPL domain hierarchy:

- Package
- Two power planes: PPO and PP1 (PP1 may reflect to uncore devices)

Platforms targeting the server segment support the following RAPL domain hierarchy:

- Package
- Power plane: PP0
- DRAM

Each level of the RAPL hierarchy provides a respective set of RAPL interface MSRs. Table 15-12 lists the RAPL MSR interfaces available for each RAPL domain. The power limit MSR of each RAPL domain is located at offset 0 relative to an MSR base address which is non-architectural; see Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4. The energy status MSR of each domain is located at offset 1 relative to the MSR base address of respective domain.

Domain	Power Limit (Offset 0)	Energy Status (Offset 1)	Policy (Offset 2)	Perf Status (Offset 3)	Power Info (Offset 4)
PKG	MSR_PKG_POWER_ LIMIT	MSR_PKG_ENERGY_ STATUS	RESERVED	MSR_PKG_PERF_STATUS	MSR_PKG_POWER_INFO
DRAM	MSR_DRAM_POWER _LIMIT	MSR_DRAM_ENERGY _STATUS	RESERVED	MSR_DRAM_PERF_STATUS	MSR_DRAM_POWER_INFO
PP0	MSR_PP0_POWER_ LIMIT	MSR_PPO_ENERGY_ STATUS	MSR_PP0_POLICY	MSR_PP0_PERF_STATUS	RESERVED
PP1	MSR_PP1_POWER_ LIMIT	MSR_PP1_ENERGY_ STATUS	MSR_PP1_POLICY	RESERVED	RESERVED

Table 15-12. RAPL MSR Interfaces and RAPL Domains

The presence of the optional MSR interfaces (the three right-most columns of Table 15-12) may be model-specific. See Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4, for details.

15.10.3 Package RAPL Domain

The MSR interfaces defined for the package RAPL domain are:

- MSR_PKG_POWER_LIMIT allows software to set power limits for the package and measurement attributes associated with each limit,
- MSR_PKG_ENERGY_STATUS reports measured actual energy usage,
- MSR_PKG_POWER_INFO reports the package power range information for RAPL usage.

MSR_PKG_PERF_STATUS can report the performance impact of power limiting, but its availability may be modelspecific.




Figure 15-36. MSR_PKG_POWER_LIMIT Register

MSR_PKG_POWER_LIMIT allows a software agent to define power limitation for the package domain. Power limitation is defined in terms of average power usage (Watts) over a time window specified in MSR_PKG_POWER_LIMIT. Two power limits can be specified, corresponding to time windows of different sizes. Each power limit provides independent clamping control that would permit the processor cores to go below OS-requested state to meet the power limits. A lock mechanism allow the software agent to enforce power limit settings. Once the lock bit is set, the power limit settings are static and un-modifiable until next RESET.

The bit fields of MSR_PKG_POWER_LIMIT (Figure 15-36) are:

• **Package Power Limit #1**(bits 14:0): Sets the average power usage limit of the package domain corresponding to time window # 1. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.

- Enable Power Limit #1(bit 15): 0 = disabled; 1 = enabled.
- **Package Clamping Limitation #1** (bit 16): Allow going below OS-requested P/T state setting during time window specified by bits 23:17.
- **Time Window for Power Limit #1** (bits 23:17): Indicates the time window for power limit #1 Time limit = 2^Y * (1.0 + Z/4.0) * Time_Unit

Here "Y" is the unsigned integer value represented. by bits 21:17, "Z" is an unsigned integer represented by bits 23:22. "Time_Unit" is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

- Package Power Limit #2(bits 46:32): Sets the average power usage limit of the package domain corresponding to time window # 2. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- **Enable Power Limit #2**(bit 47): 0 = disabled; 1 = enabled.
- **Package Clamping Limitation #2** (bit 48): Allow going below OS-requested P/T state setting during time window specified by bits 23:17.
- Time Window for Power Limit #2 (bits 55:49): Indicates the time window for power limit #2

Time limit = $2^Y * (1.0 + Z/4.0) * Time_Unit$

Here "Y" is the unsigned integer value represented. by bits 53:49, "Z" is an unsigned integer represented by bits 55:54. "Time_Unit" is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT. This field may have a hard-coded value in hardware and ignores values written by software.

• Lock (bit 63): If set, all write attempts to this MSR are ignored until next RESET.

MSR_PKG_ENERGY_STATUS is a read-only MSR. It reports the actual energy use for the package domain. This MSR is updated every ~1msec. It has a wraparound time of around 60 secs when power consumption is high, and may be longer otherwise.

63	32	31	0
	Reserved		
	Total Energy Consum	ned	
Reserved			

Figure 15-37. MSR_PKG_ENERGY_STATUS MSR

• **Total Energy Consumed** (bits 31:0): The unsigned integer value represents the total amount of energy consumed since that last time this register is cleared. The unit of this field is specified by the "Energy Status Units" field of MSR_RAPL_POWER_UNIT.

MSR_PKG_POWER_INFO is a read-only MSR. It reports the package power range information for RAPL usage. This MSR provides maximum/minimum values (derived from electrical specification), thermal specification power of the package domain. It also provides the largest possible time window for software to program the RAPL interface.




Figure 15-38. MSR_PKG_POWER_INFO Register

• **Thermal Spec Power** (bits 14:0): The unsigned integer value is the equivalent of thermal specification power of the package domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.

- **Minimum Power** (bits 30:16): The unsigned integer value is the equivalent of minimum power derived from electrical spec of the package domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- **Maximum Power** (bits 46:32): The unsigned integer value is the equivalent of maximum power derived from the electrical spec of the package domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- Maximum Time Window (bits 53:48): The unsigned integer value is the equivalent of largest acceptable value to program the time window of MSR_PKG_POWER_LIMIT. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

MSR_PKG_PERF_STATUS is a read-only MSR. It reports the total time for which the package was throttled due to the RAPL power limits. Throttling in this context is defined as going below the OS-requested P-state or T-state. It has a wrap-around time of many hours. The availability of this MSR is platform specific; see Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4.

	63 32	31 0			
	Reserved				
·	Accumulated pkg throttled time				
	Reserved				

Figure 15-39. MSR_PKG_PERF_STATUS MSR

• Accumulated Package Throttled Time (bits 31:0): The unsigned integer value represents the cumulative time (since the last time this register is cleared) that the package has throttled. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

15.10.4 PPO/PP1 RAPL Domains

The MSR interfaces defined for the PPO and PP1 domains are identical in layout. Generally, PPO refers to the processor cores. The availability of PP1 RAPL domain interface is platform-specific. For a client platform, the PP1 domain refers to the power plane of a specific device in the uncore. For server platforms, the PP1 domain is not supported, but its PP0 domain supports the MSR_PP0_PERF_STATUS interface.

- MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT allow software to set power limits for the respective power plane domain.
- MSR_PP0_ENERGY_STATUS/MSR_PP1_ENERGY_STATUS report actual energy usage on a power plane.
- MSR_PP0_POLICY/MSR_PP1_POLICY allow software to adjust balance for respective power plane.

MSR_PP0_PERF_STATUS can report the performance impact of power limiting, but it is not available in client platforms.




Figure 15-40. MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT Register

MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT allow a software agent to define power limitation for the respective power plane domain. A lock mechanism in each power plane domain allows the software agent to enforce power limit settings independently. Once a lock bit is set, the power limit settings in that power plane are static and un-modifiable until next RESET.

The bit fields of MSR_PP0_POWER_LIMIT/MSR_PP1_POWER_LIMIT (Figure 15-40) are:

- **Power Limit** (bits 14:0): Sets the average power usage limit of the respective power plane domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- **Enable Power Limit** (bit 15): 0 = disabled; 1 = enabled.
- **Clamping Limitation** (bit 16): Allow going below OS-requested P/T state setting during time window specified by bits 23:17.
- **Time Window for Power Limit** (bits 23:17): Indicates the length of time window over which the power limit #1 will be used by the processor. The numeric value encoded by bits 23:17 is represented by the product of 2^Y *F; where F is a single-digit decimal floating-point value between 1.0 and 1.3 with the fraction digit represented by bits 23:22, Y is an unsigned integer represented by bits 21:17. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.
- **Lock** (bit 31): If set, all write attempts to the MSR and corresponding policy MSR PP0 POLICY/MSR PP1 POLICY are ignored until next RESET.

MSR_PP0_ENERGY_STATUS/MSR_PP1_ENERGY_STATUS are read-only MSRs. They report the actual energy use for the respective power plane domains. These MSRs are updated every ~1msec.

6	3 32	2 31 0	
	Reserved		
_	Total Energy Consur	ned	
[Reserved		



• **Total Energy Consumed** (bits 31:0): The unsigned integer value represents the total amount of energy consumed since the last time this register was cleared. The unit of this field is specified by the "Energy Status Units" field of MSR_RAPL_POWER_UNIT.

MSR_PP0_POLICY/MSR_PP1_POLICY provide balance power policy control for each power plane by providing inputs to the power budgeting management algorithm. On platforms that support PP0 (IA cores) and PP1 (uncore graphic device), the default values give priority to the non-IA power plane. These MSRs enable the PCU to balance power consumption between the IA cores and uncore graphic device.

63 5 4 0 Priority Level	63 5 -	4 0
Priority Level		
		Priority Level



Priority Level (bits 4:0): Priority level input to the PCU for respective power plane. PP0 covers the IA
processor cores, PP1 covers the uncore graphic device. The value 31 is considered highest priority.

MSR_PP0_PERF_STATUS is a read-only MSR. It reports the total time for which the PP0 domain was throttled due to the power limits. This MSR is supported only in server platform. Throttling in this context is defined as going below the OS-requested P-state or T-state.

63	3 32	31	0
	Reserved		
	Accumulated PP0 throttled	time	
	Reserved		



• Accumulated PPO Throttled Time (bits 31:0): The unsigned integer value represents the cumulative time (since the last time this register is cleared) that the PPO domain has throttled. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

15.10.5 DRAM RAPL Domain

The MSR interfaces defined for the DRAM domains are supported only in the server platform. The MSR interfaces are:

- MSR_DRAM_POWER_LIMIT allows software to set power limits for the DRAM domain and measurement attributes associated with each limit.
- MSR_DRAM_ENERGY_STATUS reports measured actual energy usage.
- MSR_DRAM_POWER_INFO reports the DRAM domain power range information for RAPL usage.
- MSR_DRAM_PERF_STATUS can report the performance impact of power limiting.




Figure 15-44. MSR_DRAM_POWER_LIMIT Register

MSR_DRAM_POWER_LIMIT allows a software agent to define power limitation for the DRAM domain. Power limitation is defined in terms of average power usage (Watts) over a time window specified in MSR_DRAM_POW-ER_LIMIT. A power limit can be specified along with a time window. A lock mechanism allow the software agent to enforce power limit settings. Once the lock bit is set, the power limit settings are static and un-modifiable until next RESET.

The bit fields of MSR_DRAM_POWER_LIMIT (Figure 15-44) are:

- **DRAM Power Limit #1**(bits 14:0): Sets the average power usage limit of the DRAM domain corresponding to time window # 1. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- Enable Power Limit #1(bit 15): 0 = disabled; 1 = enabled.
- **Time Window for Power Limit** (bits 23:17): Indicates the length of time window over which the power limit will be used by the processor. The numeric value encoded by bits 23:17 is represented by the product of 2^Y *F; where F is a single-digit decimal floating-point value between 1.0 and 1.3 with the fraction digit represented by bits 23:22, Y is an unsigned integer represented by bits 21:17. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.
- Lock (bit 31): If set, all write attempts to this MSR are ignored until next RESET.

 $MSR_DRAM_ENERGY_STATUS$ is a read-only MSR. It reports the actual energy use for the DRAM domain. This MSR is updated every ~ 1 msec.

63	32 31	0
	Reserved	
	Total Energy Consumed	
Reserved	Ł	



• **Total Energy Consumed** (bits 31:0): The unsigned integer value represents the total amount of energy consumed since that last time this register is cleared. The unit of this field is specified by the "Energy Status Units" field of MSR_RAPL_POWER_UNIT.

MSR_DRAM_POWER_INFO is a read-only MSR. It reports the DRAM power range information for RAPL usage. This MSR provides maximum/minimum values (derived from electrical specification), thermal specification power of the DRAM domain. It also provides the largest possible time window for software to program the RAPL interface.

63 54 53 48 47 46 32 31 30 16 15 14 0
Maximum Time window Maximum Power Minimum Power Thermal Spec Power

Figure 15-46. MSR_DRAM_POWER_INFO Register

- **Thermal Spec Power** (bits 14:0): The unsigned integer value is the equivalent of thermal specification power of the DRAM domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- **Minimum Power** (bits 30:16): The unsigned integer value is the equivalent of minimum power derived from electrical spec of the DRAM domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- **Maximum Power** (bits 46:32): The unsigned integer value is the equivalent of maximum power derived from the electrical spec of the DRAM domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.
- Maximum Time Window (bits 53:48): The unsigned integer value is the equivalent of largest acceptable value to program the time window of MSR_DRAM_POWER_LIMIT. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

MSR_DRAM_PERF_STATUS is a read-only MSR. It reports the total time for which the package was throttled due to the RAPL power limits. Throttling in this context is defined as going below the OS-requested P-state or T-state. It has a wrap-around time of many hours. The availability of this MSR is platform specific; see Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4.

63 32	31 0	
Reserved		
Accumulated DRAM thrott	led time	
Reserved		

Figure 15-47. MSR_DRAM_PERF_STATUS MSR

• Accumulated Package Throttled Time (bits 31:0): The unsigned integer value represents the cumulative time (since the last time this register is cleared) that the DRAM domain has throttled. The unit of this field is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.

5. Updates to Chapter 30, Volume 3C

Change bars and violet text show changes to Chapter 30 of the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C:* System Programming Guide, Part 3.

Changes to this chapter:

• Added information on IPI Virtualization in Section 30.1.6, "IPI Virtualization," and made updates to Section 30.6, "Posted-Interrupt Processing."

The VMCS includes controls that enable the virtualization of interrupts and the Advanced Programmable Interrupt Controller (APIC).

When these controls are used, the processor will emulate many accesses to the APIC, track the state of the virtual APIC, and deliver virtual interrupts — all in VMX non-root operation with out a VM exit.¹

The processor tracks the state of the virtual APIC using a virtual-APIC page identified by the virtual-machine monitor (VMM). Section 30.1 discusses the virtual-APIC page and how the processor uses it to track the state of the virtual APIC.

The following are the VM-execution controls relevant to APIC virtualization and virtual interrupts (see Section 25.6 for information about the locations of these controls):

- Virtual-interrupt delivery. This control enables the evaluation and delivery of pending virtual interrupts (Section 30.2). It also enables the emulation of writes (memory-mapped or MSR-based, as enabled) to the APIC registers that control interrupt prioritization.
- **Use TPR shadow.** This control enables emulation of accesses to the APIC's task-priority register (TPR) via CR8 (Section 30.3) and, if enabled, via the memory-mapped or MSR-based interfaces.
- Virtualize APIC accesses. This control enables virtualization of memory-mapped accesses to the APIC (Section 30.4) by causing VM exits on accesses to a VMM-specified APIC-access page. Some of the other controls, if set, may cause some of these accesses to be emulated rather than causing VM exits.
- Virtualize x2APIC mode. This control enables virtualization of MSR-based accesses to the APIC (Section 30.5).
- **APIC-register virtualization.** This control allows memory-mapped and MSR-based reads of most APIC registers (as enabled) by satisfying them from the virtual-APIC page. It directs memory-mapped writes to the APIC-access page to the virtual-APIC page, following them by VM exits for VMM emulation.
- **Process posted interrupts.** This control allows software to post virtual interrupts in a data structure and send a notification to another logical processor; upon receipt of the notification, the target processor will process the posted interrupts by copying them into the virtual-APIC page (Section 30.6).
- **IPI virtualization.** This control enables the virtualization of interprocessor interrupts (Section 30.1.6).

"Virtualize APIC accesses", "virtualize x2APIC mode", "virtual-interrupt delivery", and "APIC-register virtualization" are all secondary processor-based VM-execution controls; if bit 31 of the primary processor-based VM-execution controls is 0, the processor operates as if these controls were all 0. "IPI virtualization" is a tertiary processor-based VM-execution control; if bit 17 of the primary processor-based VM-execution controls is 0, the processor operates as if "IPI virtualization" were 0. See Section 25.6.2.

30.1 VIRTUAL APIC STATE

The **virtual-APIC page** is a 4-KByte region of memory that the processor uses to virtualize certain accesses to APIC registers and to manage virtual interrupts. The physical address of the virtual-APIC page is the **virtual-APIC address**, a 64-bit VM-execution control field in the VMCS (see Section 25.6.8).

Depending on the settings of certain VM-execution controls, the processor may virtualize certain fields on the virtual-APIC page with functionality analogous to that performed by the local APIC. Section 30.1.1 identifies and defines these fields. Section 30.1.2, Section 30.1.3, Section 30.1.4, and Section 30.1.5 detail the actions taken to virtualize updates to some of these fields.

With the exception of fields corresponding to virtualized APIC registers (defined in Section 30.1.1), software may modify the virtual-APIC page referenced by the current VMCS of a logical processor in VMX non-root operation. (This is an exception to the general requirement given in Section 25.11.4.)

^{1.} In most cases, it is not necessary for a virtual-machine monitor (VMM) to inject virtual interrupts as part of VM entry.

30.1.1 Virtualized APIC Registers

Depending on the setting of certain VM-execution controls, a logical processor may virtualize certain accesses to APIC registers using the following fields on the virtual-APIC page:

- Virtual task-priority register (VTPR): the 32-bit field located at offset 080H on the virtual-APIC page.
- Virtual processor-priority register (VPPR): the 32-bit field located at offset 0A0H on the virtual-APIC page.
- Virtual end-of-interrupt register (VEOI): the 32-bit field located at offset 0B0H on the virtual-APIC page.
- Virtual interrupt-service register (VISR): the 256-bit value comprising eight non-contiguous 32-bit fields at offsets 100H, 110H, 120H, 130H, 140H, 150H, 160H, and 170H on the virtual-APIC page. Bit x of the VISR is at bit position (x & 1FH) at offset (100H | ((x & E0H) » 1)). The processor uses only the low 4 bytes of each of the 16-byte fields at offsets 100H, 110H, 120H, 130H, 140H, 150H, 160H, and 170H.
- Virtual interrupt-request register (VIRR): the 256-bit value comprising eight non-contiguous 32-bit fields at offsets 200H, 210H, 220H, 230H, 240H, 250H, 260H, and 270H on the virtual-APIC page. Bit x of the VIRR is at bit position (x & 1FH) at offset (200H | ((x & E0H) » 1)). The processor uses only the low 4 bytes of each of the 16-Byte fields at offsets 200H, 210H, 220H, 230H, 240H, 250H, 260H, and 270H.
- Virtual interrupt-command register (VICR_LO): the 32-bit field located at offset 300H on the virtual-APIC page.
- Virtual interrupt-command register (VICR_HI): the 32-bit field located at offset 310H on the virtual-APIC page.

The VTPR field virtualizes the TPR whenever the "use TPR shadow" VM-execution control is 1. The other fields indicated above virtualize the corresponding APIC registers whenever the "virtual-interrupt delivery" VM-execution control is 1. (VICR_LO and VICR_HI also virtualize the ICR when the "IPI virtualization" VM-execution control is 1.)

30.1.2 TPR Virtualization

The processor performs **TPR virtualization** in response to the following operations: (1) virtualization of the MOV to CR8 instruction; (2) virtualization of a write to offset 080H on the APIC-access page; and (3) virtualization of the WRMSR instruction with ECX = 808H. See Section 30.3, Section 30.4.3, and Section 30.5 for details of when TPR virtualization is performed.

The following pseudocode details the behavior of TPR virtualization:

```
IF "virtual-interrupt delivery" is 0

THEN

IF VTPR[7:4] < TPR threshold (see Section 25.6.8)

THEN cause VM exit due to TPR below threshold;

FI;

ELSE

perform PPR virtualization (see Section 30.1.3);
```

evaluate pending virtual interrupts (see Section 30.2.1);

FI;

Any VM exit caused by TPR virtualization is trap-like: the instruction causing TPR virtualization completes before the VM exit occurs (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the next instruction).

30.1.3 PPR Virtualization

The processor performs **PPR virtualization** in response to the following operations: (1) VM entry; (2) TPR virtualization; and (3) EOI virtualization. See Section 27.3.2.5, Section 30.1.2, and Section 30.1.4 for details of when PPR virtualization is performed.

PPR virtualization uses the guest interrupt status (specifically, SVI; see Section 25.4.2) and VTPR. The following pseudocode details the behavior of PPR virtualization:

IF VTPR[7:4] \geq SVI[7:4]

```
THEN VPPR := VTPR & FFH;
ELSE VPPR := SVI & FOH;
```

FI;

PPR virtualization always clears bytes 3:1 of VPPR.

PPR virtualization is caused only by TPR virtualization, EOI virtualization, and VM entry. Delivery of a virtual interrupt also modifies VPPR, but in a different way (see Section 30.2.2). No other operations modify VPPR, even if they modify SVI, VISR, or VTPR.

30.1.4 EOI Virtualization

The processor performs **EOI virtualization** in response to the following operations: (1) virtualization of a write to offset 0B0H on the APIC-access page; and (2) virtualization of the WRMSR instruction with ECX = 80BH. See Section 30.4.3 and Section 30.5 for details of when EOI virtualization is performed. EOI virtualization occurs only if the "virtual-interrupt delivery" VM-execution control is 1.

EOI virtualization uses and updates the guest interrupt status (specifically, SVI; see Section 25.4.2). The following pseudocode details the behavior of EOI virtualization:

```
Vector := SVI;
VISR[Vector] := 0; (see Section 30.1.1 for definition of VISR)
IF any bits set in VISR
THEN SVI := highest index of bit set in VISR
ELSE SVI := 0;
FI;
perform PPR virtualiation (see Section 30.1.3);
IF EOI_exit_bitmap[Vector] = 1 (see Section 25.6.8 for definition of EOI_exit_bitmap)
THEN cause EOI-induced VM exit with Vector as exit qualification;
ELSE evaluate pending virtual interrupts; (see Section 30.2.1)
FI;
```

Any VM exit caused by EOI virtualization is trap-like: the instruction causing EOI virtualization completes before the VM exit occurs (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the next instruction).

30.1.5 Self-IPI Virtualization

The processor performs **self-IPI virtualization** in response to the following operations: (1) virtualization of a write to offset 300H on the APIC-access page; and (2) virtualization of the WRMSR instruction with ECX = 83FH. See Section 30.4.3 and Section 30.5 for details of when self-IPI virtualization is performed. Self-IPI virtualization occurs only if the "virtual-interrupt delivery" VM-execution control is 1.

Each operation that leads to self-IPI virtualization provides an 8-bit vector (see Section 30.4.3 and Section 30.5). Self-IPI virtualization updates the guest interrupt status (specifically, RVI; see Section 25.4.2). The following pseudocode details the behavior of self-IPI virtualization:

```
VIRR[Vector] := 1; (see Section 30.1.1 for definition of VIRR)
RVI := max{RVI,Vector};
evaluate pending virtual interrupts; (see Section 30.2.1)
```

30.1.6 IPI Virtualization

The processor performs **IPI virtualization** in response to the following operations: (1) virtualization of a write to offset 300H on the APIC-access page (Section 30.4.3); (2) virtualization of the WRMSR instruction with ECX = 830H (Section 30.5); and (3) virtualization of some executions of SENDUIPI (Section 30.7). IPI virtualization occurs only if the "IPI virtualization" VM-execution control is 1.

IPI virtualization uses virtual-interrupt posting, which is described in Section 30.1.6.1. Section 30.1.6.2 gives the details of the operation of IPI virtualization.

30.1.6.1 Virtual-Interrupt Posting

IPI virtualization is based on **virtual-interrupt posting**, a process that can direct virtual interrupts to a specific virtual processor. With virtual-interrupt posting, a hardware or software agent "posts" a virtual interrupt in a data structure (**posted-interrupt descriptor** or **PID**) and then sends an interrupt (notification) to the logical processor on which the target virtual processor is operating. When that logical processor receives the notification, it uses information in the PID to deliver the virtual interrupt to the virtual processor (see Section 30.6).

A PID is a 64-byte data structure. In an expected usage, there is one PID for each virtual processor; the virtual processor's VMCS contains a pointer to its PID. A PID has the format shown in Table 30-1.

Bit Position(s)	Name	Description
255:0	Posted-interrupt requests (PIR)	One bit for each interrupt vector. There is a posted-interrupt request for a vector if the corresponding bit is 1.
256	Outstanding notification (ON)	If this bit is set, there is a notification outstanding for one or more posted interrupts in bits 255:0.
257	Suppress notify (SN)	Setting this bit directs agents not to send notifications.
271:258	Reserved	Reserved.
279:272	Notify vector (NV)	Notifications will use this vector.
287:280	Reserved	Reserved.
319:288	Notify destination (NDST)	Notifications will be directed to this physical APIC ID.
511:320	Reserved	Reserved.

	Table 30-1.	Format of Posted-Interru	pt Descriptor (PID)
--	-------------	--------------------------	---------------------

A hardware or software agent posts a virtual interrupt to a virtual processor with following steps:

- 1. Read the PIR field in the virtual processor's PID and write it back atomically, setting the bit that corresponds to the virtual interrupt's vector.
- 2. Read the notification-information field in the PID and write it back atomically, setting the ON bit if the ON and SN bits were both 0 in the value read. (Step #2 may be done atomically with step #1.)
- 3. If step #2 changed the ON bit from 0 to 1, send a notification. The notification is an ordinary interrupt sent to the physical APIC ID NDST with vector NV.

A processor's response to the delivery of a notification is detailed in Section 30.6.

The use of virtual-interrupt posting for IPI virtualization is explained in Section 30.1.6.2.

30.1.6.2 IPI Virtualization Using Virtual-Interrupt Posting

Each operation that leads to IPI virtualization provides an 8-bit virtual vector V and a 32-bit virtual APIC ID T. IPI virtualization uses those values to initiate the indicated virtual IPI using the **PID-pointer table**.

The PID-pointer table is a data structure referenced by the PID-pointer table address, a field in the VMCS. Each entry in the PID-pointer table contains the following information:

• Bits 63:6 contain bits 63:6 of the 64-bit physical address of a PID (see Section 30.1.6.1).

- Bits 5:1 are reserved and must be 0.
- Bit 0 is a valid bit.

Each such address must be 64-byte aligned. The index of the last entry in the table is also a field in the VMCS.

When virtualizing an IPI, the CPU uses the virtual APIC ID T to select an entry from the PID-pointer table. It uses the address in that entry to locate a posted-interrupt descriptor (PID) and then posts a virtual interrupt with vector V in that PID. The following pseudocode details the behavior of IPI virtualization:

IF V < 16 THEN APIC-write VM exit; ELSE IF T \leq last PID-pointer index

// illegal vector
// a field in the VMCS

THEN	
PID_ADDR := 8 bytes at (PID-pointer table address + (
IF PID_ADDR sets bits beyond the processor's physica PID_ADDR[5:0] ≠ 000001b	
THEN APIC-write VM exit;	// PID pointer not valid or reserved bits set // See Section 30.4.3.3
ELSE	
PID_ADDR[0] := 0;	// clear the valid bit before using as an address
PIR := 32 bytes at PID_ADDR;	// under lock
PIR[V] := 1; store PIR at PID_ADDR;	// release lock; corresponds to step #1 in Section 30.1.6.1
NotifyInfo := 8 bytes at PID ADDR + 32;	// under lock
IF NotifyInfo.ON = 0 AND NotifyInfo.SN = 0	
THÊN	
NotifyInfo.ON := 1;	
SendNotify := 1; ELSE SendNotify := 0;	
FI;	
store NotifyInfo at PID_ADDR + 32;	<pre>// release lock; corresponds to step #2 in Section 30.1.6.1</pre>
IF SendNotify = 1	
	o.NDST and NotifyInfo.NV; // step #3 in Section 30.1.6.1
FI; FI:	
ELSE APIC-write VM exit;	// virtual APIC ID beyond end of tables

FI;

The sending of the notification IPI is indicated by fields in the selected PID: NDST (PID[319:288]) and NV (PID[279:272]):

- If the local APIC is in xAPIC mode, this is the IPI that would be generated by writing NDST[15:8] (PID[303:296]) to ICR_HI[31:24] (offset 310H from IA32_APIC_BASE) and then writing NV to ICR_LO (offset 300H from IA32_APIC_BASE).
- If the local APIC is in x2APIC mode, this is the IPI that would be generated by executing WRMSR with ECX = 830H (ICR), EAX = NV, and EDX = NDST.

If the pseudocode specifies an APIC-write VM exit, this VM exit occurs as if there had been a write access to page offset 300H on the APIC-access page (see Section 30.4.3.3).

30.2 EVALUATION AND DELIVERY OF VIRTUAL INTERRUPTS

If the "virtual-interrupt delivery" VM-execution control is 1, certain actions in VMX non-root operation or during VM entry cause the processor to evaluate and deliver virtual interrupts.

Evaluation of virtual interrupts is triggered by certain actions change the state of the virtual-APIC page and is described in Section 30.2.1. This evaluation may result in recognition of a virtual interrupt. Once a virtual interrupt is recognized, the processor may deliver it within VMX non-root operation without a VM exit. Virtual-interrupt delivery is described in Section 30.2.2.

30.2.1 Evaluation of Pending Virtual Interrupts

If the "virtual-interrupt delivery" VM-execution control is 1, certain actions cause a logical processor to **evaluate pending virtual interrupts**.

The following actions cause the evaluation of pending virtual interrupts: VM entry; TPR virtualization; EOI virtualization; self-IPI virtualization; and posted-interrupt processing. See Section 27.3.2.5, Section 30.1.2, Section 30.1.4, Section 30.1.5, and Section 30.6 for details of when evaluation of pending virtual interrupts is performed. No other operations cause the evaluation of pending virtual interrupts, even if they modify RVI or VPPR.

Evaluation of pending virtual interrupts uses the guest interrupt status (specifically, RVI; see Section 25.4.2). The following pseudocode details the evaluation of pending virtual interrupts:

```
IF "interrupt-window exiting" is 0 AND
RVI[7:4] > VPPR[7:4] (see Section 30.1.1 for definition of VPPR)
```

```
THEN recognize a pending virtual interrupt;
```

```
ELSE
```

do not recognize a pending virtual interrupt;

FI;

Once recognized, a virtual interrupt may be delivered in VMX non-root operation; see Section 30.2.2.

Evaluation of pending virtual interrupts is caused only by VM entry, TPR virtualization, EOI virtualization, self-IPI virtualization, and posted-interrupt processing. No other operations do so, even if they modify RVI or VPPR. The logical processor ceases recognition of a pending virtual interrupt following the delivery of a virtual interrupt.

30.2.2 Virtual-Interrupt Delivery

If a virtual interrupt has been recognized (see Section 30.2.1), it is delivered at an instruction boundary when the following conditions all hold: (1) RFLAGS.IF = 1; (2) there is no blocking by STI; (3) there is no blocking by MOV SS or by POP SS; and (4) the "interrupt-window exiting" VM-execution control is 0.

Virtual-interrupt delivery has the same priority as that of VM exits due to the 1-setting of the "interrupt-window exiting" VM-execution control.¹ Thus, non-maskable interrupts (NMIs) and higher priority events take priority over delivery of a virtual interrupt; delivery of a virtual interrupt takes priority over external interrupts and lower priority events.

Virtual-interrupt delivery wakes a logical processor from the same inactive activity states as would an external interrupt. Specifically, it wakes a logical processor from the states entered using the HLT and MWAIT instructions. It does not wake a logical processor in the shutdown state or in the wait-for-SIPI state.

Virtual-interrupt delivery updates the guest interrupt status (both RVI and SVI; see Section 25.4.2) and delivers an event within VMX non-root operation without a VM exit. The following pseudocode details the behavior of virtual-interrupt delivery (see Section 30.1.1 for definition of VISR, VIRR, and VPPR):

```
Vector := RVI:
VISR[Vector] := 1;
SVI := Vector:
VPPR := Vector & FOH:
VIRR[Vector] := 0;
IF any bits set in VIRR
   THEN RVI := highest index of bit set in VIRR
   ELSE RVI := 0;
FI:
cease recognition of any pending virtual interrupt;
IF transactional execution is in effect
   THEN abort transactional execution and transition to a non-transactional execution;
FI:
IF logical processor is in enclave mode
   THEN cause an Asynchronous Enclave Exit (AEX) (see Chapter 37, "Enclave Exiting Events")
FI:
IF CR4.UINTR = 1 AND IA32_EFER.LMA = 1 AND Vector = UINV
   THEN virtualize user-interrupt notification identification and processing (see Section 30.2.3)
   ELSE deliver interrupt with Vector through IDT:
FI:
```

30.2.3 Virtualizing User-Interrupt Notifications

Section 7.5 describes the process of user-interrupt notification identification and processing. If the "virtual-interrupt delivery" VM-execution control is 1, this process is modified as described in the following paragraphs.

^{1.} A logical processor never recognizes or delivers a virtual interrupt if the "interrupt-window exiting" VM-execution control is 1. Because of this, the relative priority of virtual-interrupt delivery and VM exits due to the 1-setting of that control is not defined.

The virtualized form of user-interrupt notification identification begins as described in Section 30.2.2. Following this, instead of writing zero to the EOI register in the local APIC, the logical processor performs the initial steps of EOI virtualization:

```
VISR[V] := 0;
IF any bit is set in VISR
THEN SVI := highest index of bit set in VISR
ELSE SVI := 0;
FI;
perform PPR virtualization (Section 30.1.3);
```

Unlike EOI virtualization resulting from a guest write to the EOI register (as defined for virtual-interrupt delivery), the logical processor does not check the EOI-exit bitmap as part of this modified form of user-interrupt notification identification, and the corresponding VM exits cannot occur.

Following this modified form of user-interrupt notification identification, the logical processor then performs userinterrupt notification processing as specified in Section 7.5.2.

A logical processor is not interruptible during this modified form of user-interrupt notification identification or between it and any subsequent user-interrupt notification processing.

If the user-interrupt notification identification that precedes user-interrupt notification processing occurred while the logical processor was in the HLT state, the logical processor returns to the HLT state following user-interrupt notification processing.

30.3 VIRTUALIZING CR8-BASED TPR ACCESSES

In 64-bit mode, software can access the local APIC's task-priority register (TPR) through CR8. Specifically, software uses the MOV from CR8 and MOV to CR8 instructions (see Section 11.8.6, "Task Priority in IA-32e Mode"). This section describes how these accesses can be virtualized.

A virtual-machine monitor can virtualize these CR8-based APIC accesses by setting the "CR8-load exiting" and "CR8-store exiting" VM-execution controls, ensuring that the accesses cause VM exits (see Section 26.1.3). Alternatively, there are methods for virtualizing some CR8-based APIC accesses without VM exits.

Normally, an execution of MOV from CR8 or MOV to CR8 that does not fault or cause a VM exit accesses the APIC's TPR. However, such an execution are treated specially if the "use TPR shadow" VM-execution control is 1. The following items provide details:

- **MOV from CR8.** The instruction loads bits 3:0 of its destination operand with bits 7:4 of VTPR (see Section 30.1.1). Bits 63:4 of the destination operand are cleared.
- MOV to CR8. The instruction stores bits 3:0 of its source operand into bits 7:4 of VTPR; the remainder of VTPR (bits 3:0 and bits 31:8) are cleared. Following this, the processor performs TPR virtualization (see Section 30.1.2).

30.4 VIRTUALIZING MEMORY-MAPPED APIC ACCESSES

When the local APIC is in xAPIC mode, software accesses the local APIC's control registers using a memorymapped interface. Specifically, software uses linear addresses that translate to physical addresses on page frame indicated by the base address in the IA32_APIC_BASE MSR (see Section 11.4.4, "Local APIC Status and Location"). This section describes how these accesses can be virtualized.

A virtual-machine monitor (VMM) can virtualize these memory-mapped APIC accesses by ensuring that any access to a linear address that would access the local APIC instead causes a VM exit. This could be done using paging or the extended page-table mechanism (EPT). Another way is by using the 1-setting of the "virtualize APIC accesses" VM-execution control.

If the "virtualize APIC accesses" VM-execution control is 1, the logical processor treats specially memory accesses using linear addresses that translate to physical addresses in the 4-KByte **APIC-access page**.^{1,2} (The APIC-access page is identified by the **APIC-access address**, a field in the VMCS; see Section 25.6.8.)

In general, an access to the APIC-access page causes an **APIC-access VM exit**. APIC-access VM exits provide a VMM with information about the access causing the VM exit. Section 30.4.1 discusses the priority of APIC-access VM exits.

Certain VM-execution controls enable the processor to virtualize certain accesses to the APIC-access page without a VM exit. In general, this virtualization causes these accesses to be made to the virtual-APIC page instead of the APIC-access page.

NOTES

Unless stated otherwise, this section characterizes only linear accesses to the APIC-access page; an access to the APIC-access page is a linear access if (1) it results from a memory access using a linear address; and (2) the access's physical address is the translation of that linear address. Section 30.4.6 discusses accesses to the APIC-access page that are not linear accesses.

The distinction between the APIC-access page and the virtual-APIC page allows a VMM to share paging structures or EPT paging structures among the virtual processors of a virtual machine (the shared paging structures referencing the same APIC-access address, which appears in the VMCS of all the virtual processors) while giving each virtual processor its own virtual APIC (the VMCS of each virtual processor will have a unique virtual-APIC address).

Section 30.4.2 discusses when and how the processor may virtualize read accesses from the APIC-access page. Section 30.4.3 does the same for write accesses. When virtualizing a write to the APIC-access page, the processor typically takes actions in addition to passing the write through to the virtual-APIC page.

The discussion in those sections uses the concept of an **operation** within which these memory accesses may occur. For those discussions, an "operation" can be an iteration of a REP-prefixed string instruction, an execution of any other instruction, or delivery of an event through the IDT.

The 1-setting of the "virtualize APIC accesses" VM-execution control may also affect accesses to the APIC-access page that do not result directly from linear addresses. This is discussed in Section 30.4.6.

Special treatment may apply to Intel SGX instructions or if the logical processor is in enclave mode. See Section 39.5.3 for details.

30.4.1 Priority of APIC-Access VM Exits

The following items specify the priority of APIC-access VM exits relative to other events.

- The priority of an APIC-access VM exit due to a memory access is below that of any page fault or EPT violation that that access may incur. That is, an access does not cause an APIC-access VM exit if it would cause a page fault or an EPT violation.
- A memory access does not cause an APIC-access VM exit until after the accessed flags are set in the paging structures (including EPT paging structures, if enabled).
- A write access does not cause an APIC-access VM exit until after the dirty flags are set in the appropriate paging structure and EPT paging structure (if enabled).
- With respect to all other events, any APIC-access VM exit due to a memory access has the same priority as any page fault or EPT violation that the access could cause. (This item applies to other events that the access may generate as well as events that may be generated by other accesses by the same operation.)

Even when addresses are translated using EPT (see Section 29.3), the determination of whether an APIC-access VM exit occurs depends on an access's physical address, not its guest-physical address. Even when CR0.PG = 0, ordinary memory accesses by software use linear addresses; the fact that CR0.PG = 0 means only that the identity translation is used to convert linear addresses to physical (or guest-physical) addresses.

^{2.} If EPT is enabled and there is write to a guest-physical address that translates to an address on the APIC-access page that is eligible for sub-page write permissions (see Section 29.3.4.1), the processor may treat the write as if the "virtualize APIC accesses" VM-execution control were 0 (and not apply the treatment specified in this section). For that reason, it is recommended that software not configure any guest-physical address that translates to an address on the APIC-access page to be eligible for sub-page write permissions.

These principles imply, among other things, that an APIC-access VM exit may occur during the execution of a repeated string instruction (including INS and OUTS). Suppose, for example, that the first n iterations (n may be 0) of such an instruction do not access the APIC-access page and that the next iteration does access that page. As a result, the first n iterations may complete and be followed by an APIC-access VM exit. The instruction pointer saved in the VMCS references the repeated string instruction and the values of the general-purpose registers reflect the completion of n iterations.

30.4.2 Virtualizing Reads from the APIC-Access Page

A read access from the APIC-access page causes an APIC-access VM exit if any of the following are true:

- The "use TPR shadow" VM-execution control is 0.
- The access is for an instruction fetch.
- The access is more than 32 bits in size.
- The access is part of an operation for which the processor has already virtualized a write to the APIC-access page.
- The access is not entirely contained within the low 4 bytes of a naturally aligned 16-byte region. That is, bits 3:2 of the access's address are 0, and the same is true of the address of the highest byte accessed.

If none of the above are true, whether a read access is virtualized depends on the setting of the "APIC-register virtualization" and "virtual-interrupt delivery" VM-execution controls:

- A read access is virtualized if its page offset is 080H (task priority) regardless of the settings of the "APIC-register virtualization" and "virtual-interrupt delivery" VM-execution controls.
- If the "virtual-interrupt delivery" VM-execution control is 1, a read access is virtualized if its page offset is 0B0H (end of interrupt) or 300H (interrupt command low).
- If "APIC-register virtualization" is 1, a read access is virtualized if it is entirely within one the following ranges of offsets:
 - 020H–023H (local APIC ID);
 - 030H–033H (local APIC version);
 - 080H–083H (task priority);
 - 0B0H–0B3H (end of interrupt);
 - 0D0H–0D3H (logical destination);
 - 0E0H-0E3H (destination format);
 - OF0H–0F3H (spurious-interrupt vector);
 - 100H-103H, 110H-113H, 120H-123H, 130H-133H, 140H-143H, 150H-153H, 160H-163H, or 170H-173H (in-service);
 - 180H–183H, 190H–193H, 1A0H–1A3H, 1B0H–1B3H, 1C0H–1C3H, 1D0H–1D3H, 1E0H–1E3H, or 1F0H– 1F3H (trigger mode);
 - 200H–203H, 210H–213H, 220H–223H, 230H–233H, 240H–243H, 250H–253H, 260H–263H, or 270H–273H (interrupt request);
 - 280H–283H (error status);
 - 300H–303H or 310H–313H (interrupt command);
 - 320H–323H, 330H–333H, 340H–343H, 350H–353H, 360H–363H, or 370H–373H (LVT entries);
 - 380H–383H (initial count); or
 - 3E0H–3E3H (divide configuration).

In all other cases, the access causes an APIC-access VM exit.

A read access from the APIC-access page that is virtualized returns data from the corresponding page offset on the virtual-APIC page. $^{\rm 1}$

30.4.3 Virtualizing Writes to the APIC-Access Page

Whether a write access to the APIC-access page is virtualized depends on the settings of the VM-execution controls and the page offset of the access. Section 30.4.3.1 details when APIC-write virtualization occurs.

Unlike reads, writes to the local APIC have side effects; because of this, virtualization of writes to the APIC-access page may require emulation specific to the access's page offset (which identifies the APIC register being accessed). Section 30.4.3.2 describes this **APIC-write emulation**.

For some page offsets, it is necessary for software to complete the virtualization after a write completes. In these cases, the processor causes an **APIC-write VM exit** to invoke VMM software. Section 30.4.3.3 discusses APIC-write VM exits.

30.4.3.1 Determining Whether a Write Access is Virtualized

A write access to the APIC-access page causes an APIC-access VM exit if any of the following are true:

- The "use TPR shadow" VM-execution control is 0.
- The access is more than 32 bits in size.
- The access is part of an operation for which the processor has already virtualized a write (with a different page offset or a different size) to the APIC-access page.
- The access is not entirely contained within the low 4 bytes of a naturally aligned 16-byte region. That is, bits 3:2 of the access's address are 0, and the same is true of the address of the highest byte accessed.

If none of the above are true, whether a write access is virtualized depends on the settings of the "APIC-register virtualization", "virtual-interrupt delivery", and "IPI virtualization" VM-execution controls:

- A write access is virtualized if its page offset is 080H (task priority) regardless of the settings of the "APIC-register virtualization" and "virtual-interrupt delivery" VM-execution controls.
- If the "virtual-interrupt delivery" VM-execution control is 1, a write access is virtualized if its page offset is 0B0H (end of interrupt) or 300H (interrupt command — low).
- If the "IPI virtualization" VM-execution control is 1, a write access is virtualized if its page offset is 300H.
- If the "APIC-register virtualization" VM-execution control is 1, a write access is virtualized if it is entirely within one the following ranges of offsets:
 - 020H–023H (local APIC ID);
 - 080H–083H (task priority);
 - 0B0H–0B3H (end of interrupt);
 - OD0H–0D3H (logical destination);
 - 0E0H–0E3H (destination format);
 - OF0H–0F3H (spurious-interrupt vector);
 - 280H–283H (error status);
 - 300H–303H or 310H–313H (interrupt command);
 - 320H-323H, 330H-333H, 340H-343H, 350H-353H, 360H-363H, or 370H-373H (LVT entries);
 - 380H–383H (initial count); or
 - 3E0H–3E3H (divide configuration).

In all other cases, the access causes an APIC-access VM exit.

^{1.} The memory type used for accesses that read from the virtual-APIC page is reported in bits 53:50 of the IA32_VMX_BASIC MSR (see Appendix A.1).

The processor virtualizes a write access to the APIC-access page by writing data to the corresponding page offset on the virtual-APIC page.¹ Following this, the processor performs certain actions after completion of the operation of which the access was a part.² APIC-write emulation is described in Section 30.4.3.2.

30.4.3.2 APIC-Write Emulation

If the processor virtualizes a write access to the APIC-access page, it performs additional actions after completion of an operation of which the access was a part. These actions are called **APIC-write emulation**.

The details of APIC-write emulation depend upon the page offset of the virtualized write access:³

- 080H (task priority). The processor clears bytes 3:1 of VTPR and then causes TPR virtualization (Section 30.1.2).
- OBOH (end of interrupt). If the "virtual-interrupt delivery" VM-execution control is 1, the processor clears VEOI
 and then causes EOI virtualization (Section 30.1.4); otherwise, the processor causes an APIC-write VM exit
 (Section 30.4.3.3).
- 300H (interrupt command low). If the "virtual-interrupt delivery" VM-execution control is 1, the processor checks the value of VICR_LO to determine whether the following are all true:
 - Reserved bits (31:20, 17:16, 13) and bit 12 (delivery status) are all 0.
 - Bits 19:18 (destination shorthand) are 01B (self).
 - Bit 15 (trigger mode) is 0 (edge).
 - Bits 10:8 (delivery mode) are 000B (fixed).
 - Bits 7:4 (the upper half of the vector) are **not** 0000B.

If all of the items above are true, the processor performs self-IPI virtualization using the 8-bit vector in byte 0 of VICR_LO (Section 30.1.5).

If the "virtual-interrupt delivery" VM-execution control is 0, or if any of the items above are false, behavior depends on the setting of the "IPI virtualization" VM-execution control:

- If the "IPI virtualization" VM-execution control is 1, the processor checks the value of VICR_LO to determine whether the following are all true:
 - Reserved bits (31:20, 17:16, 13) and bit 12 (delivery status) are all 0.
 - Bits 19:18 (destination shorthand) are 00B (no shorthand).
 - Bit 15 (trigger mode) is 0 (edge).
 - Bit 11 (destination mode) is 0 (physical).
 - Bits 10:8 (delivery mode) are 000B (fixed).

If all of the items above are true, the processor performs IPI virtualization using the 8-bit vector in byte 0 of VICR_LO and the 8-bit APIC ID in VICR_HI[31:24] (Section 30.1.6); otherwise, the processor causes an APIC-write VM exit.

- If the "IPI virtualization" VM-execution control is 0, the processor causes an APIC-write VM exit.
- 310H–313H (interrupt command high). The processor clears bytes 2:0 of VICR_HI. No other virtualization or VM exit occurs.
- Any other page offset. The processor causes an APIC-write VM exit.

APIC-write emulation takes priority over system-management interrupts (SMIs), INIT signals, and lower priority events. APIC-write emulation is not blocked if RFLAGS.IF = 0 or by the MOV SS, POP SS, or STI instructions.

^{1.} The memory type used for accesses that write to the virtual-APIC page is reported in bits 53:50 of the IA32_VMX_BASIC MSR (see Appendix A.1).

^{2.} Recall that, for the purposes of this discussion, an operation is an iteration of a REP-prefixed string instruction, an execution of any other instruction, or delivery of an event through the IDT.

^{3.} For any operation, there can be only one page offset for which a write access was virtualized. This is because a write access is not virtualized if the processor has already virtualized a write access for the same operation with a different page offset.

If an operation causes a fault after a write access to the APIC-access page and before APIC-write emulation, and that fault is delivered without a VM exit, APIC-write emulation occurs after the fault is delivered and before the fault handler can execute. If an operation causes a VM exit (perhaps due to a fault) after a write access to the APIC-access page and before APIC-write emulation, the APIC-write emulation does not occur.

30.4.3.3 APIC-Write VM Exits

In certain cases, VMM software must be invoked to complete the virtualization of a write access to the APIC-access page. In this case, APIC-write emulation causes an **APIC-write VM exit**. (Section 30.4.3.2 details the cases that causes APIC-write VM exits.)

APIC-write VM exits are invoked by APIC-write emulation, and APIC-write emulation occurs after an operation that performs a write access to the APIC-access page. Because of this, every APIC-write VM exit is trap-like: it occurs after completion of the operation containing the write access that caused the VM exit (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the next instruction).

The basic exit reason for an APIC-write VM exit is "APIC write." The exit qualification is the page offset of the write access that led to the VM exit.

As noted in Section 30.5, execution of WRMSR with ECX = 83FH (self-IPI MSR) can lead to an APIC-write VM exit if the "virtual-interrupt delivery" VM-execution control is 1; the exit qualification for the APIC-write VM exit is 3F0H. As noted in Section 30.1.6 and in Section 30.7, IPI virtualization and execution of SENDUIPI may lead to APIC-write VM exits; these VM exits produce an exit qualification of 300H.

30.4.4 Instruction-Specific Considerations

Certain instructions that use linear address may cause page faults even though they do not use those addresses to access memory. The APIC-virtualization features may affect these instructions as well:

- **CLFLUSH, CLFLUSHOPT.** With regard to faulting, the processor operates as if each of these instructions reads from the linear address in its source operand. If that address translates to one on the APIC-access page, the instruction may cause an APIC-access VM exit. If it does not, it will flush the corresponding cache line on the virtual-APIC page instead of the APIC-access page.
- **ENTER.** With regard to faulting, the processor operates if ENTER writes to the byte referenced by the final value of the stack pointer (even though it does not if its size operand is non-zero). If that value translates to an address on the APIC-access page, the instruction may cause an APIC-access VM exit. If it does not, it will cause the APIC-write emulation appropriate to the address's page offset.
- MASKMOVQ and MASKMOVDQU. Even if the instruction's mask is zero, the processor may operate with
 regard to faulting as if MASKMOVQ or MASKMOVDQU writes to memory (the behavior is implementationspecific). In such a situation, an APIC-access VM exit may occur.
- MONITOR. With regard to faulting, the processor operates as if MONITOR reads from the effective address in RAX. If the resulting linear address translates to one on the APIC-access page, the instruction may cause an APIC-access VM exit.¹ If it does not, it will monitor the corresponding address on the virtual-APIC page instead of the APIC-access page.
- **PREFETCH.** An execution of the PREFETCH instruction that would result in an access to the APIC-access page does not cause an APIC-access VM exit. Such an access may prefetch data; if so, it is from the corresponding address on the virtual-APIC page.

Virtualization of accesses to the APIC-access page is principally intended for basic instructions such as AND, MOV, OR, TEST, XCHG, and XOR. Use of an instruction that normally operates on floating-point, SSE, AVX, or AVX-512 registers may cause an APIC-access VM exit unconditionally regardless of the page offset it accesses on the APIC-access page.

^{1.} This chapter uses the notation RAX, RIP, RSP, RFLAGS, etc. for processor registers because most processors that support VMX operation also support Intel 64 architecture. For IA-32 processors, this notation refers to the 32-bit forms of those registers (EAX, EIP, ESP, EFLAGS, etc.). In a few places, notation such as EAX is used to refer specifically to lower 32 bits of the indicated register.

30.4.5 Issues Pertaining to Page Size and TLB Management

The 1-setting of the "virtualize APIC accesses" VM-execution is guaranteed to apply only if translations to the APICaccess address use a 4-KByte page. The following items provide details:

- If EPT is not in use, any linear address that translates to an address on the APIC-access page should use a 4-KByte page. Any access to a linear address that translates to the APIC-access page using a larger page may operate as if the "virtualize APIC accesses" VM-execution control were 0.
- If EPT is in use, any guest-physical address that translates to an address on the APIC-access page should use a 4-KByte page. Any access to a linear address that translates to a guest-physical address that in turn translates to the APIC-access page using a larger page may operate as if the "virtualize APIC accesses" VMexecution control were 0. (This is true also for guest-physical accesses to the APIC-access page; see Section 30.4.6.1.)

In addition, software should perform appropriate TLB invalidation when making changes that may affect APICvirtualization. The specifics depend on whether VPIDs or EPT is being used:

- VPIDs being used but EPT not being used. Suppose that there is a VPID that has been used before and that software has since made either of the following changes: (1) set the "virtualize APIC accesses" VM-execution control when it had previously been 0; or (2) changed the paging structures so that some linear address translates to the APIC-access address when it previously did not. In that case, software should execute INVVPID (see "INVVPID— Invalidate Translations Based on VPID" in Section 31.3) before performing on the same logical processor and with the same VPID.¹
- **EPT being used.** Suppose that there is an EPTP value that has been used before and that software has since made either of the following changes: (1) set the "virtualize APIC accesses" VM-execution control when it had previously been 0; or (2) changed the EPT paging structures so that some guest-physical address translates to the APIC-access address when it previously did not. In that case, software should execute INVEPT (see "INVEPT— Invalidate Translations Derived from EPT" in Section 31.3) before performing on the same logical processor and with the same EPTP value.²
- Neither VPIDs nor EPT being used. No invalidation is required.

Failure to perform the appropriate TLB invalidation may result in the logical processor operating as if the "virtualize APIC accesses" VM-execution control were 0 in responses to accesses to the affected address. (No invalidation is necessary if neither VPIDs nor EPT is being used.)

30.4.6 APIC Accesses Not Directly Resulting From Linear Addresses

Section 30.4 has described the treatment of accesses that use linear addresses that translate to addresses on the APIC-access page. This section considers memory accesses that do not result directly from linear addresses.

- An access is called a guest-physical access if (1) CR0.PG = 1;³ (2) the "enable EPT" VM-execution control is 1;⁴ (3) the access's physical address is the result of an EPT translation; and (4) either (a) the access was not generated by a linear address; or (b) the access's guest-physical address is not the translation of the access's linear address. Section 30.4.6.1 discusses the treatment of guest-physical accesses to the APIC-access page.
- An access is called a **physical access** if (1) either (a) the "enable EPT" VM-execution control is 0; or (b) the access's physical address is not the result of a translation through the EPT paging structures; and (2) either (a) the access is not generated by a linear address; or (b) the access's physical address is not the translation of its linear address. Section 30.4.6.2 discusses the treatment of physical accesses to the APIC-access page.

^{1.} INVVPID should use either (1) the all-contexts INVVPID type; (2) the single-context INVVPID type with the VPID in the INVVPID descriptor; or (3) the individual-address INVVPID type with the linear address and the VPID in the INVVPID descriptor.

^{2.} INVEPT should use either (1) the global INVEPT type; or (2) the single-context INVEPT type with the EPTP value in the INVEPT descriptor.

^{3.} If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, CR0.PG must be 1 unless the "unrestricted guest" VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1.

^{4. &}quot;Enable EPT" is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls is 0, VMX non-root operation functions as if the "enable EPT" VM-execution control were 0. See Section 25.6.2.

30.4.6.1 Guest-Physical Accesses to the APIC-Access Page

Guest-physical accesses include the following when guest-physical addresses are being translated using EPT:

- Reads from the guest paging structures when translating a linear address (such an access uses a guest-physical address that is not the translation of that linear address).
- Loads of the page-directory-pointer-table entries by MOV to CR when the logical processor is using (or that causes the logical processor to use) PAE paging (see Section 4.4).
- Updates to the accessed and dirty flags in the guest paging structures when using a linear address (such an access uses a guest-physical address that is not the translation of that linear address).
- Memory accesses by Intel Processor Trace when the "Intel PT uses guest physical addresses" VM-execution control is 1 (see Section 26.5.4).

Every guest-physical access using a guest-physical address that translates to an address on the APIC-access page causes an APIC-access VM exit. Such accesses are never virtualized regardless of the page offset.

The following items specify the priority relative to other events of APIC-access VM exits caused by guest-physical accesses to the APIC-access page.

- The priority of an APIC-access VM exit caused by a guest-physical access to memory is below that of any EPT violation that that access may incur. That is, a guest-physical access does not cause an APIC-access VM exit if it would cause an EPT violation.
- With respect to all other events, any APIC-access VM exit caused by a guest-physical access has the same priority as any EPT violation that the guest-physical access could cause.

30.4.6.2 Physical Accesses to the APIC-Access Page

Physical accesses include the following:

- If the "enable EPT" VM-execution control is 0:
 - Reads from the paging structures when translating a linear address.
 - Loads of the page-directory-pointer-table entries by MOV to CR when the logical processor is using (or that causes the logical processor to use) PAE paging (see Section 4.4).
 - Updates to the accessed and dirty flags in the paging structures.
- If the "enable EPT" VM-execution control is 1, accesses to the EPT paging structures (including updates to the accessed and dirty flags for EPT).
- Any of the following accesses made by the processor to support VMX non-root operation:
 - Accesses to the VMCS region.
 - Accesses to data structures referenced (directly or indirectly) by physical addresses in VM-execution control fields in the VMCS. These include the I/O bitmaps, the MSR bitmaps, and the virtual-APIC page.
- Accesses that effect transitions into and out of SMM.¹ These include the following:
 - Accesses to SMRAM during SMI delivery and during execution of RSM.
 - Accesses during SMM VM exits (including accesses to MSEG) and during VM entries that return from SMM.

A physical access to the APIC-access page may or may not cause an APIC-access VM exit. If it does not cause an APIC-access VM exit, it may access the APIC-access page or the virtual-APIC page. Physical write accesses to the APIC-access page may or may not cause APIC-write emulation or APIC-write VM exits.

The priority of an APIC-access VM exit caused by physical access is not defined relative to other events that the access may cause.

It is recommended that software not set the APIC-access address to any of the addresses used by physical memory accesses (identified above). For example, it should not set the APIC-access address to the physical address of any of the active paging structures if the "enable EPT" VM-execution control is 0.

^{1.} Technically, these accesses do not occur in VMX non-root operation. They are included here for clarity.

30.5 VIRTUALIZING MSR-BASED APIC ACCESSES

When the local APIC is in x2APIC mode, software accesses the local APIC's control registers using the MSR interface. Specifically, software uses the RDMSR and WRMSR instructions, setting ECX (identifying the MSR being accessed) to values in the range 800H–8FFH (see Section 11.12, "Extended XAPIC (x2APIC)"). This section describes how these accesses can be virtualized.

A virtual-machine monitor can virtualize these MSR-based APIC accesses by configuring the MSR bitmaps (see Section 25.6.9) to ensure that the accesses cause VM exits (see Section 26.1.3). Alternatively, there are methods for virtualizing some MSR-based APIC accesses without VM exits.

Normally, an execution of RDMSR or WRMSR that does not fault or cause a VM exit accesses the MSR indicated in ECX. However, such an execution treats some values of ECX in the range 800H–8FFH specially if the "virtualize x2APIC mode" VM-execution control is 1. The following items provide details:

- **RDMSR.** The instruction's behavior depends on the setting of the "APIC-register virtualization" VM-execution control.
 - If the "APIC-register virtualization" VM-execution control is 0, behavior depends upon the value of ECX.
 - If ECX contains 808H (indicating the TPR MSR), the instruction reads the 8 bytes from offset 080H on the virtual-APIC page (VTPR and the 4 bytes above it) into EDX:EAX. This occurs even if the local APIC is not in x2APIC mode (no general-protection fault occurs because the local APIC is not x2APIC mode).
 - If ECX contains any other value in the range 800H–8FFH, the instruction operates normally. If the local APIC is in x2APIC mode and ECX indicates a readable APIC register, EDX and EAX are loaded with the value of that register. If the local APIC is not in x2APIC mode or ECX does not indicate a readable APIC register, a general-protection fault occurs.
 - If "APIC-register virtualization" is 1 and ECX contains a value in the range 800H–8FFH, the instruction reads the 8 bytes from offset X on the virtual-APIC page into EDX:EAX, where X = (ECX & FFH) « 4. This occurs even if the local APIC is not in x2APIC mode (no general-protection fault occurs because the local APIC is not in x2APIC mode).
- **WRMSR.** The instruction's behavior depends on the value of ECX and the setting of the "virtual-interrupt delivery" and "IPI virtualization" VM-execution controls.

Special processing applies in the following cases: (1) ECX contains 808H (indicating the TPR MSR); (2) ECX contains 80BH (indicating the EOI MSR) and the "virtual-interrupt delivery" VM-execution control is 1; (3) ECX contains 83FH (indicating the self-IPI MSR) and the "virtual-interrupt delivery" VM-execution control is 1; and (4) ECX contains 830H (indicating the ICR MSR) and the "IPI virtualization" VM-execution control is 1.

If special processing applies, no general-protection exception is produced due to the fact that the local APIC is in xAPIC mode. However, WRMSR does perform the normal reserved-bit checking:

- If ECX contains 808H or 83FH, a general-protection fault occurs if either EDX or EAX[31:8] is non-zero.
- If ECX contains 80BH, a general-protection fault occurs if either EDX or EAX is non-zero.
- If ECX contains 830H, a general-protection fault occurs if any of bits 31:20, 17:16, or 13 of EAX is non-zero.

If there is no fault, WRMSR stores EDX:EAX at offset X on the virtual-APIC page, where $X = (ECX \& FFH) \ll 4$. Following this, the processor performs an operation depending on the value of ECX:

- If ECX contains 808H, the processor performs TPR virtualization (see Section 30.1.2).
- If ECX contains 80BH, the processor performs EOI virtualization (see Section 30.1.4).
- If ECX contains 83FH, the processor then checks the value of EAX[7:4] and proceeds as follows:
 - If the value is non-zero, the logical processor performs self-IPI virtualization with the 8-bit vector in EAX[7:0] (see Section 30.1.5).
 - If the value is zero, the logical processor causes an APIC-write VM exit as if there had been a write access to page offset 3F0H on the APIC-access page (see Section 30.4.3.3).
- If ECX contains 830H, the processor then checks the value of VICR to determine whether the following are all true:
 - Bits 19:18 (destination shorthand) are 00B (no shorthand).

- Bit 15 (trigger mode) is 0 (edge).
- Bit 12 (unused) is 0.
- Bit 11 (destination mode) is 0 (physical).
- Bits 10:8 (delivery mode) are 000B (fixed).

If all of the items above are true, the processor performs IPI virtualization using the 8-bit vector in byte 0 of VICR and the 32-bit APIC ID in VICR[63:32] (see Section 30.1.6). Otherwise, the logical processor causes an APIC-write VM exit (see Section 30.4.3.3).

If special processing does not apply, the instruction operates normally. If the local APIC is in x2APIC mode and ECX indicates a writable APIC register, the value in EDX:EAX is written to that register. If the local APIC is not in x2APIC mode or ECX does not indicate a writable APIC register, a general-protection fault occurs.

30.6 POSTED-INTERRUPT PROCESSING

Posted-interrupt processing is a feature by which a processor processes the virtual interrupts by recording them as pending on the virtual-APIC page.

Posted-interrupt processing is enabled by setting the "process posted interrupts" VM-execution control. The processing is performed in response to the arrival of an interrupt with the **posted-interrupt notification vector**. In response to such an interrupt, the processor processes virtual interrupts recorded in a data structure called a **posted-interrupt descriptor (PID)**. The posted-interrupt notification vector and the address of the PID are fields in the VMCS; see Section 25.6.8.

If the "process posted interrupts" VM-execution control is 1, a logical processor uses a 64-byte posted-interrupt descriptor located at the posted-interrupt descriptor address. Table 30-2 gives the format of a PID:¹

Bit Position(s)	Name	Description
255:0	Posted-interrupt requests (PIR)	One bit for each interrupt vector. There is a posted-interrupt request for a vector if the corresponding bit is 1.
256	Outstanding notification (ON)	If this bit is set, there is a notification outstanding for one or more posted interrupts in bits 255:0.
511:257	Reserved or used for virtual- interrupt posting	Some of these bits are used by virtual-interrupt posting (Section 30.1.6.1). Posted- interrupt processing does not use or modify these bits.

Table 30-2. Format of Posted-Interrupt Descriptor (PID)

Use of the PID differs from that of other data structures that are referenced by pointers in a VMCS. There is a general requirement that software ensure that each such data structure is modified only when no logical processor with a current VMCS that references it is in VMX non-root operation. That requirement does not apply to the posted-interrupt descriptor. There is a requirement, however, that such modifications be done using locked read-modify-write instructions or other atomic operations.

If the "external-interrupt exiting" VM-execution control is 1, any unmasked external interrupt causes a VM exit (see Section 26.2). If the "process posted interrupts" VM-execution control is also 1, this behavior is changed and the processor handles an external interrupt as follows:²

- 1. The local APIC is acknowledged; this provides the processor core with an interrupt vector, called here the **physical vector**.
- If the physical vector equals the posted-interrupt notification vector, the logical processor continues to the next step. Otherwise, a VM exit occurs as it would normally due to an external interrupt; the vector is saved in the VM-exit interruption-information field.

^{1.} Table 30-1 gives the same format; it is repeated here for the reader, omitting fields that are not used by posted-interrupt processing.

^{2.} VM entry ensures that the "process posted interrupts" VM-execution control is 1 only if the "external-interrupt exiting" VM-execution control is also 1. SeeSection 27.2.1.1.

- 3. The processor clears the outstanding-notification bit in the posted-interrupt descriptor. This is done atomically so as to leave the remainder of the descriptor unmodified (e.g., with a locked AND operation).
- 4. The processor writes zero to the EOI register in the local APIC; this dismisses the interrupt with the postedinterrupt notification vector from the local APIC.
- 5. The logical processor performs a logical-OR of PIR into VIRR and clears PIR. No other agent can read or write a PIR bit (or group of bits) between the time it is read (to determine what to OR into VIRR) and when it is cleared.
- 6. The logical processor sets RVI to be the maximum of the old value of RVI and the highest index of all bits that were set in PIR; if no bit was set in PIR, RVI is left unmodified.
- 7. The logical processor evaluates pending virtual interrupts as described in Section 30.2.1.

The logical processor performs the steps above in an uninterruptible manner. If step #7 leads to recognition of a virtual interrupt, the processor may deliver that interrupt immediately.

Steps #1 to #7 above occur when the interrupt controller delivers an unmasked external interrupt to the CPU core. The following items consider certain cases of interrupt delivery:

- Interrupt delivery can occur between iterations of a REP-prefixed instruction (after at least one iteration has completed but before all iterations have completed). If this occurs, the following items characterize processor state after posted-interrupt processing completes and before guest execution resumes:
 - RIP references the REP-prefixed instruction;
 - RCX, RSI, and RDI are updated to reflect the iterations completed; and
 - RFLAGS.RF = 1.
- Interrupt delivery can occur when the logical processor is in the active, HLT, or MWAIT states. If the logical processor had been in the active or MWAIT state before the arrival of the interrupt, it is in the active state following completion of step #7; if it had been in the HLT state, it returns to the HLT state after step #7 (if a pending virtual interrupt was recognized, the logical processor may immediately wake from the HLT state).
- Interrupt delivery can occur while the logical processor is in enclave mode. If the logical processor had been in enclave mode before the arrival of the interrupt, an Asynchronous Enclave Exit (AEX) may occur before the steps #1 to #7 (see Chapter 37, "Enclave Exiting Events"). If no AEX occurs before step #1 and a VM exit occurs at step #2, an AEX occurs before the VM exit is delivered.

30.7 VIRTUALIZING SENDUIPI

The user-interrupt feature includes the SENDUIPI instruction that software operating with CPL = 3 can use to send user interrupts to another software thread ("user IPIs"). The SENDUIPI instruction has the following high-level operation:

read selected entry from user-interrupt target table;

use address in entry to read the referenced user posted-interrupt descriptor (UPID);

update certain fields in UPID;

if necessary, send ordinary IPI indicated in UPID's notification information;

The last step uses two fields in the UPID: an 8-bit notification vector (UPID.NV) and a 32-bit notification destination (an APIC ID, UPID.NDST). Outside of VMX non-root operation, the processor implements the last step as follows:

- If the local APIC is in xAPIC mode, it writes UPID.NDST[15:8] to ICR_HI[31:24] (offset 310H from IA32_APIC_BASE) and then writes UPID.NV to ICR_LO (offset 300H).
- If the local APIC is in x2APIC mode, it performs the control-register write that would be done by an execution of WRMSR with ECX = 310H (ICR), EAX = UPID.NV, and EDX = UPID.NDST.

In VMX non-root operation, implementation of the step depends on the settings of the "use TPR shadow," "virtualize APIC accesses," and "IPI virtualization" VM-execution controls: 1

^{1.} The setting of the "virtualize x2APIC mode" VM-execution control does not affect this operation.

- 1. If the "use TPR shadow" VM-execution control is 0, the behavior is not modified: the logical processor sends the specified IPI by writing to the local APIC's ICR as specified above (based on the current mode of the local APIC).
- 2. If the "use TPR shadow" VM-execution control is 1 and the "virtualize APIC accesses" VM-execution control is 0, the logical processor virtualizes the sending of an x2APIC-mode IPI with the following steps:
 - a. The 64-bit value Z is written to offset 300H on the virtual-APIC page (VICR), where Z[7:0] = UPID.NV (the 8-bit virtual vector), Z[63:32] = UPID.NDST (the 32-bit virtual APIC ID) and Z[31:8] = 000000H (indicating a physically addressed fixed-mode IPI).
 - b. If the "IPI virtualization" VM-execution control is 1, IPI virtualization (Section 30.1.6) is performed using the vector UPID.NV and the 32-bit virtual APIC ID UPID.NDST.
- 3. If the "use TPR shadow" and "virtualize APIC accesses" VM-execution controls are both 1, the logical processor virtualizes the sending of an xAPIC-mode IPI by performing the following steps:
 - a. The 32-bit value X is written to offset 310H on the virtual-APIC page (VICR_HI), where X[31:24] = UPID.NDST[15:8] (the 8-bit virtual APIC ID) and X[23:0] = 000000H.¹
 - b. The 32-bit value Y is written to offset 300H on the virtual-APIC page (VICR_LO), where Y[7:0] = UPID.NV (the 8-bit virtual vector) and Y[31:8] = 000000H (indicating a physically addressed fixed-mode IPI).
 - c. If the "IPI virtualization" VM-execution control is 1, IPI virtualization is performed using the vector UPID.NV and the APIC ID UPID.NDST[15:8]. IPI virtualization will use only the 8-bit APIC ID from bits 15:8 of the UPID's destination field (the 8-bit value written earlier to bits 31:24 of VICR_HI).
- 4. If the "use TPR shadow" VM-execution control is 1 and the "IPI virtualization" VM-execution control is 0, an APIC-write VM exit occurs as if there had been a write access to page offset 300H on the APIC-access page (see Section 30.4.3.3).

For xAPIC mode (which is virtualized if the "virtualize APIC accesses" VM-execution control is 1), the destination APIC ID is in byte 1 (not byte 0) of the UPID's 4-byte NDST field.

6. Updates to Chapter 33, Volume 3C

Change bars and violet text show changes to Chapter 33 of the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C:* System Programming Guide, Part 3.

Changes to this chapter:

- Updated Table 33-26, "MODE.Exec Packet Definition," to add a statement clarifying when the IF field is populated.
- Updated Table 33-59, "Event Trace Examples when TriggerEn && ContextEn && EventEn is True," to correct the Packets column for Case 22.

CHAPTER 33 INTEL[®] PROCESSOR TRACE

33.1 OVERVIEW

Intel[®] Processor Trace (**Intel PT**) is an extension of Intel[®] Architecture that captures information about software execution using dedicated hardware facilities that cause only minimal performance perturbation to the software being traced. This information is collected in **data packets**. The initial implementations of Intel PT offer **control flow tracing**, which generates a variety of packets to be processed by a software decoder. The packets include timing, program flow information (e.g., branch targets, branch taken/not taken indications) and program-induced mode related information (e.g., Intel TSX state transitions, CR3 changes). These packets may be buffered internally before being sent to the memory subsystem or other output mechanism available in the platform. Debug software can process the trace data and reconstruct the program flow.

Intel Processor Trace was first introduced in Intel[®] processors based on Broadwell microarchitecture and Intel Atom[®] processors based on Goldmont microarchitecture. Later generations include additional trace sources, including software trace instrumentation using PTWRITE, and Power Event tracing.

33.1.1 Features and Capabilities

Intel PT's control flow trace generates a variety of packets that, when combined with the binaries of a program by a post-processing tool, can be used to produce an exact execution trace. The packets record flow information such as instruction pointers (IP), indirect branch targets, and directions of conditional branches within contiguous code regions (basic blocks).

Intel PT can also be configured to log software-generated packets using PTWRITE, and packets describing processor power management events. Further, Precise Event-Based Sampling (PEBS) can be configured to log PEBS records in the Intel PT trace; see Section 20.5.5.2.

In addition, the packets record other contextual, timing, and bookkeeping information that enables both functional and performance debugging of applications. Intel PT has several control and filtering capabilities available to customize the tracing information collected and to append other processor state and timing information to enable debugging. For example, there are modes that allow packets to be filtered based on the current privilege level (CPL) or the value of CR3.

Configuration of the packet generation and filtering capabilities are programmed via a set of MSRs. The MSRs generally follow the naming convention of IA32_RTIT_*. The capability provided by these configuration MSRs are enumerated by CPUID, see Section 33.3. Details of the MSRs for configuring Intel PT are described in Section 33.2.8.

33.1.1.1 Packet Summary

After a tracing tool has enabled and configured the appropriate MSRs, the processor will collect and generate trace information in the following categories of packets (for more details on the packets, see Section 33.4):

- Packets about basic information on program execution; these include:
 - Packet Stream Boundary (PSB) packets: PSB packets act as 'heartbeats' that are generated at regular intervals (e.g., every 4K trace packet bytes). These packets allow the packet decoder to find the packet boundaries within the output data stream; a PSB packet should be the first packet that a decoder looks for when beginning to decode a trace.
 - Paging Information Packet (PIP): PIPs record modifications made to the CR3 register. This information, along with information from the operating system on the CR3 value of each process, allows the debugger to attribute linear addresses to their correct application source.
 - Time-Stamp Counter (TSC) packets: TSC packets aid in tracking wall-clock time, and contain some portion
 of the software-visible time-stamp counter.
 - Core Bus Ratio (CBR) packets: CBR packets contain the core:bus clock ratio.

- Mini Time Counter (MTC) packets: MTC packets provide periodic indication of the passing of wall-clock time.
- Cycle Count (CYC) packets: CYC packets provide indication of the number of processor core clock cycles that pass between packets.
- Overflow (OVF) packets: OVF packets are sent when the processor experiences an internal buffer overflow, resulting in packets being dropped. This packet notifies the decoder of the loss and can help the decoder to respond to this situation.
- Packets about control flow information:
 - Taken Not-Taken (TNT) packets: TNT packets track the "direction" of direct conditional branches (taken or not taken).
 - Target IP (TIP) packets: TIP packets record the target IP of indirect branches, exceptions, interrupts, and other branches or events. These packets can contain the IP, although that IP value may be compressed by eliminating upper bytes that match the last IP. There are various types of TIP packets; they are covered in more detail in Section 33.4.2.2.
 - Flow Update Packets (FUP): FUPs provide the source IP addresses for asynchronous events (interrupt and exceptions), as well as other cases where the source address cannot be determined from the binary.
 - MODE packets: These packets provide the decoder with important processor execution information so that it can properly interpret the dis-assembled binary and trace log. MODE packets have a variety of formats that indicate details such as the execution mode (16-bit, 32-bit, or 64-bit).
- Packets inserted by software:
 - PTWRITE (PTW) packets: includes the value of the operand passed to the PTWRITE instruction (see "PTWRITE—Write Data to a Processor Trace Packet" in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B).
- Packets about processor power management events:
 - MWAIT packets: Indicate successful completion of an MWAIT operation to a C-state deeper than C0.0.
 - Power State Entry (PWRE) packets: Indicate entry to a C-state deeper than C0.0.
 - Power State Exit (PWRX) packets: Indicate exit from a C-state deeper than C0.0, returning to C0.
 - Execution Stopped (EXSTOP) packets: Indicate that software execution has stopped, due to events such as P-state change, C-state change, or thermal throttling.
- Packets containing groups of processor state values:
 - Block Begin Packets (BBP): Indicate the type of state held in the following group.
 - Block Item Packets (BIP): Indicate the state values held in the group.
 - Block End Packets (BEP): Indicate the end of the current group.

33.2 INTEL® PROCESSOR TRACE OPERATIONAL MODEL

This section describes the overall Intel Processor Trace mechanism and the essential concepts relevant to how it operates.

33.2.1 Change of Flow Instruction (COFI) Tracing

A basic program block is a section of code where no jumps or branches occur. The instruction pointers (IPs) in this block of code need not be traced, as the processor will execute them from start to end without redirecting code flow. Instructions such as branches, and events such as exceptions or interrupts, can change the program flow. These instructions and events that change program flow are called Change of Flow Instructions (COFI). There are three categories of COFI:

- Direct transfer COFI.
- Indirect transfer COFI.
- Far transfer COFI.

The following subsections describe the COFI events that result in trace packet generation. Table 33-1 lists branch instruction by COFI types. For detailed description of specific instructions, see the Intel[®] 64 and IA-32 Architectures Software Developer's Manual.

COFI Type	Instructions
Conditional Branch	JA, JAE, JB, JBE, JC, JCXZ, JECXZ, JRCXZ, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ, LOOP, LOOPE, LOOPNE, LOOPNZ, LOOPZ
Unconditional Direct Branch	JMP (E9 xx, EB xx), CALL (E8 xx)
Indirect Branch	JMP (FF /4), CALL (FF /2), RET (C3, C2 xx)
Far Transfers	INT1, INT3, INT <i>n</i> , INTO, IRET, IRETD, IRETQ, JMP (EA xx, FF /5), CALL (9A xx, FF /3), RET (CB, CA xx), SYSCALL, SYSRET, SYSENTER, SYSEXIT, VMLAUNCH, VMRESUME

Table 33-1. COFI Type for Branch Instructions

33.2.1.1 Direct Transfer COFI

Direct Transfer COFI are relative branches. This means that their target is an IP whose offset from the current IP is embedded in the instruction bytes. It is not necessary to indicate target of these instructions in the trace output since it can be obtained through the source disassembly. Conditional branches need to indicate only whether the branch is taken or not. Unconditional branches do not need any recording in the trace output. There are two subcategories:

• Conditional Branch (Jcc, J*CXZ) and LOOP

To track this type of instruction, the processor encodes a single bit (taken or not taken - TNT) to indicate the program flow after the instruction.

Jcc, J*CXZ, and LOOP can be traced with TNT bits. To improve the trace packet output efficiency, the processor will compact several TNT bits into a single packet.

• Unconditional Direct Jumps

There is no trace output required for direct unconditional jumps (like JMP near relative or CALL near relative) since they can be directly inferred from the application assembly. Direct unconditional jumps do not generate a TNT bit or a Target IP packet, though TIP.PGD and TIP.PGE packets can be generated by unconditional direct jumps that toggle Intel PT enables (see Section 33.2.6).

33.2.1.2 Indirect Transfer COFI

Indirect transfer instructions involve updating the IP from a register or memory location. Since the register or memory contents can vary at any time during execution, there is no way to know the target of the indirect transfer until the register or memory contents are read. As a result, the disassembled code is not sufficient to determine the target of this type of COFI. Therefore, tracing hardware must send out the destination IP in the trace packet for debug software to determine the target address of the COFI. Note that this IP may be a linear or effective address (see Section 33.3.1.1).

An indirect transfer instruction generates a Target IP Packet (TIP) that contains the target address of the branch. There are two sub-categories:

• Near JMP Indirect and Near Call Indirect

As previously mentioned, the target of an indirect COFI resides in the contents of either a register or memory location. Therefore, the processor must generate a packet that includes this target address to allow the decoder to determine the program flow.

• Near RET

When a CALL instruction executes, it pushes onto the stack the address of the next instruction following the CALL. Upon completion of the call procedure, the RET instruction is often used to pop the return address off of the call stack and redirect code flow back to the instruction following the CALL.

A RET instruction simply transfers program flow to the address it popped off the stack. Because a called procedure may change the return address on the stack before executing the RET instruction, debug software

can be misled if it assumes that code flow will return to the instruction following the last CALL. Therefore, even for near RET, a Target IP Packet may be sent.

- RET Compression

A special case is applied if the target of the RET is consistent with what would be expected from tracking the CALL stack. If it is assured that the decoder has seen the corresponding CALL (with "corresponding" defined as the CALL with matching stack depth), and the RET target is the instruction after that CALL, the RET target may be "compressed". In this case, only a single TNT bit of "taken" is generated instead of a Target IP Packet. To ensure that the decoder will not be confused in cases of RET compression, only RETs that correspond to CALLs which have been seen since the last PSB packet may be compressed in a given logical processor. For details, see "Indirect Transfer Compression for Returns (RET)" in Section 33.4.2.2.

33.2.1.3 Far Transfer COFI

All operations that change the instruction pointer and are not near jumps are "far transfers". This includes exceptions, interrupts, traps, TSX aborts, and instructions that do far transfers.

All far transfers will produce a Target IP (TIP) packet, which provides the destination IP address. For those far transfers that cannot be inferred from the binary source (e.g., asynchronous events such as exceptions and interrupts), the TIP will be preceded by a Flow Update packet (FUP), which provides the source IP address at which the event was taken. Table 33-23 indicates exactly which IP will be included in the FUP generated by a far transfer.

33.2.2 Software Trace Instrumentation with PTWRITE

PTWRITE provides a mechanism by which software can instrument the Intel PT trace. PTWRITE is a ring3-accessible instruction that can be passed to a register or memory variable, see "PTWRITE—Write Data to a Processor Trace Packet" in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2B, for details. The contents of that variable will be used as the payload for the PTW packet (see Table 33-40 "PTW Packet Definition"), inserted at the time of PTWRITE retirement, assuming PTWRITE is enabled and all other filtering conditions are met. Decode and analysis software will then be able to determine the meaning of the PTWRITE packet based on the IP of the associated PTWRITE instruction.

PTWRITE is enabled via IA32_RTIT_CTL.PTWEn[12] (see Table 33-6). Optionally, the user can use IA32_R-TIT_CTL.FUPonPTW[5] to enable PTW packets to be followed by FUP packets containing the IP of the associated PTWRITE instruction. Support for PTWRITE is introduced in Intel Atom processors based on the Goldmont Plus microarchitecture.

33.2.3 Power Event Tracing

Power Event Trace is a capability that exposes core- and thread-level sleep state and power down transition information. When this capability is enabled, the trace will expose information about:

- Scenarios where software execution stops.
 - Due to sleep state entry, frequency change, or other powerdown.
 - Includes the IP, when in the tracing context.
- The requested and resolved hardware thread C-state.
 - Including indication of hardware autonomous C-state entry.
- The last and deepest core C-state achieved during a sleep session.
- The reason for C-state wake.

This information is in addition to the bus ratio (CBR) information provided by default after any powerdown, and the timing information (TSC, TMA, MTC, CYC) provided during or after a powerdown state.

Power Event Trace is enabled via IA32_RTIT_CTL.PwrEvtEn[4]. Support for Power Event Tracing is introduced in Intel Atom processors based on the Goldmont Plus microarchitecture.

33.2.4 Event Tracing

Event Trace is a capability that exposes details about the asynchronous events, when they are generated, and when their corresponding software event handler completes execution. These include:

- Interrupts, including NMI and SMI, including the interrupt vector when defined.
- Faults, exceptions including the fault vector.
 - Page faults additionally include the page fault address, when in context.
- Event handler returns, including IRET and RSM.
- VM exits and VM entries.¹
 - VM exits include the values written to the "exit reason" and "exit qualification" VMCS fields.
- INIT and SIPI events.
- TSX aborts, including the abort status returned for the RTM instructions.
- Shutdown.

Additionally, it provides indication of the status of the Interrupt Flag (IF), to indicate when interrupts are masked.

Event Trace is enabled via IA32_RTIT_CTL.EventEn[31]. Event Trace information is conveyed in Control Flow Event (CFE) and Event Data (EVD) packets, as well as the legacy MODE.Exec packet. See Section 33.4.2 for packet details. Support for Event Trace is introduced in Intel[®] processors based on Gracemont microarchitecture.

33.2.5 Trace Filtering

Intel Processor Trace provides filtering capabilities, by which the debug/profile tool can control what code is traced.

33.2.5.1 Filtering by Current Privilege Level (CPL)

Intel PT provides the ability to configure a logical processor to generate trace packets only when CPL = 0, when CPL > 0, or regardless of CPL.

CPL filtering ensures that no IPs or other architectural state information associated with the filtered CPL can be seen in the log. For example, if the processor is configured to trace only when CPL > 0, and software executes SYSCALL (changing the CPL to 0), the destination IP of the SYSCALL will be suppressed from the generated packet (see the discussion of TIP.PGD in Section 33.4.2.5).

It should be noted that CPL is always 0 in real-address mode and that CPL is always 3 in virtual-8086 mode. To trace code in these modes, filtering should be configured accordingly.

When software is executing in a non-enabled CPL, ContextEn is cleared. See Section 33.2.6.1 for details.

33.2.5.2 Filtering by CR3

Intel PT supports a CR3-filtering mechanism by which the generation of packets containing architectural states can be enabled or disabled based on the value of CR3. A debugger can use CR3 filtering to trace only a single application without context switching the state of the RTIT MSRs. For the reconstruction of traces from software with multiple threads, debug software may wish to context-switch for the state of the RTIT MSRs (if the operating system does not provide context-switch support) to separate the output for the different threads (see Section 33.3.5, "Context Switch Consideration").

To trace for only a single CR3 value, software can write that value to the IA32_RTIT_CR3_MATCH MSR, and set IA32_RTIT_CTL.CR3Filter. When CR3 value does not match IA32_RTIT_CR3_MATCH and IA32_RTIT_CTL.CR3Filter is 1, ContextEn is forced to 0, and packets containing architectural states will not be generated. Some other packets can be generated when ContextEn is 0; see Section 33.2.6.3 for details. When CR3 does match IA32_RTIT_CR3_MATCH (or when IA32_RTIT_CTL.CR3Filter is 0), CR3 filtering does not force ContextEn to 0 (although it could be 0 due to other filters or modes).

^{1.} Logging of VMX transitions depends on VMCS configuration, see Section 33.5.1.

CR3 matches IA32_RTIT_CR3_MATCH if the two registers are identical for bits 63:12, or 63:5 when in PAE paging mode; the lower 5 bits of CR3 and IA32_RTIT_CR3_MATCH are ignored. CR3 filtering is independent of the value of CR0.PG.

When CR3 filtering is in use, PIP packets may still be seen in the log if the processor is configured to trace when CPL = 0 (IA32_RTIT_CTL.OS = 1). If not, no PIP packets will be seen.

33.2.5.3 Filtering by IP

Trace packet generation with configurable filtering by IP is supported if CPUID.(EAX=14H, ECX=0):EBX[bit 2] = 1. Intel PT can be configured to enable the generation of packets containing architectural states only when the processor is executing code within certain IP ranges. If the IP is outside of these ranges, generation of some packets is blocked.

IP filtering is enabled using the ADDRn_CFG fields in the IA32_RTIT_CTL MSR (Section 33.2.8.2), where the digit 'n' is a zero-based number that selects which address range is being configured. Each ADDRn_CFG field configures the use of the register pair IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B (Section 33.2.8.5). IA32_RTIT_AD-DRn_A defines the base and IA32_RTIT_ADDRn_B specifies the limit of the range in which tracing is enabled. Thus each range, referred to as the ADDRn range, is defined by [IA32_RTIT_ADDRn_A, IA32_RTIT_ADDRn_B]. There can be multiple such ranges, software can query CPUID (Section 33.3.1) for the number of ranges supported on a processor.

Default behavior (ADDRn_CFG=0) defines no IP filter range, meaning FilterEn is always set. In this case code at any IP can be traced, though other filters, such as CR3 or CPL, could limit tracing. When ADDRn_CFG is set to enable IP filtering (see Section 33.3.1), tracing will commence when a taken branch or event is seen whose target address is in the ADDRn range.

While inside a tracing region and with FilterEn is set, leaving the tracing region may only be detected once a taken branch or event with a target outside the range is retired. If an ADDRn range is entered or exited by executing the next sequential instruction, rather than by a control flow transfer, FilterEn may not toggle immediately. See Section 33.2.6.5 for more details on FilterEn.

Note that these address range base and limit values are inclusive, such that the range includes the first and last instruction whose first instruction byte is in the ADDRn range.

Depending upon processor implementation, IP filtering may be based on linear or effective address. This can cause different behavior between implementations if CSbase is not equal to zero or in real mode. See Section 33.3.1.1 for details. Software can query CPUID to determine filters are based on linear or effective address (Section 33.3.1).

Note that some packets, such as MTC (Section 33.3.7) and other timing packets, do not depend on FilterEn. For details on which packets depend on FilterEn, and hence are impacted by IP filtering, see Section 33.4.1.

TraceStop

The ADDRn ranges can also be configured to cause tracing to be disabled upon entry to the specified region. This is intended for cases where unexpected code is executed, and the user wishes to immediately stop generating packets in order to avoid overwriting previously written packets.

The TraceStop mechanism works much the same way that IP filtering does, and uses the same address comparison logic. The TraceStop region base and limit values are programmed into one or more ADDRn ranges, but IA32_RTIT_CTL.ADDRn_CFG is configured with the TraceStop encoding. Like FilterEn, TraceStop is detected when a taken branch or event lands in a TraceStop region.

Further, TraceStop requires that TriggerEn=1 at the beginning of the branch/event, and ContextEn=1 upon completion of the branch/event. When this happens, the CPU will set IA32_RTIT_STATUS.Stopped, thereby clearing TriggerEn and hence disabling packet generation. This may generate a TIP.PGD packet with the target IP of the branch or event that entered the TraceStop region. Finally, a TraceStop packet will be inserted, to indicate that the condition was hit.

If a TraceStop condition is encountered during buffer overflow (Section 33.3.8), it will not be dropped, but will instead be signaled once the overflow has resolved.

Note that a TraceStop event does not guarantee that all internally buffered packets are flushed out of internal buffers. To ensure that this has occurred, the user should clear TraceEn.

To resume tracing after a TraceStop event, the user must first disable Intel PT by clearing IA32_RTIT_CTL.TraceEn before the IA32_RTIT_STATUS.Stopped bit can be cleared. At this point Intel PT can be reconfigured, and tracing resumed.

Note that the IA32_RTIT_STATUS.Stopped bit can also be set using the ToPA STOP bit. See Section 33.2.7.2.

IP Filtering Example

The following table gives an example of IP filtering behavior. Assume that IA32_RTIT_ADDRn_A = the IP of Range-Base, and that IA32_RTIT_ADDRn_B = the IP of RangeLimit, while IA32_RTIT_CTL.ADDRn_CFG = 0x1 (enable ADDRn range as a FilterEn range).

Code Flow	Packets
Bar:	TIP.PGE(RangeBase)
jmp RangeBase // jump into filter range	TNT(0)
RangeBase:	TIP.PGD(RangeLimit+1)
jcc Foo // not taken	
add eax, 1	
Foo:	
jmp RangeLimit+1 // jump out of filter range	
RangeLimit:	
nop	
jcc Bar	

Table 33-2. IP Filtering Packet Example

IP Filtering and TraceStop

It is possible for the user to configure IP filter range(s) and TraceStop range(s) that overlap. In this case, code executing in the non-overlapping portion of either range will behave as would be expected from that range. Code executing in the overlapping range will get TraceStop behavior.

33.2.6 Packet Generation Enable Controls

Intel Processor Trace includes a variety of controls that determine whether a packet is generated. In general, most packets are sent only if Packet Enable (**PacketEn**) is set. PacketEn is an internal state maintained in hardware in response to software configurable enable controls, PacketEn is not visible to software directly. The relationship of PacketEn to the software-visible controls in the configuration MSRs is described in this section.

33.2.6.1 Packet Enable (PacketEn)

When PacketEn is set, the processor is in the mode that Intel PT is monitoring. PacketEn is composed of other states according to this relationship:

PacketEn := TriggerEn AND ContextEn AND FilterEn AND BranchEn

These constituent controls are detailed in the following subsections.

PacketEn ultimately determines when the processor is tracing. When PacketEn is set, all control flow packets are enabled. When PacketEn is clear, no control flow packets are generated, though other packets (timing and bookkeeping packets) may still be sent. See Section 33.2.7 for details of PacketEn and packet generation.

Note that, on processors that do not support IP filtering (i.e., CPUID.(EAX=14H, ECX=0):EBX[bit 2] = 0), FilterEn is treated as always set.

33.2.6.2 Trigger Enable (TriggerEn)

Trigger Enable (**TriggerEn**) is the primary indicator that trace packet generation is active. TriggerEn is set when IA32_RTIT_CTL.TraceEn is set, and cleared by any of the following conditions:

- TraceEn is cleared by software.
- A TraceStop condition is encountered and IA32_RTIT_STATUS.Stopped is set.
- IA32_RTIT_STATUS.Error is set due to an operational error (see Section 33.3.10).

Software can discover the current TriggerEn value by reading the IA32_RTIT_STATUS.TriggerEn bit. When TriggerEn is clear, tracing is inactive and no packets are generated.

33.2.6.3 Context Enable (ContextEn)

Context Enable (**ContextEn**) indicates whether the processor is in the state or mode that software configured hardware to trace. For example, if execution with CPL = 0 code is not being traced (IA32_RTIT_CTL.OS = 0), then ContextEn will be 0 when the processor is in CPL0.

Software can discover the current ContextEn value by reading the IA32_RTIT_STATUS.ContextEn bit. ContextEn is defined as follows:

```
ContextEn = !((IA32_RTIT_CTL.OS = 0 AND CPL = 0) OR
(IA32_RTIT_CTL.USER = 0 AND CPL > 0) OR (IS_IN_A_PRODUCTION_ENCLAVE<sup>1</sup>) OR
(IA32_RTIT_CTL.CR3Filter = 1 AND IA32_RTIT_CR3_MATCH does not match CR3)
```

If the clearing of ContextEn causes PacketEn to be cleared, a Packet Generation Disable (TIP.PGD) packet is generated, but its IP payload is suppressed. If the setting of ContextEn causes PacketEn to be set, a Packet Generation Enable (TIP.PGE) packet is generated.

When ContextEn is 0, control flow packets (TNT, FUP, TIP.*, MODE.*) are not generated, and no Linear Instruction Pointers (LIPs) are exposed. However, some packets, such as MTC and PSB (see Section 33.4.2.16 and Section 33.4.2.17), may still be generated while ContextEn is 0. For details of which packets are generated only when ContextEn is set, see Section 33.4.1.

The processor does not update ContextEn when TriggerEn = 0.

The value of ContextEn will toggle only when TriggerEn = 1.

33.2.6.4 Branch Enable (BranchEn)

This value is based purely on the IA32_RTIT_CTL.BranchEn value. If **BranchEn** is not set, then relevant COFI packets (TNT, TIP*, FUP, MODE.*) are suppressed. Other packets related to timing (TSC, TMA, MTC, CYC), as well as PSB, will be generated normally regardless. Further, PIP and VMCS continue to be generated, as indicators of what software is running.

33.2.6.5 Filter Enable (FilterEn)

Filter Enable indicates that the Instruction Pointer (IP) is within the range of IPs that Intel PT is configured to watch. Software can get the state of Filter Enable by a RDMSR of IA32_RTIT_STATUS.FilterEn. For details on configuration and use of IP filtering, see Section 33.2.5.3.

On clearing of FilterEn that also clears PacketEn, a Packet Generation Disable (TIP.PGD) will be generated, but unlike the ContextEn case, the IP payload may not be suppressed. For direct, unconditional branches, as well as for indirect branches (including RETs), the PGD generated by leaving the tracing region and clearing FilterEn will contain the target IP. This means that IPs from outside the configured range can be exposed in the trace, as long as they are within context.

When FilterEn is 0, control flow packets are not generated (e.g., TNT, TIP). However, some packets, such as PIP, MTC, and PSB, may still be generated while FilterEn is clear. For details on packet enable dependencies, see Section 33.4.1.

^{1.} Trace packets generation is disabled in a production enclave, see Section 33.2.9.5. See the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D, about differences between a production enclave and a debug enclave.

After TraceEn is set, FilterEn is set to 1 at all times if there is no IP filter range configured by software (IA32_RTIT_CTL.ADDRn_CFG != 1, for all n), or if the processor does not support IP filtering (i.e., CPUID.(EAX=14H, ECX=0):EBX[bit 2] = 0). FilterEn will toggle only when TraceEn=1 and ContextEn=1, and when at least one range is configured for IP filtering.

33.2.7 Trace Output

Intel PT output should be viewed independently from trace content and filtering mechanisms. The options available for trace output can vary across processor generations and platforms.

Trace output is written out using one of the following output schemes, as configured by the ToPA and FabricEn bit fields of IA32_RTIT_CTL (see Section 33.2.8.2):

- A single, contiguous region of physical address space.
- A collection of variable-sized regions of physical memory. These regions are linked together by tables of pointers to those regions, referred to as Table of Physical Addresses (**ToPA**). The trace output stores bypass the caches and the TLBs, but are not serializing. This is intended to minimize the performance impact of the output.
- A platform-specific trace transport subsystem.

Regardless of the output scheme chosen, Intel PT stores bypass the processor caches by default. This ensures that they don't consume precious cache space, but they do not have the serializing aspects associated with un-cacheable (UC) stores. Software should avoid using MTRRs to mark any portion of the Intel PT output region as UC, as this may override the behavior described above and force Intel PT stores to UC, thereby incurring severe performance impact.

There is no guarantee that a packet will be written to memory or other trace endpoint after some fixed number of cycles after a packet-producing instruction executes. The only way to assure that all packets generated have reached their endpoint is to clear TraceEn and follow that with a store, fence, or serializing instruction; doing so ensures that all buffered packets are flushed out of the processor.

33.2.7.1 Single Range Output

When IA32_RTIT_CTL.ToPA and IA32_RTIT_CTL.FabricEn bits are clear, trace packet output is sent to a single, contiguous memory (or MMIO if DRAM is not available) range defined by a base address in IA32_RTIT_OUTPUT_BASE (Section 33.2.8.7) and mask value in IA32_RTIT_OUTPUT_MASK_PTRS (Section 33.2.8.8). The current write pointer in this range is also stored in IA32_RTIT_OUTPUT_MASK_PTRS. This output range is circular, meaning that when the writes wrap around the end of the buffer they begin again at the base address.

This output method is best suited for cases where Intel PT output is either:

- Configured to be directed to a sufficiently large contiguous region of DRAM.
- Configured to go to an MMIO debug port, in order to route Intel PT output to a platform-specific trace endpoint (e.g., JTAG). In this scenario, a specific range of addresses is written in a circular manner, and SoC will intercept these writes and direct them to the proper device. Repeated writes to the same address do not overwrite each other, but are accumulated by the debugger, and hence no data is lost by the circular nature of the buffer.

The processor will determine the address to which to write the next trace packet output byte as follows:

OutputBase[63:0] := IA32_RTIT_OUTPUT_BASE[63:0]
OutputMask[63:0] := ZeroExtend64(IA32_RTIT_OUTPUT_MASK_PTRS[31:0])
OutputOffset[63:0] := ZeroExtend64(IA32_RTIT_OUTPUT_MASK_PTRS[63:32])
trace_store_phys_addr := (OutputBase & ~OutputMask) + (OutputOffset & OutputMask)

Single-Range Output Errors

If the output base and mask are not properly configured by software, an operational error (see Section 33.3.10) will be signaled, and tracing disabled. Error scenarios with single-range output are:

• Mask value is non-contiguous.

IA32_RTIT_OUTPUT_MASK_PTRS.MaskOrTablePointer value has a 0 in a less significant bit position than the most significant bit containing a 1.

• Base address and Mask are mis-aligned, and have overlapping bits set.

IA32_RTIT_OUTPUT_BASE && IA32_RTIT_OUTPUT_MASK_PTRS[31:0] > 0.

• Illegal Output Offset

IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset is greater than the mask value IA32_RTIT_OUTPUT_MASK_PTRS[31:0].

Also note that errors can be signaled due to trace packet output overlapping with restricted memory, see Section 33.2.7.4.

33.2.7.2 Table of Physical Addresses (ToPA)

When IA32_RTIT_CTL.ToPA is set and IA32_RTIT_CTL.FabricEn is clear, the ToPA output mechanism is utilized. The ToPA mechanism uses a linked list of tables; see Figure 33-1 for an illustrative example. Each entry in the table contains some attribute bits, a pointer to an output region, and the size of the region. The last entry in the table may hold a pointer to the next table. This pointer can either point to the top of the current table (for circular array) or to the base of another table. The table size is not fixed, since the link to the next table can exist at any entry.

The processor treats the various output regions referenced by the ToPA table(s) as a unified buffer. This means that a single packet may span the boundary between one output region and the next.

The ToPA mechanism is controlled by three values maintained by the processor:

• proc_trace_table_base.

This is the physical address of the base of the current ToPA table. When tracing is enabled, the processor loads this value from the IA32_RTIT_OUTPUT_BASE MSR. While tracing is enabled, the processor updates the IA32_RTIT_OUTPUT_BASE MSR with changes to proc_trace_table_base, but these updates may not be synchronous to software execution. When tracing is disabled, the processor ensures that the MSR contains the latest value of proc_trace_table_base.

proc_trace_table_offset.

This indicates the entry of the current table that is currently in use. (This entry contains the address of the current output region.) When tracing is enabled, the processor loads the value from bits 31:7 (MaskOrT-ableOffset) of the IA32_RTIT_OUTPUT_MASK_PTRS into bits 27:3 of proc_trace_table_offset. While tracing is enabled, the processor updates IA32_RTIT_OUTPUT_MASK_PTRS.MaskOrTableOffset with changes to proc_trace_table_offset, but these updates may not be synchronous to software execution. When tracing is disabled, the processor ensures that the MSR contains the latest value of proc_trace_table_offset.

• proc_trace_output_offset.

This a pointer into the current output region and indicates the location of the next write. When tracing is enabled, the processor loads this value from bits 63:32 (OutputOffset) of the

IA32_RTIT_OUTPUT_MASK_PTRS. While tracing is enabled, the processor updates

IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset with changes to proc_trace_output_offset, but these updates may not be synchronous to software execution. When tracing is disabled, the processor ensures that the MSR contains the latest value of proc_trace_output_offset.




Figure 33-1 provides an illustration (not to scale) of the table and associated pointers.

Figure 33-1. ToPA Memory Illustration

With the ToPA mechanism, the processor writes packets to the current output region (identified by proc_trace_table_base and the proc_trace_table_offset). The offset within that region to which the next byte will be written is identified by proc_trace_output_offset. When that region is filled with packet output (thus proc_trace_output_offset = RegionSize-1), proc_trace_table_offset is moved to the next ToPA entry, proc_trace_output_offset is set to 0, and packet writes begin filling the new output region specified by proc_trace_table_offset.

As packets are written out, each store derives its physical address as follows:

```
trace_store_phys_addr := Base address from current ToPA table entry +
proc trace output offset
```

Eventually, the regions represented by all entries in the table may become full, and the final entry of the table is reached. An entry can be identified as the final entry because it has either the END or STOP attribute. The END attribute indicates that the address in the entry does not point to another output region, but rather to another ToPA table. The STOP attribute indicates that tracing will be disabled once the corresponding region is filled. See Table 33-3 and the section that follows for details on STOP.

When an END entry is reached, the processor loads proc_trace_table_base with the base address held in this END entry, thereby moving the current table pointer to this new table. The proc_trace_table_offset is reset to 0, as is the proc_trace_output_offset, and packet writes will resume at the base address indicated in the first entry.

If the table has no STOP or END entry, and trace-packet generation remains enabled, eventually the maximum table size will be reached (proc_trace_table_offset = 0FFFFF8H). In this case, the proc_trace_table_offset and proc_trace_output_offset are reset to 0 (wrapping back to the beginning of the current table) once the last output region is filled.

It is important to note that processor updates to the IA32_RTIT_OUTPUT_BASE and

IA32_RTIT_OUTPUT_MASK_PTRS MSRs are asynchronous to instruction execution. Thus, reads of these MSRs while Intel PT is enabled may return stale values. Like all IA32_RTIT_* MSRs, the values of these MSRs should not be trusted or saved unless trace packet generation is first disabled by clearing IA32_RTIT_CTL.TraceEn. This ensures that the output MSR values account for all packets generated to that point, after which the processor will cease updating the output MSR values until tracing resumes. ¹

The processor may cache internally any number of entries from the current table or from tables that it references (directly or indirectly). If tracing is enabled, the processor may ignore or delay detection of modifications to these tables. To ensure that table changes are detected by the processor in a predictable manner, software should clear TraceEn before modifying the current table (or tables that it references) and only then re-enable packet generation.

Single Output Region ToPA Implementation

The first processor generation to implement Intel PT supports only ToPA configurations with a single ToPA entry followed by an END entry that points back to the first entry (creating one circular output buffer). Such processors enumerate CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit 1] = 0 and CPUID.(EAX=14H,ECX=0):ECX.TOPAOUT[bit 0] = 1.

If CPUID.(EAX=14H,ECX=0):ECX.MENTRY[bit 1] = 0, ToPA tables can hold only one output entry, which must be followed by an END=1 entry which points back to the base of the table. Hence only one contiguous block can be used as output.

The lone output entry can have INT or STOP set, but nonetheless must be followed by an END entry as described above. Note that, if INT=1, the PMI will actually be delivered before the region is filled.

ToPA Table Entry Format

The format of ToPA table entries is shown in Figure 33-2. The size of the address field is determined by the processor's physical-address width (MAXPHYADDR) in bits, as reported in CPUID.80000008H:EAX[7:0].




Figure 33-2. Layout of ToPA Table Entry

Table 33-3 describes the details of the ToPA table entry fields. If reserved bits are set to 1, an error is signaled.

Table 33-3. ToPA Table Entry Fields

ToPA Entry Field	Description
Output Region Base Physical Address	If END=0, this is the base physical address of the output region specified by this entry. Note that all regions must be aligned based on their size. Thus a 2M region must have bits 20:12 clear. If the region is not properly aligned, an operational error will be signaled when the entry is reached. If END=1, this is the 4K-aligned base physical address of the next ToPA table (which may be the base of the current table, or the first table in the linked list if a circular buffer is desired). If the processor supports only a single ToPA output region (see above), this address must be the value currently in the IA32_RTIT_OUTPUT_BASE MSR.

^{1.} Although WRMSR is a serializing instruction, the execution of WRMSR that forces packet writes by clearing TraceEn does not itself cause these writes to be globally observed.

ToPA Entry Field	Description		
Size	Indicates the size of the associated output region. Encodings are: 0: 4K, 1: 8K, 2: 16K, 3: 32K, 4: 64K, 5: 128K, 6: 256K, 7: 512K, 8: 1M, 9: 2M, 10: 4M, 11: 8M, 12: 16M, 13: 32M, 14: 64M, 15: 128M This field is ignored if END=1.		
STOP	When the output region indicated by this entry is filled, software should disable packet generation. This will be accomplished by setting IA32_RTIT_STATUS.Stopped, which clears TriggerEn. This bit must be 0 if END=1; otherwise it is treated as reserved bit violation (see ToPA Errors).		
INT	When the output region indicated by this entry is filled, signal Perfmon LVT interrupt. Note that if both INT and STOP are set in the same entry, the STOP will happen before the INT. Thus the inter- rupt handler should expect that the IA32_RTIT_STATUS.Stopped bit will be set, and will need to be reset before tracing can be resumed. This bit must be 0 if END=1; otherwise it is treated as reserved bit violation (see ToPA Errors).		
END	If set, indicates that this is an END entry, and thus the address field points to a table base rather than an output region base. If END=1, INT and STOP must be set to 0; otherwise it is treated as reserved bit violation (see ToPA Errors). The Size field is ignored in this case. If the processor supports only a single ToPA output region (see above), END must be set in the second table entry.		

Table 33-3. ToPA Table Entry Fields (Contd.)

ToPA STOP

Each ToPA entry has a STOP bit. If this bit is set, the processor will set the IA32_RTIT_STATUS.Stopped bit when the corresponding trace output region is filled. This will clear TriggerEn and thereby cease packet generation. See Section 33.2.8.4 for details on IA32_RTIT_STATUS.Stopped. This sequence is known as "ToPA Stop".

No TIP.PGD packet will be seen in the output when the ToPA stop occurs, since the disable happens only when the region is already full. When this occurs, output ceases after the last byte of the region is filled, which may mean that a packet is cut off in the middle. Any packets remaining in internal buffers are lost and cannot be recovered.

When ToPA stop occurs, the IA32_RTIT_OUTPUT_BASE MSR will hold the base address of the table whose entry had STOP=1. IA32_RTIT_OUTPUT_MASK_PTRS.MaskOrTableOffset will hold the index value for that entry, and the IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset should be set to the size of the region minus one.

Note that this means the offset pointer is pointing to the next byte after the end of the region, a configuration that would produce an operational error if the configuration remained when tracing is re-enabled with IA32_RTIT_STATUS.Stopped cleared.

ToPA PMI

Each ToPA entry has an INT bit. If this bit is set, the processor will signal a performance-monitoring interrupt (PMI) when the corresponding trace output region is filled. This interrupt is not precise, and it is thus likely that writes to the next region will occur by the time the interrupt is taken.

The following steps should be taken to configure this interrupt:

- 1. Enable PMI via the LVT Performance Monitor register (at MMIO offset 340H in xAPIC mode; via MSR 834H in x2APIC mode). See the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for more details on this register. For ToPA PMI, set all fields to 0, save for the interrupt vector, which can be selected by software.
- 2. Set up an interrupt handler to service the interrupt vector that a ToPA PMI can raise.
- 3. Set the interrupt flag by executing STI.
- 4. Set the INT bit in the ToPA entry of interest and enable packet generation, using the ToPA output option. Thus, TraceEn=ToPA=1 in the IA32_RTIT_CTL MSR.

Once the INT region has been filled with packet output data, the interrupt will be signaled. This PMI can be distinguished from others by checking bit 55 (Trace_ToPA_PMI) of the IA32_PERF_GLOBAL_STATUS MSR (MSR 38EH). Once the ToPA PMI handler has serviced the relevant buffer, writing 1 to bit 55 of the MSR at 390H (IA32_GLOBAL_STATUS_RESET) clears IA32_PERF_GLOBAL_STATUS.Trace_ToPA_PMI. Intel PT is not frozen on PMI, and thus the interrupt handler will be traced (though filtering can prevent this). The Freeze_Perfmon_on_PMI and Freeze_LBRs_on_PMI settings in IA32_DEBUGCTL will be applied on ToPA PMI just as on other PMIs, and hence Perfmon counters are frozen.

Assuming the PMI handler wishes to read any buffered packets for persistent output, or wishes to modify any Intel PT MSRs, software should first disable packet generation by clearing TraceEn. This ensures that all buffered packets are written to memory and avoids tracing of the PMI handler. The configuration MSRs can then be used to determine where tracing has stopped. If packet generation is disabled by the handler, it should then be manually re-enabled before the IRET if continued tracing is desired.

In rare cases, it may be possible to trigger a second ToPA PMI before the first is handled. This can happen if another ToPA region with INT=1 is filled before, or shortly after, the first PMI is taken, perhaps due to EFLAGS.IF being cleared for an extended period of time. This can manifest in two ways: either the second PMI is triggered before the first is taken, and hence only one PMI is taken, or the second is triggered after the first is taken, and thus will be taken when the handler for the first completes. Software can minimize the likelihood of the second case by clearing TraceEn at the beginning of the PMI handler. Further, it can detect such cases by then checking the Interrupt Request Register (IRR) for PMI pending, and checking the ToPA table base and off-set pointers (in IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS) to see if multiple entries with INT=1 have been filled.

PMI Preservation

In some cases a ToPA PMI may be taken after completion of an XSAVES instruction that saves Intel PT state, and in such cases any modification of Intel PT MSRs within the PMI handler will not persist when the saved Intel PT context is later restored with XRSTORS. To account for such a scenario, the PMI Preservation feature has been added. Support for this feature is indicated by CPUID.(EAX=14H, ECX=0):EBX[bit 6].

When IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, PMI preservation is enabled. When a ToPA region with INT=1 is filled, a PMI is pended and the new IA32_RTIT_STATUS.PendToPAPMI[7] is set to 1. If this bit is set when Intel PT is enabled, such that IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a ToPA PMI is pended. This behavior ensures that any ToPA PMI that is pended during XSAVES, and hence can't be properly handled, will be repended when the saved PT state is restored.

When this feature is enabled, the PMI handler should take the following actions:

- 1. Ignore ToPA PMIs that are taken when TraceEn = 0. This indicates that the PMI was pended during Intel PT disable, and the PendToPAPMI flag will ensure that the PMI is re-pended once Intel PT is re-enabled in the same context. For this reason, the PendToPAPMI bit should be left set to 1.
- If TraceEn=1 and the PMI can be properly handled, clear the new PendTopaPMI bit. This will ensure that additional, spurious ToPA PMIs are not taken. It is required that PendToPAPMI is cleared before the PMI LVT mask is cleared in the APIC, and before any clearing of either LBRS_FROZEN or COUNTERS_FROZEN in IA32_PERF_GLOBAL_STATUS.

ToPA PMI and Single Output Region ToPA Implementation

A processor that supports only a single ToPA output region implementation (such that only one output region is supported; see above) will attempt to signal a ToPA PMI interrupt before the output wraps and overwrites the top of the buffer. To support this functionality, the PMI handler should disable packet generation as soon as possible.

Due to PMI skid, it is possible that, in rare cases, the wrap will have occurred before the PMI is delivered. Software can avoid this by setting the STOP bit in the ToPA entry (see Table 33-3); this will disable tracing once the region is filled, and no wrap will occur. This approach has the downside of disabling packet generation so that some of the instructions that led up to the PMI will not be traced. If the PMI skid is significant enough to cause the region to fill and tracing to be disabled, the PMI handler will need to clear the IA32_RTIT_STATUS.Stopped indication before tracing can resume.

ToPA PMI and XSAVES/XRSTORS State Handling

In some cases the ToPA PMI may be taken after completion of an XSAVES instruction that switches Intel PT state, and in such cases any modification of Intel PT MSRs within the PMI handler will not persist when the saved Intel PT context is later restored with XRSTORS. To account for such a scenario, it is recommended that the Intel PT output configuration be modified by altering the ToPA tables themselves, rather than the Intel PT output MSRs. On processors that support PMI preservation (CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 1), setting IA32_RTIT_CTL.InjectPsb-PmiOnEnable[56] = 1 will ensure that a PMI that is pending at the time PT is disabled will be recorded by setting IA32_RTIT_STATUS.PendTopaPMI[7] = 1. A PMI will then be pended when the saved PT context is later restored.

Table 33-4 depicts a recommended PMI handler algorithm for managing multi-region ToPA output and handling ToPA PMIs that may arrive between XSAVES and XRSTORS, if PMI preservation is not in use. This algorithm is flexible to allow software to choose between adding entries to the current ToPA table, adding a new ToPA table, or using the current ToPA table as a circular buffer. It assumes that the ToPA entry that triggers the PMI is not the last entry in the table, which is the recommended treatment.

Table 33-4. Algorithm to Manage Intel PT ToPA PMI and XSAVES/XRSTORS

Pseudo Code Flow
IF (IA32_PERF_GLOBAL_STATUS.ToPA)
Save IA32_RTIT_CTL value;
IF (IA32_RTIT_CTL.TraceEN)
Disable Intel PT by clearing TraceEn;
FI;
IF (there is space available to grow the current ToPA table)
Add one or more ToPA entries after the last entry in the ToPA table;
Point new ToPA entry address field(s) to new output region base(s);
ELSE
Modify an upcoming ToPA entry in the current table to have END=1;
IF (output should transition to a new ToPA table)
Point the address of the "END=1" entry of the current table to the new table base;
ELSE
/* Continue to use the current ToPA table, make a circular. */
Point the address of the "END=1"l entry to the base of the current table;
Modify the ToPA entry address fields for filled output regions to point to new, unused output regions;
/* Filled regions are those with index in the range of 0 to (IA32_RTIT_MASK_PTRS.MaskOrTableOffset -1). */
FI;
FI;
Restore saved IA32_RTIT_CTL.value;
FI;

ToPA Errors

When a malformed ToPA entry is found, an **operational error** results (see Section 33.3.10). A malformed entry can be any of the following:

1. ToPA entry reserved bit violation.

This describes cases where a bit marked as reserved in Section 33.2.7.2 above is set to 1.

2. ToPA alignment violation.

This includes cases where illegal ToPA entry base address bits are set to 1:

- a. ToPA table base address is not 4KB-aligned. The table base can be from a WRMSR to IA32_RTIT_OUTPUT_BASE, or from a ToPA entry with END=1.
- b. ToPA entry base address is not aligned to the ToPA entry size (e.g., a 2MB region with base address[20:12] not equal to 0), for ToPA entries with END=0.
- c. ToPA entry base address sets upper physical address bits not supported by the processor.

3. Illegal ToPA Output Offset.

IA32_RTIT_OUTPUT_MASK_PTRS.OutputOffset is greater than or equal to the size of the current ToPA output region size.

4. ToPA rules violations.

These are similar to ToPA entry reserved bit violations; they are cases when a ToPA entry is encountered with illegal field combinations. They include the following:

- a. Setting the STOP or INT bit on an entry with END=1.
- b. Setting the END bit in entry 0 of a ToPA table.
- c. On processors that support only a single ToPA entry (see above), two additional illegal settings apply:
 - i) ToPA table entry 1 with END=0.
 - ii) ToPA table entry 1 with base address not matching the table base.

In all cases, the error will be logged by setting IA32_RTIT_STATUS.Error, thereby disabling tracing when the problematic ToPA entry is reached (when proc_trace_table_offset points to the entry containing the error). Any packet bytes that are internally buffered when the error is detected may be lost.

Note that operational errors may also be signaled due to attempts to access restricted memory. See Section 33.2.7.4 for details.

A tracing software have a range of flexibility using ToPA to manage the interaction of Intel PT with application buffers, see Section 33.4.2.26.

33.2.7.3 Trace Transport Subsystem

When IA32_RTIT_CTL.FabricEn is set, the IA32_RTIT_CTL.ToPA bit is ignored, and trace output is written to the trace transport subsystem. The endpoints of this transport are platform-specific, and details of configuration options should refer to the specific platform documentation. The FabricEn bit is available to be set if CPUID(EAX=14H,ECX=0):EBX[bit 3] = 1.

33.2.7.4 Restricted Memory Access

Packet output cannot be directed to any regions of memory that are restricted by the platform. In particular, all memory accesses on behalf of packet output are checked against the SMRR regions. If there is any overlap with these regions, trace data collection will not function properly. Exact processor behavior is implementation-dependent; Table 33-5 summarizes several scenarios.

Scenario	Description
ToPA output region overlaps with SMRR	Stores to the restricted memory region will be dropped, and that packet data will be lost. Any attempt to read from that restricted region will return all 1s. The processor also may signal an error (Section 33.3.10) and disable tracing when the output pointer reaches the restricted region. If packet generation remains enabled, then packet output may continue once stores are no longer directed to restricted memory (on wrap, or if the output region is larger than the restricted memory region).
ToPA table overlaps with SMRR	The processor will signal an error (Section 33.3.10) and disable tracing when the ToPA write pointer (IA32_R- TIT_OUTPUT_BASE + proc_trace_table_offset) enters the restricted region.

Table 33-5. Behavior on Restricted Memory Access

It should also be noted that packet output should not be routed to the 4KB APIC MMIO region, as defined by the IA32_APIC_BASE MSR. For details about the APIC, refer to the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A. No error is signaled for this case.

Modifications to Restricted Memory Regions

It is recommended that software disable packet generation before modifying the SMRRs to change the scope of the SMRR regions. This is because the processor reserves the right to cache any number of ToPA table entries internally, after checking them against restricted memory ranges. Once cached, the entries will not be checked again, meaning one could potentially route packet output to a newly restricted region. Software can ensure that any cached entries are written to memory by clearing IA32_RTIT_CTL.TraceEn.

33.2.8 Enabling and Configuration MSRs

33.2.8.1 General Considerations

Trace packet generation is enabled and configured by a collection of model-specific registers (MSRs), which are detailed below. Some notes on the configuration MSR behavior:

- If Intel Processor Trace is not supported by the processor (see Section 33.3.1), RDMSR or WRMSR of the IA32_RTIT_* MSRs will cause #GP.
- A WRMSR to any of the IA32_RTIT_* configuration MSRs while packet generation is enabled (IA32_RTIT_CTL.TraceEn=1) will generate a #GP exception. Packet generation must be disabled before the configuration MSRs can be changed.

Note: Software may write the same value back to IA32_RTIT_CTL without #GP, even if TraceEn=1.

- All configuration MSRs for Intel PT are duplicated per logical processor
- For each configuration MSR, any MSR write that attempts to change bits marked reserved, or utilize encodings marked reserved, will cause a #GP fault.
- All configuration MSRs for Intel PT are cleared on a warm or cold RESET.
 - If CPUID.(EAX=14H, ECX=0):EBX[bit 2] = 1, only the TraceEn bit is cleared on warm RESET; though this
 may have the impact of clearing other bits in IA32_RTIT_STATUS. Other MSR values of the trace configuration MSRs are preserved on warm RESET.
- The semantics of MSR writes to trace configuration MSRs in this chapter generally apply to explicit WRMSR to these registers, using VMexit or VM entry MSR load list to these MSRs, XRSTORS with requested feature bit map including XSAVE map component of state_8 (corresponding to IA32_XSS[bit 8]), and the write to IA32_RTIT_CTL.TraceEn by XSAVES (Section 33.3.5.2).

33.2.8.2 IA32_RTIT_CTL MSR

IA32_RTIT_CTL, at address 570H, is the primary enable and control MSR for trace packet generation. Bit positions are listed in Table 33-6.

Position	Bit Name	At Reset	Bit Description
0	TraceEn	0	If 1, enables tracing; else tracing is disabled.
			When this bit transitions from 1 to 0, all buffered packets are flushed out of internal buffers. A further store, fence, or architecturally serializing instruction may be required to ensure that packet data can be observed at the trace endpoint. See Section 33.2.8.3 for details of enabling and disabling packet generation.
			Note that the processor will clear this bit on #SMI (Section 33.2.9.3) and warm reset. Other MSR bits of IA32_RTIT_CTL (and other trace configuration MSRs) are not impacted by these events.
1	CYCEn	0	0: Disables CYC Packet (see Section 33.4.2.14).
			1: Enables CYC Packet.
			This bit is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 0.
2	0S	0	0: Packet generation is disabled when CPL = 0.
			1: Packet generation may be enabled when CPL = 0.
3	User	0	0: Packet generation is disabled when CPL > 0.
			1: Packet generation may be enabled when $CPL > 0$.
4	PwrEvtEn	0	0: Power Event Trace packets are disabled.
			1: Power Event Trace packets are enabled (see Section 33.2.3, "Power Event Tracing").

Table 33-6. IA32_RTIT_CTL MSR

Position	Bit Name	At Reset	Bit Description
5	FUPonPTW	0	0: PTW packets are not followed by FUPs.
			1: PTW packets are followed by FUPs.
			This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 4] ("PTWRITE Supported") is 0.
6	FabricEn	0	0: Trace output is directed to the memory subsystem, mechanism depends on IA32_RTIT_CTL.ToPA.
			1: Trace output is directed to the trace transport subsystem, IA32_RTIT_CTL.ToPA is ignored. This bit is reserved if CPUID.(EAX=14H, ECX=0):ECX[bit 3] = 0.
7	CR3Filter	0	0: Disables CR3 filtering.
			1: Enables CR3 filtering.
			This bit is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 0] ("CR3 Filtering Support") is 0.
8	ToPA	0	0: Single-range output scheme enabled if CPUID.(EAX=14H, ECX=0):ECX.SNGLRGNOUT[bit 2] = 1 and IA32_RTIT_CTL.FabricEn=0.
			1: ToPA output scheme enabled (see Section 33.2.7.2) if CPUID.(EAX=14H, ECX=0):ECX.TOPA[bit 0] = 1, and IA32_RTIT_CTL.FabricEn=0.
			Note: WRMSR to IA32_RTIT_CTL that sets TraceEn but clears this bit and FabricEn would cause #GP, if CPUID.(EAX=14H, ECX=0):ECX.SNGLRGNOUT[bit 2] = 0.
			WRMSR to IA32_RTIT_CTL that sets this bit causes #GP, if CPUID.(EAX=14H, ECX=0):ECX.TOPA[bit 0] = 0.
9	MTCEn	0	0: Disables MTC Packet (see Section 33.4.2.16).
			1: Enables MTC Packet.
			This bit is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 3] = 0.
10	TSCEn	0	0: Disable TSC packets.
			1: Enable TSC packets (see Section 33.4.2.11).
11	DisRETC	0	0: Enable RET compression.
			1: Disable RET compression (see Section 33.2.1.2).
12	PTWEn	0	0: PTWRITE packet generation disabled.
			1: PTWRITE packet generation enabled (see Table 33-40 "PTW Packet Definition").
			This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 4] ("PTWRITE Supported") is 0.
13	BranchEn	0	0: Disable COFI-based packets.
			1: Enable COFI-based packets: FUP, TIP, TIP.PGE, TIP.PGD, TNT, MODE.Exec, MODE.TSX.
			See Section 33.2.6.4 for details on BranchEn.
17:14	MTCFreq	0	Defines MTC packet Frequency, which is based on the core crystal clock, or Always Running Timer (ART). MTC will be sent each time the selected ART bit toggles. The following Encodings are defined:
			0: ART(0), 1: ART(1), 2: ART(2), 3: ART(3), 4: ART(4), 5: ART(5), 6: ART(6), 7: ART(7), 8: ART(8), 9: ART(9), 10: ART(10), 11: ART(11), 12: ART(12), 13: ART(13), 14: ART(14), 15: ART(15)
			Software must use CPUID to query the supported encodings in the processor, see Section 33.3.1. Use of unsupported encodings will result in a #GP fault. This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 3] = 0.
18	Reserved	0	Must be 0.

Table 33-6. IA32_RTIT_CTL MSR (Contd.)

Position	Bit Name	At Reset	Bit Description
22:19	CycThresh	0	CYC packet threshold, see Section 33.3.6 for details. CYC packets will be sent with the first eligible packet after N cycles have passed since the last CYC packet. If CycThresh is 0 then N=0, otherwise N is defined as $2^{(CycThresh-1)}$. The following Encodings are defined:
			0: 0, 1: 1, 2: 2, 3: 4, 4: 8, 5: 16, 6: 32, 7: 64, 8: 128, 9: 256, 10: 512, 11: 1024, 12: 2048, 13: 4096, 14: 8192, 15: 16384 Software must use CPUID to query the supported encodings in the processor, see Section 33.3.1. Use of unsupported encodings will result in a #GP fault. This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 0.
23	Reserved	0	Must be 0.
27:24	PSBFreq	0	Indicates the frequency of PSB packets. PSB packet frequency is based on the number of Intel PT packet bytes output, so this field allows the user to determine the increment of IA32_IA32_RTIT_STATUS.PacketByteCnt that should cause a PSB to be generated. Note that PSB insertion is not precise, but the average output bytes per PSB should approximate the SW selected period. The following Encodings are defined:
			0: 2K, 1: 4K, 2: 8K, 3: 16K, 4: 32K, 5: 64K, 6: 128K, 7: 256K, 8: 512K, 9: 1M, 10: 2M, 11: 4M, 12: 8M, 13: 16M, 14: 32M, 15: 64M Software must use CPUID to query the supported encodings in the processor, see Section 33.3.1. Use of unsupported encodings will result in a #GP fault. This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 0.
30:28	Reserved	0	Must be 0.
31	EventEn	0	0: Event Trace packets are disabled. 1: Event Trace packets are enabled. This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 7] ("Event Trace Supported") is 0.
35:32	ADDR0_CFG	0	Configures the base/limit register pair IA32_RTIT_ADDR0_A/B based on the following encodings: 0: ADDR0 range unused. 1: The [IA32_RTIT_ADDR0_AIA32_RTIT_ADDR0_B] range defines a FilterEn range. FilterEn will only be set when the IP is within this range, though other FilterEn ranges can additionally be used. See Section 33.2.5.3 for details on IP filtering. 2: The [IA32_RTIT_ADDR0_AIA32_RTIT_ADDR0_B] range defines a TraceStop range. TraceStop will be asserted if code branches into this range. See 4.2.8 for details on TraceStop. 315: Reserved (#GP). This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] < 1.
39:36	ADDR1_CFG	0	Configures the base/limit register pair IA32_RTIT_ADDR1_A/B based on the following encodings: 0: ADDR1 range unused. 1: The [IA32_RTIT_ADDR1_AIA32_RTIT_ADDR1_B] range defines a FilterEn range. FilterEn will only be set when the IP is within this range, though other FilterEn ranges can additionally be used. See Section 33.2.5.3 for details on IP filtering. 2: The [IA32_RTIT_ADDR1_AIA32_RTIT_ADDR1_B] range defines a TraceStop range. TraceStop will be asserted if code branches into this range. See Section 33.4.2.10 for details on TraceStop. 315: Reserved (#GP). This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] < 2.

Table 33-6. IA32_RTIT_CTL MSR (Contd.)

Position	Bit Name	At Reset	Bit Description
43:40	ADDR2_CFG	0	Configures the base/limit register pair IA32_RTIT_ADDR2_A/B based on the following encodings:
			0: ADDR2 range unused.
			1: The [IA32_RTIT_ADDR2_AIA32_RTIT_ADDR2_B] range defines a FilterEn range. FilterEn will only be set when the IP is within this range, though other FilterEn ranges can additionally be used. See Section 33.2.5.3 for details on IP filtering.
			2: The [IA32_RTIT_ADDR2_AIA32_RTIT_ADDR2_B] range defines a TraceStop range. TraceStop will be asserted if code branches into this range. See Section 33.4.2.10 for details on TraceStop.
			315: Reserved (#GP).
			This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] < 3.
47:44	ADDR3_CFG	0	Configures the base/limit register pair IA32_RTIT_ADDR3_A/B based on the following encodings:
			0: ADDR3 range unused.
			1: The [IA32_RTIT_ADDR3_AIA32_RTIT_ADDR3_B] range defines a FilterEn range. FilterEn will only be set when the IP is within this range, though other FilterEn ranges can additionally be used. See Section 33.2.5.3 for details on IP filtering.
			2: The [IA32_RTIT_ADDR3_AIA32_RTIT_ADDR3_B] range defines a TraceStop range. TraceStop will be asserted if code branches into this range. See Section 33.4.2.10 for details on TraceStop.
			315: Reserved (#GP).
			This field is reserved if CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] < 4.
54:48	Reserved	0	Reserved only for future trace content enables, or address filtering configuration enables. Must be 0.
55	DisTNT	0	0: Include TNT packets in control flow trace.
			1: Omit TNT packets from control flow trace.
			This bit is reserved when CPUID.(EAX=14H, ECX=0):EBX[bit 8] ("TNT Disable Supported") is 0. SeeSection 33.3.9 for details.
56	InjectPsbPmi OnEnable	0	1: Enables use of IA32_RTIT_STATUS bits PendPSB[6] and PendTopaPMI[7], see Section 33.2.8.4, "IA32_RTIT_STATUS MSR," for behavior of these bits.
			0: IA32_RTIT_STATUS bits 6 and 7 are ignored.
			This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 0.
59:57	Reserved	0	Reserved only for future trace content enables, or address filtering configuration enables. Must be 0.
63:60	Reserved	0	Must be 0.

Table 33-6. IA32_RTIT_CTL MSR (Contd.)

33.2.8.3 Enabling and Disabling Packet Generation with TraceEn

When TraceEn transitions from 0 to 1, Intel Processor Trace is enabled, and a series of packets may be generated. These packets help ensure that the decoder is aware of the state of the processor when the trace begins, and that it can keep track of any timing or state changes that may have occurred while packet generation was disabled. A full PSB+ (see Section 33.4.2.17) will be generated if IA32_RTIT_STATUS.PacketByteCnt=0, and may be generated in other cases as well. Otherwise, timing packets will be generated, including TSC, TMA, and CBR (see Section 33.4.1.1).

In addition to the packets discussed above, if and when PacketEn (Section 33.2.6.1) transitions from 0 to 1 (which may happen immediately, depending on filtering settings), a TIP.PGE packet (Section 33.4.2.3) will be generated.

When TraceEn is set, the processor may read ToPA entries from memory and cache them internally. For this reason, software should disable packet generation before making modifications to the ToPA tables (or changing the config-

uration of restricted memory regions). See Section 33.7 for more details of packets that may be generated with modifications to TraceEn.

Disabling Packet Generation

Clearing TraceEn causes any packet data buffered within the logical processor to be flushed out, after which the output MSRs (IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS) will have stable values. When output is directed to memory, a store, fence, or architecturally serializing instruction may be required to ensure that the packet data is globally observed. No special packets are generated by disabling packet generation, though a TIP.PGD may result if PacketEn=1 at the time of disable.

Other Writes to IA32_RTIT_CTL

Any attempt to modify IA32_RTIT_CTL while TraceEn is set will result in a general-protection fault (#GP) unless the same write also clears TraceEn. However, writes to IA32_RTIT_CTL that do not modify any bits will not cause a #GP, even if TraceEn remains set.

33.2.8.4 IA32_RTIT_STATUS MSR

The IA32_RTIT_STATUS MSR is readable and writable by software, though some fields cannot be modified by software. See Table 33-7 for details. The WRMSR instruction ignores these bits in the source operand (attempts to modify these bits are ignored and do not cause WRMSR to fault).

This MSR can only be written when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP). The processor does not modify the value of this MSR while TraceEn is 0 (software can modify it with WRMSR).

Position	Bit Name	At Reset	Bit Description
0	FilterEn	0	This bit is written by the processor, and indicates that tracing is allowed for the current IP, see Section 33.2.6.5. Writes are ignored.
1	ContextEn	0	The processor sets this bit to indicate that tracing is allowed for the current context. See Section 33.2.6.3. Writes are ignored.
2	TriggerEn	0	The processor sets this bit to indicate that tracing is enabled. See Section 33.2.6.2. Writes are ignored.
3	Reserved	0	Must be 0.
4	Error	0	The processor sets this bit to indicate that an operational error has been encountered. When this bit is set, TriggerEn is cleared to 0 and packet generation is disabled. For details, see "ToPA Errors" in Section 33.2.7.2.
			When TraceEn is cleared, software can write this bit. Once it is set, only software can clear it. It is not recommended that software ever set this bit, except in cases where it is restoring a prior saved state.
5	Stopped	0	The processor sets this bit to indicate that a ToPA Stop condition has been encountered. When this bit is set, TriggerEn is cleared to 0 and packet generation is disabled. For details, see "ToPA STOP" in Section 33.2.7.2.
			When TraceEn is cleared, software can write this bit. Once it is set, only software can clear it. It is not recommended that software ever set this bit, except in cases where it is restoring a prior saved state.
6	PendPSB	0	If IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, the processor sets this bit when the threshold for a PSB+ to be inserted has been reached. The processor will clear this bit when the PSB+ has been inserted into the trace. If PendPSB = 1 and InjectPsbPmiOnEnable = 1 when IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a PSB+ will be inserted into the trace. This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 0.

Table 33-7. IA32_RTIT_STATUS MSR

Position	Bit Name	At Reset	Bit Description
7	PendTopaPMI	0	If IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, the processor sets this bit when the threshold for a ToPA PMI to be inserted has been reached. Software should clear this bit once the ToPA PMI has been handled, see "ToPA PMI" for details. If PendTopaPMI = 1 and InjectPsbPmiOnEnable = 1 when IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a PMI will be pended.
			This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 0.
31:8	Reserved	0	Must be 0.
48:32	PacketByteCnt	0	This field is written by the processor, and holds a count of packet bytes that have been sent out. The processor also uses this field to determine when the next PSB packet should be inserted. Note that the processor may clear or modify this field at any time while IA32_RTIT_CTL.TraceEn=1. It will have a stable value when IA32_RTIT_CTL.TraceEn=0.
			See Section 33.4.2.17 for details.
			This field is reserved when CPUID.(EAX=14H,ECX=0):EBX[bit 1] ("Configurable PSB and CycleAccurate Mode Supported") is 0.
63:49	Reserved	0	Must be 0.

Table 33-7. IA32_RTIT_STATUS MSR

33.2.8.5 IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B MSRs

The role of the IA32_RTIT_ADDRn_A/B register pairs, for each n, is determined by the corresponding ADDRn_CFG fields in IA32_RTIT_CTL (see Section 33.2.8.2). The number of these register pairs is enumerated by CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0].

- Processors that enumerate support for 1 range support:
 - IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B
- Processors that enumerate support for 2 ranges support:
 - IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B
 - IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B
- Processors that enumerate support for 3 ranges support:
 - IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B
 - IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B
 - IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B
- Processors that enumerate support for 4 ranges support:
 - IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B
 - IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B
 - IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B
 - IA32_RTIT_ADDR3_A, IA32_RTIT_ADDR3_B

Each register has a single 64-bit field that holds a linear address value. Writes must ensure that the address is in canonical form, otherwise a general-protection fault (#GP) fault will result.

Each MSR can be written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP).

33.2.8.6 IA32_RTIT_CR3_MATCH MSR

The IA32_RTIT_CR3_MATCH register is compared against CR3 when IA32_RTIT_CTL.CR3Filter is 1. Bits 63:5 hold the CR3 address value to match, bits 4:0 are reserved to 0. For more details on CR3 filtering and the treatment of this register, see Section 33.2.5.2.

This MSR is accessible if CPUID.(EAX=14H, ECX=0):EBX[bit 0], "CR3 Filtering Support", is 1. This MSR can be written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP). IA32_RTIT_CR3_MATCH[4:0] are reserved and must be 0; an attempt to set those bits using WRMSR causes a #GP.

33.2.8.7 IA32_RTIT_OUTPUT_BASE MSR

This MSR is used to configure the trace output destination, when output is directed to memory (IA32_RTIT_CTL.FabricEn = 0). The size of the address field is determined by the maximum physical address width (MAXPHYADDR), as reported by CPUID.80000008H:EAX[7:0].

When the ToPA output scheme is used, the processor may update this MSR when packet generation is enabled, and those updates are asynchronous to instruction execution. Therefore, the values in this MSR should be considered unreliable unless packet generation is disabled (IA32_RTIT_CTL.TraceEn = 0).

Accesses to this MSR are supported only if Intel PT output to memory is supported, hence when either CPUID.(EAX=14H, ECX=0):ECX[bit 0] or CPUID.(EAX=14H, ECX=0):ECX[bit 2] are set. Otherwise WRMSR or RDMSR cause a general-protection fault (#GP). If supported, this MSR can be written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP).

Position	Bit Name	At Reset	Bit Description
6:0	Reserved	0	Must be 0.
MAXPHYADDR-1:7	BasePhysAddr	0	The base physical address. How this address is used depends on the value of IA32_RTIT_CTL.ToPA:
			0: This is the base physical address of a single, contiguous physical output region. This could be mapped to DRAM or to MMIO, depending on the value.
			The base address should be aligned with the size of the region, such that none of the 1s in the mask value(Section 33.2.8.8) overlap with 1s in the base address. If the base is not aligned, an operational error will result (see Section 33.3.10).
			1: The base physical address of the current ToPA table. The address must be 4K aligned. Writing an address in which bits 11:7 are non-zero will not cause a #GP, but an operational error will be signaled once TraceEn is set. See "ToPA Errors" in Section 33.2.7.2, as well as Section 33.3.10.
63:MAXPHYADDR	Reserved	0	Must be 0.

Table 33-8. IA32_RTIT_OUTPUT_BASE MSR

33.2.8.8 IA32_RTIT_OUTPUT_MASK_PTRS MSR

This MSR holds any mask or pointer values needed to indicate where the next byte of trace output should be written. The meaning of the values held in this MSR depend on whether the ToPA output mechanism is in use. See Section 33.2.7.2 for details.

The processor updates this MSR while when packet generation is enabled, and those updates are asynchronous to instruction execution. Therefore, the values in this MSR should be considered unreliable unless packet generation is disabled (IA32_RTIT_CTL.TraceEn = 0).

Accesses to this MSR are supported only if Intel PT output to memory is supported, hence when either CPUID.(EAX=14H, ECX=0):ECX[bit 0] or CPUID.(EAX=14H, ECX=0):ECX[bit 2] are set. Otherwise WRMSR or RDMSR cause a general-protection fault (#GP). If supported, this MSR can be written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection fault (#GP).

Position Bit Name At Reset			Bit Description		
6:0	LowerMask	7FH	Forced to 1, writes are ignored.		
31:7	MaskOrTableO ffset	0	The use of this field depends on the value of IA32_RTIT_CTL.ToPA: 0: This field holds bits 31:7 of the mask value for the single, contiguous physical output region. The size of this field indicates that regions can be of size 128B up to 4GB. This value (combined with the lower 7 bits, which are reserved to 1) will be ANDed with the OutputOffset field to determine the next write address. All 1s in this field should be consecutive and starting at bit 7, otherwise the region will not be contiguous, and an operational error (Section 33.3.10) will be signaled when TraceEn is set. 1: This field holds bits 27:3 of the offset pointer into the current ToPA table. This value can be added to the IA32_RTIT_OUTPUT_BASE value to produce a pointer to the current ToPA table entry, which itself is a pointer to the current output region. In this scenario, the lower 7		
63:32	OutputOffset	0	reserved bits are ignored. This field supports tables up to 256 MBytes in size. The use of this field depends on the value of IA32_RTIT_CTL.ToPA: 0: This is bits 31:0 of the offset pointer into the single, contiguous physical output region. This value will be added to the IA32_RTIT_OUTPUT_BASE value to form the physical address at which the next byte of packet output data will be written. This value must be less than or equal to the MaskOrTableOffset field, otherwise an operational error (Section 33.3.10) will be signaled when TraceEn is set. 1: This field holds bits 31:0 of the offset pointer into the current ToPA output region. This value will be added to the output region base field, found in the current ToPA table entry, to form the physical address at which the next byte of trace output data will be written. This value must be less than the ToPA entry size, otherwise an operational error (Section 33.3.10) will be signaled when TraceEn is set.		

Table 33-9. IA32_RTIT_OUTPUT_MASK_PTRS MSR

33.2.9 Interaction of Intel[®] Processor Trace and Other Processor Features

33.2.9.1 Intel[®] Transactional Synchronization Extensions (Intel[®] TSX)

The operation of Intel TSX is described in Chapter 14 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1. For tracing purpose, packet generation does not distinguish between hardware lock elision (HLE) and restricted transactional memory (RTM), but speculative execution does have impacts on the trace output. Specifically, packets are generated as instructions complete, even for instructions in a transactional region that is later aborted. For this reason, debugging software will need indication of the beginning and end of a transactional region; this will allow software to understand when instructions are part of a transactional region and whether that region has been committed.

To enable this, TSX information is included in a MODE packet leaf. The mode bits in the leaf are:

- InTX: Set to 1 on an TSX transaction begin, and cleared on transaction commit or abort.
- **TXAbort**: Set to 1 only when InTX transitions from 1 to 0 on an abort. Cleared otherwise.

If BranchEn=1, this MODE packet will be sent each time the transaction status changes. See Table 33-10 for details.

TSX Event	Instruction	Packets	
Transaction Begin	Either XBEGIN or XACQUIRE lock (the latter if executed transactionally)	MODE(TXAbort=0, InTX=1), FUP(CurrentIP)	
Transaction Commit	Either XEND or XRELEASE lock, if transactional execution ends. This happens only on the outermost commit	MODE(TXAbort=0, InTX=0), FUP(CurrentIP)	

Table 33-10. TSX Packet Scenarios with BranchEn=1

TSX Event	Instruction	Packets
Transaction Abort	XABORT or other transactional abort	MODE(TXAbort=1, InTX=0), FUP(CurrentIP), TIP(TargetIP)
Other	 One of the following: Nested XBEGIN or XACQUIRE lock An outer XACQUIRE lock that doesn't begin a transaction (InTX not set) Non-outermost XEND or XRELEASE lock 	None. No change to TSX mode bits for these cases.

Table 33-10. TSX Packet Scenarios with BranchEn=1

The CurrentIP listed above is the IP of the associated instruction. The TargetIP is the IP of the next instruction to be executed; for HLE, this is the XACQUIRE lock; for RTM, this is the fallback handler.

Intel PT stores are non-transactional, and thus packet writes are not rolled back on TSX abort.

33.2.9.2 TSX and IP Filtering

A complication with tracking transactions is handling transactions that start or end outside of the tracing region. Transactions can't span across a change in ContextEn, because CPL changes and CR3 changes each cause aborts. But a transaction can start within the IP filter region and end outside it.

To assist the decoder handling this situation, MODE.TSX packets can be sent even if FilterEn=0, though there will be no FUP attached. Instead, they will merely serve to indicate to the decoder when transactions are active and when they are not. When tracing resumes (due to PacketEn=1), the last MODE.TSX preceding the TIP.PGE will indicate the current transaction status.

33.2.9.3 System Management Mode (SMM)

SMM code has special privileges that non-SMM code does not have. Intel Processor Trace can be used to trace SMM code, but special care is taken to ensure that SMM handler context is not exposed in any non-SMM trace collection. Additionally, packet output from tracing non-SMM code cannot be written into memory space that is either protected by SMRR or used by the SMM handler.

SMM is entered via a system management interrupt (SMI). SMI delivery saves the value of IA32_RTIT_CTL.TraceEn into SMRAM and then clears it, thereby disabling packet generation.

The saving and clearing of IA32_RTIT_CTL.TraceEn ensures two things:

- 1. All internally buffered packet data is flushed before entering SMM (see Section 33.2.8.2).
- 2. Packet generation ceases before entering SMM, so any tracing that was configured outside SMM does not continue into SMM. No SMM instruction pointers or other state will be exposed in the non-SMM trace.

When the RSM instruction is executed to return from SMM, the TraceEn value that was saved by SMI delivery is restored, allowing tracing to be resumed. As is done any time packet generation is enabled, ContextEn is re-evaluated, based on the values of CPL, CR3, etc., established by RSM.

Like other interrupts, delivery of an SMI produces a FUP containing the IP of the next instruction to execute. By toggling TraceEn, SMI and RSM can produce TIP.PGD and TIP.PGE packets, respectively, indicating that tracing was disabled or re-enabled. See Table 33.7 for more information about packets entering and leaving SMM.

Although #SMI and RSM change CR3, PIP packets are not generated in these cases. With #SMI tracing is disabled before the CR3 change; with RSM TraceEn is restored after CR3 is written.

TraceEn must be cleared before executing RSM, otherwise it will cause a shutdown. Further, on processors that restrict use of Intel PT with LBRs (see Section 33.3.1.2), any RSM that results in enabling of both will cause a shutdown.

Intel PT can support tracing of System Transfer Monitor operating in SMM, see Section 33.6.

33.2.9.4 Virtual-Machine Extensions (VMX)

Initial implementations of Intel Processor Trace do not support tracing in VMX operation. Such processors indicate this by returning 0 for IA32_VMX_MISC[bit 14]. On these processors, execution of the VMXON instruction clears IA32_RTIT_CTL.TraceEn and any attempt to write IA32_RTIT_CTL in VMX operation causes a general-protection exception (#GP).

Processors that support Intel Processor Trace in VMX operation return 1 for IA32_VMX_MISC[bit 14]. Details of tracing in VMX operation are described in Section 33.4.2.26.

33.2.9.5 Intel[®] Software Guard Extensions (Intel[®] SGX)

Intel SGX provides an application with the ability to instantiate a protective container (an enclave) with confidentiality and integrity (see the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D). On a processor with both Intel PT and Intel SGX enabled, when executing code within a production enclave, no control flow packets are produced by Intel PT. An enclave entry will clear ContextEn, thereby blocking control flow packet generation. A TIP.PGD packet will be generated if PacketEn=1 at the time of the entry.

Upon enclave exit, ContextEn will no longer be forced to 0. If other enables are set at the time, a TIP.PGE may be generated to indicate that tracing is resumed.

During the enclave execution, Intel PT remains enabled, and periodic or timing packets such as PSB, TSC, MTC, or CBR can still be generated. No IPs or other architectural state will be exposed.

For packet generation examples on enclave entry or exit, see Section 33.7.

Debug Enclaves

Intel SGX allows an enclave to be configured with relaxed protection of confidentiality for debug purposes, see the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D. In a debug enclave, Intel PT continues to function normally. Specifically, ContextEn is not impacted by an enclave entry or exit. Hence, the generation of ContextEn-dependent packets within a debug enclave is allowed.

33.2.9.6 SENTER/ENTERACCS and ACM

GETSEC[SENTER] and GETSEC[ENTERACCS] instructions clear TraceEn, and it is not restored when those instruction complete. SENTER also causes TraceEn to be cleared on other logical processors when they rendezvous and enter the SENTER sleep state. In these two cases, the disabling of packet generation is not guaranteed to flush internally buffered packets. Some packets may be dropped.

When executing an authenticated code module (ACM), packet generation is silently disabled during ACRAM setup. TraceEn will be cleared, but no TIP.PGD packet is generated. After completion of the module, the TraceEn value will be restored. There will be no TIP.PGE packet, but timing packets, like TSC and CBR, may be produced.

33.2.9.7 Intel[®] Memory Protection Extensions (Intel[®] MPX)

Bounds exceptions (#BR) caused by Intel MPX are treated like other exceptions, producing FUP and TIP packets that indicate the source and destination IPs.

33.3 CONFIGURATION AND PROGRAMMING GUIDELINE

33.3.1 Detection of Intel Processor Trace and Capability Enumeration

Processor support for Intel Processor Trace is indicated by CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1. CPUID function 14H is dedicated to enumerate the resource and capability of processors that report CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1. Different processor generations may have architecturally-defined variation in capabilities. Table 33-11 describes details of the enumerable capabilities that software must use across generations of processors that support Intel Processor Trace.

CPUID.(EAX=14H,ECX=0)		Name	Description Behavior		
Register	Bits	1			
EAX	31:0	Maximum valid sub-leaf Index	Specifies the index of the maximum valid sub-leaf for this CPUID leaf.		
EBX	0	CR3 Filtering Support	1: Indicates that IA32_RTIT_CTL.CR3Filter can be set to 1, and that IA32_RTIT_CR3_MATCH MSR can be accessed. See Section 33.2.8.		
CDA			0: Indicates that writes that set IA32_RTIT_CTL.CR3Filter to 1, or any access to IA32_RTIT_CR3_MATCH, will generate a #GP exception.		
	1	Configurable PSB and Cycle- Accurate Mode Supported	1: (a) IA32_RTIT_CTL.PSBFreq can be set to a non-zero value, in order to select the preferred PSB frequency (see below for allowed values). (b) IA32_RTIT_STATUS.PacketByteCnt can be set to a non-zero value, and will be incremented by the processor when tracing to indicate progress towards the next PSB. If trace packet generation is enabled by setting TraceEn, a PSB will only be generated if PacketByteCnt=0. (c) IA32_RTIT_CTL.CYCEn can be set to 1 to enable Cycle-Accurate Mode. See Section 33.2.8.		
			O: (a) Any attempt to write a non-zero value to IA32_RTIT_CTL.PSBFreq or IA32_RTIT_STATUS.PacketByteCnt will generate a #GP exception. (b) If trace packet generation is enabled by setting TraceEn, a PSB is always generated. (c) Any attempt to write a non-zero value to IA32_RTIT_CTL.CYCEn or IA32_RTIT_CTL.CycThresh will generate a #GP exception.		
	2	IP Filtering and TraceStop supported, and Preserve Intel PT MSRs across warm reset	1: (a) IA32_RTIT_CTL provides at one or more ADDRn_CFG field to configure the corresponding address range MSRs for IP Filtering or IP TraceStop. Each ADDRn_CFG field accepts a value in the range of 0:2 inclusive. The number of ADDRn_CFG fields is reported by CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0]. (b) At least one register pair IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B are provided to configure address ranges for IP filtering or IP TraceStop. (c) On warm reset, all Intel PT MSRs will retain their pre-reset values, though IA32_RTIT_CTL.TraceEn will be cleared. The Intel PT MSRs are listed in Section 33.2.8.		
			0: (a) An Attempt to write IA32_RTIT_CTL.ADDRn_CFG with non-zero encoding values will cause #GP. (b) Any access to IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B, will generate a #GP exception. (c) On warm reset, all Intel PT MSRs will be cleared.		
	3	MTC Supported	1: IA32_RTIT_CTL.MTCEn can be set to 1, and MTC packets will be generated. See Section 33.2.8.		
			0: An attempt to set IA32_RTIT_CTL.MTCEn or IA32_RTIT_CTL.MTCFreq to a non-zero value will generate a #GP exception.		
	4	PTWRITE Supported	1: Writes can set IA32_RTIT_CTL[12] (PTWEn) and IA32_RTIT_CTL[5] (FUPonPTW), and PTWRITE can generate packets.		
			0: Writes that set IA32_RTIT_CTL[12] or IA32_RTIT_CTL[5] will generate a #GP exception, and PTWRITE will #UD fault.		
	5	Power Event Trace Supported	1: Writes can set IA32_RTIT_CTL[4] (PwrEvtEn), enabling Power Event Trace packet generation.		
			0: Writes that set IA32_RTIT_CTL[4] will generate a #GP exception.		

Table 33-11. CPUID Leaf 14H Enumeration of Intel Processor Trace Capabilities

CPUID.(EAX=14H,ECX=0)		Name	Description Behavior		
Register	Bits				
	6	PSB and PMI Preservation Supported	1: Writes can set IA32_RTIT_CTL[56] (InjectPsbPmiOnEnable), enabling the processor to set IA32_RTIT_STATUS[7] (PendTopaPMI) and/or IA32_RTIT_STATUS[6] (PendPSB) in order to preserve ToPA PMIs and/or PSBs otherwise lost due to Intel PT disable. Writes can also set PendToPAPMI and PendPSB. 0: Writes that set IA32_RTIT_CTL[56], IA32_RTIT_STATUS[7], or		
			IA32_RTIT_STATUS[6] will generate a #GP exception.		
	7	Event Trace Supported	1: Writes can set IA32_RTIT_CTL[31] (EventEn), enabling Event Trace packet generation.		
			0: Writes that set IA32_RTIT_CTL[31] will generate a #GP exception.		
	8	TNT Disable Supported	1: Writes can set IA32_RTIT_CTL[55] (DisTNT), disabling TNT packet generation.		
	24.0		0: Writes that set IA32_RTIT_CTL[55] will generate a #GP exception.		
	31:9	Reserved			
ECX	0	ToPA Output Supported	1: Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing the ToPA output scheme (Section 33.2.7.2) IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed.		
ECA			0: Unless CPUID.(EAX=14H, ECX=0):ECX.SNGLRNGOUT[bit 2] = 1. writes to IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS. MSRs will generate a #GP exception.		
	1	ToPA Tables Allow Multiple Output Entries	1: ToPA tables can hold any number of output entries, up to the maximum allowed by the MaskOrTableOffset field of IA32_RTIT_OUTPUT_MASK_PTRS.		
			0: ToPA tables can hold only one output entry, which must be followed by an END=1 entry which points back to the base of the table.		
			Further, ToPA PMIs will be delivered before the region is filled. See ToPA PMI in Section 33.2.7.2.		
			If there is more than one output entry before the END entry, or if the END entry has the wrong base address, an operational error will be signaled (see "ToPA Errors" in Section 33.2.7.2).		
	2	Single-Range Output Supported	1: Enabling tracing (TraceEn=1) with IA32_RTIT_CTL.ToPA=0 is supported.		
			0: Unless CPUID.(EAX=14H, ECX=0):ECX.TOPAOUT[bit 0] = 1. writes to IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS. MSRs will generate a #GP exception.		
	3	Output to Trace Transport	1: Setting IA32_RTIT_CTL.FabricEn to 1 is supported.		
		Subsystem Supported	0: IA32_RTIT_CTL.FabricEn is reserved. Write 1 to IA32_RTIT_CTL.FabricEn will generate a #GP exception.		
	30:4	Reserved			
	31	IP Payloads are LIP	1: Generated packets which contain IP payloads have LIP values, which include the CS base component.		
			0: Generated packets which contain IP payloads have RIP values, which are the offset from CS base.		
EDX	31:0	Reserved			

Table 33-11. CPUID Leaf 14H Enumeration of Intel Processor Trace Capabilities (Contd.)

If CPUID.(EAX=14H, ECX=0):EAX reports a non-zero value, additional capabilities of Intel Processor Trace are described in the sub-leaves of CPUID leaf 14H.

CPUID.(EAX=14H,ECX=1)		Name	Description Behavior		
Register Bits					
EAX	2:0	Number of Address Ranges	A non-zero value specifies the number ADDRn_CFG field supported in IA32_RTIT_CTL and the number of register pair IA32_RTIT_ADDRn_A/IA32_RTIT_ADDRn_B supported for IP filtering and IP TraceStop.		
			NOTE: Currently, no processors support more than 4 address ranges.		
	15:3	Reserved			
	31:16	Bitmap of supported MTC Period Encodings	The non-zero bits indicate the map of supported encoding values for the IA32_RTIT_CTL.MTCFreq field. This applies only if CPUID.(EAX=14H, ECX=0):EBX[bit 3] = 1 (MTC Packet generation is supported), otherwise the MTCFreq field is reserved to 0.		
			Each bit position in this field represents 1 encoding value in the 4-bit MTCFreq field (ie, bit 0 is associated with encoding value 0). For each bit:		
			1: MTCFreq can be assigned the associated encoding value.		
			0: MTCFreq cannot be assigned to the associated encoding value. A write to IA32_RTIT_CTLMTCFreq with unsupported encoding will cause #GP fault.		
EBX	15:0	Bitmap of supported Cycle Threshold values	The non-zero bits indicate the map of supported encoding values for the IA32_RTIT_CTL.CycThresh field. This applies only if CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 1 (Cycle-Accurate Mode is Supported), otherwise the CycThresh field is reserved to 0. See Section 33.2.8.		
			Each bit position in this field represents 1 encoding value in the 4-bit CycThresh field (ie, bit 0 is associated with encoding value 0). For each bit:		
			1: CycThresh can be assigned the associated encoding value.		
			0: CycThresh cannot be assigned to the associated encoding value. A write to CycThresh with unsupported encoding will cause #GP fault.		
	31:16	Bitmap of supported Configurable PSB Frequency encoding	The non-zero bits indicate the map of supported encoding values for the IA32_RTIT_CTL.PSBFreq field. This applies only if CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 1 (Configurable PSB is supported), otherwise the PSBFreq field is reserved to 0. See Section 33.2.8.		
			Each bit position in this field represents 1 encoding value in the 4-bit PSBFreq field (ie, bit 0 is associated with encoding value 0). For each bit:		
			1: PSBFreq can be assigned the associated encoding value.		
			0: PSBFreq cannot be assigned to the associated encoding value. A write to PSBFreq with unsupported encoding will cause #GP fault.		
ECX	31:0	Reserved			
EDX	31:0	Reserved			

Table 33-12. CPUID Leaf 14H, sub-leaf 1H Enumeration of Intel Processor Trace Capabilities

33.3.1.1 Packet Decoding of RIP versus LIP

FUP, TIP, TIP.PGE, and TIP.PGE packets can contain an instruction pointer (IP) payload. On some processor generations, this payload will be an effective address (RIP), while on others this will be a linear address (LIP). In the former case, the payload is the offset from the current CS base address, while in the latter it is the sum of the offset and the CS base address (Note that in real mode, the CS base address is the value of CS<<4, while in protected mode the CS base address is the base linear address of the segment indicated by the CS register.). Which IP type is in use is indicated by enumeration (see CPUID.(EAX=14H, ECX=0):ECX.LIP[bit 31] in Table 33-11).

For software that executes while the CS base address is 0 (including all software executing in 64-bit mode), the difference is indistinguishable. A trace decoder must account for cases where the CS base address is not 0 and the resolved LIP will not be evident in a trace generated on a CPU that enumerates use of RIP. This is likely to cause problems when attempting to link the trace with the associated binaries.

Note that IP comparison logic, for IP filtering and TraceStop range calculation, is based on the same IP type as these IP packets. For processors that output RIP, the IP comparison mechanism is also based on RIP, and hence on those processors RIP values should be written to IA32_RTIT_ADDRn_[AB] MSRs. This can produce differing behavior if the same trace configuration setting is run on processors reporting different IP types, i.e., CPUID.(EAX=14H, ECX=0):ECX.LIP[bit 31]. Care should be taken to check CPUID when configuring IP filters.

33.3.1.2 Model Specific Capability Restrictions

Some processor generations impose restrictions that prevent use of LBRs/BTS/BTM/LERs when software has enabled tracing with Intel Processor Trace. On these processors, when TraceEn is set, updates of LBR, BTS, BTM, LERs are suspended but the states of the corresponding IA32_DEBUGCTL control fields remained unchanged as if it were still enabled. When TraceEn is cleared, the LBR array is reset, and LBR/BTS/BTM/LERs updates will resume. Further, reads of these registers will return 0, and writes will be dropped.

The list of MSRs whose updates/accesses are restricted follows.

- MSR_LASTBRANCH_x_TO_IP, MSR_LASTBRANCH_x_FROM_IP, MSR_LBR_INFO_x, MSR_LASTBRANCH_TOS
- MSR_LER_FROM_LIP, MSR_LER_TO_LIP
- MSR_LBR_SELECT

For processors with CPUID DisplayFamily_DisplayModel signatures of 06_3DH, 06_47H, 06_4EH, 06_4FH, 06_56H, and 06_5EH, the use of Intel PT and LBRs are mutually exclusive.

33.3.2 Enabling and Configuration of Trace Packet Generation

To configure trace packets, enable packet generation, and capture packets, software starts with using CPUID instruction to detect its feature flag, CPUID.(EAX=07H,ECX=0H):EBX[bit 25] = 1; followed by enumerating the capabilities described in Section 33.3.1.

Based on the capability queried from Section 33.3.1, software must configure a number of model-specific registers. This section describes programming considerations related to those MSRs.

33.3.2.1 Enabling Packet Generation

When configuring and enabling packet generation, the IA32_RTIT_CTL MSR should be written after any other Intel PT MSRs have been written, since writes to the other configuration MSRs cause a general-protection fault (#GP) if TraceEn = 1. If a prior trace collection context is not being restored, then software should first clear IA32_RTIT_STATUS. This is important since the Stopped, and Error fields are writable; clearing the MSR clears any values that may have persisted from prior trace packet collection contexts. See Section 33.2.8.2 for details of packets generated by setting TraceEn to 1.

If setting TraceEn to 1 causes an operational error (see Section 33.3.10), there may be a delay after the WRMSR completes before the error is signaled in the IA32_RTIT_STATUS MSR.

While packet generation is enabled, the values of some configuration MSRs (e.g., IA32_RTIT_STATUS and IA32_RTIT_OUTPUT_*) are transient, and reads may return values that are out of date. Only after packet generation is disabled (by clearing TraceEn) do reads of these MSRs return reliable values.

33.3.2.2 Disabling Packet Generation

After disabling packet generation by clearing IA32_RTIT_CTL, it is advisable to read the IA32_RTIT_STATUS MSR (Section 33.2.8.4):

- If the Error bit is set, an operational error was encountered, and the trace is most likely compromised. Software should check the source of the error (by examining the output MSR values), correct the source of the problem, and then attempt to gather the trace again. For details on operational errors, see Section 33.3.10. Software should clear IA32_RTIT_STATUS.Error before re-enabling packet generation.
- If the Stopped bit is set, software execution encountered an IP TraceStop (see Section 33.2.5.3) or the ToPA Stop condition (see "ToPA STOP" in Section 33.2.7.2) before packet generation was disabled.

33.3.3 Flushing Trace Output

Packets are first buffered internally and then written out asynchronously. To collect packet output for postprocessing, a collector needs first to ensure that all packet data has been flushed from internal buffers. Software can ensure this by stopping packet generation by clearing IA32_RTIT_CTL.TraceEn (see "Disabling Packet Generation" in Section 33.2.8.2).

When software clears IA32_RTIT_CTL.TraceEn to flush out internally buffered packets, the logical processor issues an SFENCE operation which ensures that WC trace output stores will be ordered with respect to the next store, or serializing operation. A subsequent read from the same logical processor will see the flushed trace data, while a read from another logical processor should be preceded by a store, fence, or architecturally serializing operation on the tracing logical processor.

When the flush operations complete, the IA32_RTIT_OUTPUT_* MSR values indicate where the trace ended. While TraceEn is set, these MSRs may hold stale values. Further, if a ToPA region with INT=1 is filled, meaning a ToPA PMI has been triggered, IA32_PERF_GLOBAL_STATUS.Trace_ToPA_PMI[55] will be set by the time the flush completes.

33.3.4 Warm Reset

The MSRs software uses to program Intel Processor Trace are cleared after a power-on RESET (or cold RESET). On a warm RESET, the contents of those MSRs can retain their values from before the warm RESET with the exception that IA32_RTIT_CTL.TraceEn will be cleared (which may have the side effect of clearing some bits in IA32_RTIT_STATUS).

33.3.5 Context Switch Consideration

To facilitate construction of instruction execution traces at the granularity of a software process or thread context, software can save and restore the states of the trace configuration MSRs across the process or thread context switch boundary. The principle is the same as saving and restoring the typical architectural processor states across context switches.

33.3.5.1 Manual Trace Configuration Context Switch

The configuration can be saved and restored through a sequence of instructions of RDMSR, management of MSR content and WRMSR. To stop tracing and to ensure that all configuration MSRs contain stable values, software must clear IA32_RTIT_CTL.TraceEn before reading any other trace configuration MSRs. The recommended method for saving trace configuration context manually follows:

- 1. RDMSR IA32_RTIT_CTL, save value to memory
- 2. WRMSR IA32_RTIT_CTL with saved value from RDMSR above and TraceEn cleared
- 3. RDMSR all other configuration MSRs whose values had changed from previous saved value, save changed values to memory

When restoring the trace configuration context, IA32_RTIT_CTL should be restored last:

- 1. Read saved configuration MSR values, aside from IA32_RTIT_CTL, from memory, and restore them with WRMSR
- 2. Read saved IA32_RTIT_CTL value from memory, and restore with WRMSR.

33.3.5.2 Trace Configuration Context Switch Using XSAVES/XRSTORS

On processors whose XSAVE feature set supports XSAVES and XRSTORS, the Trace configuration state can be saved using XSAVES and restored by XRSTORS, in conjunction with the bit field associated with supervisory state component in IA32_XSS. See Chapter 13, "Managing State Using the XSAVE Feature Set," of Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

33.3.6 Cycle-Accurate Mode

Intel PT can be run in a cycle-accurate mode which enables CYC packets (see Section 33.4.2.14) that provide lowlevel information in the processor core clock domain. This cycle counter data in CYC packets can be used to compute IPC (Instructions Per Cycle), or to track wall-clock time on a fine-grain level.

To enable cycle-accurate mode packet generation, software should set IA32_RTIT_CTL.CYCEn=1. It is recommended that software also set TSCEn=1 anytime cycle-accurate mode is in use. With this, all CYC-eligible packets will be preceded by a CYC packet, the payload of which indicates the number of core clock cycles since the last CYC packet. In cases where multiple CYC-eligible packets are generated in a single cycle, only a single CYC will be generated before the CYC-eligible packets, otherwise each CYC-eligible packet will be preceded by its own CYC. The CYC-eligible packets are:

• TNT, TIP, TIP.PGE, TIP.PGD, MODE.EXEC, MODE.TSX, PIP, VMCS, OVF, MTC, TSC, PTWRITE, EXSTOP

TSC packets are generated when there is insufficient information to reconstruct wall-clock time, due to tracing being disabled (TriggerEn=0), or power down scenarios like a transition to a deep-sleep MWAIT C-state. In this case, the CYC that is generated along with the TSC will indicate the number of cycles actively tracing (those powered up, with TriggerEn=1) executed between the last CYC packet and the TSC packet. And hence the amount of time spent while tracing is inactive can be inferred from the difference in time between that expected based on the CYC value, and the actual time indicated by the TSC.

Additional CYC packets may be sent stand-alone, so that the processor can ensure that the decoder is aware of the number of cycles that have passed before the internal hardware counter wraps, or is reset due to other microarchitectural condition. There is no guarantee at what intervals these standalone CYC packets will be sent, except that they will be sent before the wrap occurs. An illustration is given below.

Time (cycles)	Instruction Snapshot	Generated Packets	Comment
x	call %eax	CYC(?), TIP	?Elapsed cycles from the previous CYC unknown
x + 2	call %ebx	CYC(2), TIP	1 byte CYC packet; 2 cycles elapsed from the previous CYC
x + 8	jnz Foo (not taken)	CYC(6)	1 byte CYC packet
x + 9	ret (compressed)		
x + 12	jnz Bar (taken)		
x + 16	ret (uncompressed)	TNT, CYC(8), TIP	1 byte CYC packet
x + 4111		CYC(4095)	2 byte CYC packet
x + 12305		CYC(8194)	3 byte CYC packet
x + 16332	mov cr3, %ebx	CYC(4027), PIP	2 byte CYC packet

Example 33-1. An Illustrative CYC Packet Example

33.3.6.1 Cycle Counter

The cycle counter is implemented in hardware (independent of the time stamp counter or performance monitoring counters), and is a simple incrementing counter that does not saturate, but rather wraps. The size of the counter is implementation specific.

The cycle counter is reset to zero any time that TriggerEn is cleared, and when a CYC packet is sent. The cycle counter will continue to count when ContextEn or FilterEn are cleared, and cycle packets will still be generated. It will not count during sleep states that result in Intel PT logic being powered-down, but will count up to the point where clocks are disabled, and resume counting once they are re-enabled.

33.3.6.2 Cycle Packet Semantics

Cycle-accurate mode adheres to the following protocol:

- All packets that precede a CYC packet represent instructions or events that took place before the CYC time.
- All packets that follow a CYC packet represent instructions or events that took place at the same time as, or after, the CYC time.
- The CYC-eligible packet that immediately follows a CYC packet represents an instruction or event that took place at the same time as the CYC time.

These items above give the decoder a means to apply CYC packets to a specific instruction in the assembly stream. Most packets represent a single instruction or event, and hence the CYC packet that precedes each of those packets represents the retirement time of that instruction or event. In the case of TNT packets, up to 6 conditional branches and/or compressed RETs may be contained in the packet. In this case, the preceding CYC packet provides the retirement time of the first branch in the packet. It is possible that multiple branches retired in the same cycle as that first branch in the TNT, but the protocol will not make that obvious. Also note that a MTC packet could be generated in the same cycle as the first JCC in the TNT packet. In this case, the CYC would precede both the MTC and the TNT, and apply to both.

Note that there are times when the cycle counter will stop counting, though cycle-accurate mode is enabled. After any such scenario, a CYC packet followed by TSC packet will be sent. See Section 33.8.3.2 to understand how to interpret the payload values

Multi-packet Instructions or Events

Some operations, such as interrupts or task switches, generate multiple packets. In these cases, multiple CYC packets may be sent for the operation, preceding each CYC-eligible packet in the operation. An example, using a task switch on a software interrupt, is shown below.

Time (cycles)	Instruction Snapshot	Generated Packets	
х	jnz Foo (not taken)	CYC(?)	
x + 2	ret (compressed)		
x + 8	jnz Bar (taken)		
x + 9	jmp %eax	TNT, CYC(9), TIP	
x + 12	jnz Bar (not taken)	CYC(3)	
x + 32	int3 (task gate)	TNT, FUP, CYC(10), PIP, CYC(20), MODE.Exec, TIP	

Example 33-2. An Example of CYC in the Presence of Multi-Packet Operations

33.3.6.3 Cycle Thresholds

Software can opt to reduce the frequency of cycle packets, a trade-off to save bandwidth and intrusion at the expense of precision. This is done by utilizing a cycle threshold (see Section 33.2.8.2).

IA32_RTIT_CTL.CycThresh indicates to the processor the minimum number of cycles that must pass before the next CYC packet should be sent. If this value is 0, no threshold is used, and CYC packets can be sent every cycle in which a CYC-eligible packet is generated. If this value is greater than 0, the hardware will wait until the associated

number of cycles have passed since the last CYC packet before sending another. CPUID provides the threshold options for CycThresh, see Section 33.3.1.

Note that the cycle threshold does not dictate how frequently a CYC packet will be posted, it merely assigns the maximum frequency. If the cycle threshold is 16, a CYC packet can be posted no more frequently than every 16 cycles. However, once that threshold of 16 cycles has passed, it still requires a new CYC-eligible packet to be generated before a CYC will be inserted. Table 33-13 illustrates the threshold behavior.

Time (cycles)	Instruction Snapshot	Threshold			
		0	16	32	64
х	jmp %eax	CYC, TIP	CYC, TIP	CYC, TIP	CYC, TIP
x + 9	call %ebx	CYC, TIP	TIP	TIP	TIP
x + 15	call %ecx	CYC, TIP	TIP	TIP	TIP
x + 30	jmp %edx	CYC, TIP	CYC, TIP	TIP	TIP
x + 38	mov cr3, %eax	CYC, PIP	PIP	CYC, PIP	PIP
x + 46	jmp [%eax]	CYC, TIP	CYC, TIP	TIP	TIP
x + 64	call %edx	CYC, TIP	CYC, TIP	TIP	CYC,TIP
x + 71	jmp %edx	CYC, TIP	TIP	CYC,TIP	TIP

Table 33-13. An Illustrative CYC Packet Example

33.3.7 Decoder Synchronization (PSB+)

The PSB packet (Section 33.4.2.17) serves as a synchronization point for a trace-packet decoder. It is a pattern in the trace log for which the decoder can quickly scan to align packet boundaries. No legal packet combination can result in such a byte sequence. As such, it serves as the starting point for packet decode. To decode a trace log properly, the decoder needs more than simply to be aligned: it needs to know some state and potentially some timing information as well. The decoder should never need to retain any information (e.g., LastIP, call stack, compound packet event) across a PSB; all compound packet events will be completed before a PSB, and any compression state will be reset.

When a PSB packet is generated, it is followed by a PSBEND packet (Section 33.4.2.18). One or more packets may be generated in between those two packets, and these inform the decoder of the current state of the processor. These packets, known collectively as PSB+, should be interpreted as "status only", since they do not imply any change of state at the time of the PSB, nor are they associated directly with any instruction or event. Thus, the normal binding and ordering rules that apply to these packets outside of PSB+ can be ignored when these packets are between a PSB and PSBEND. They inform the decoder of the state of the processor at the time of the PSB.

PSB+ can include:

- Timestamp (TSC), if IA32_RTIT_CTL.TSCEn=1.
- Timestamp-MTC Align (TMA), if IA32_RTIT_CTL.TSCEn=1 && IA32_RTIT_CTL.MTCEn=1.
- Paging Information Packet (PIP), if ContextEn=1 and IA32_RTIT_CTL.OS=1. The non-root bit (NR) is set if the logical processor is in VMX non-root operation and the "conceal VMX from PT" VM-execution control is 0.
- VMCS packet, if either the logical is in VMX root operation or the logical processor is in VMX non-root operation and the "conceal VMX from PT" VM-execution control is 0.
- Core Bus Ratio (CBR).
- MODE.TSX, if ContextEn=1 and BranchEn = 1.
- MODE.Exec, if PacketEn=1 or (ContextEn=1 and IA32_RTIT_CTL.EventEn=1).
- Flow Update Packet (FUP), if PacketEn=1.

PSB is generated only when TriggerEn=1; hence PSB+ has the same dependencies. The ordering of packets within PSB+ is not fixed. Timing packets such as CYC and MTC may be generated between PSB and PSBEND, and their meanings are the same as outside PSB+.

A PSB+ can be lost in some scenarios. If IA32_RTIT_STATUS.TriggerEn is cleared just as the PSB threshold is reached, e.g., due to TraceEn being cleared, the PSB+ may not be generated. On processors that support PSB preservation (CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 1), setting IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1 will ensure that a PSB+ that is pending at the time PT is disabled will be recorded by setting IA32_RTIT_STATUS.PendPSB[6] = 1. A PSB will be inserted, and PendPSB cleared, when PT is later re-enabled while PendPSB = 1.

Note that an overflow can occur during PSB+, and this could cause the PSBEND packet to be lost. For this reason, the OVF packet should also be viewed as terminating PSB+. If IA32_RTIT_STATUS.TriggerEn is cleared just as the PSB threshold is reached, the PSB+ may not be generated. TriggerEn can be cleared by a WRMSR that clears IA32_RTIT_CTL.TraceEn, a VM exit that clears IA32_RTIT_CTL.TraceEn, an #SMI, or any time that either IA32_RTIT_STATUS.Stopped is set (e.g., by a TraceStop or ToPA stop condition) or IA32_RTIT_STATUS.Error is set (e.g., by an Intel PT output error). On processors that support PSB preservation (CPUID.(EAX=14H, ECX=0):EBX[bit 6] = 1), setting IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1 will ensure that a PSB+ that is pending at the time PT is disabled will be recorded by setting IA32_RTIT_STATUS.PendPSB[6] = 1. A PSB will then be pended when the saved PT context is later restored.

33.3.8 Internal Buffer Overflow

In the rare circumstances when new packets need to be generated but the processor's dedicated internal buffers are all full, an "internal buffer overflow" occurs. On such an overflow packet generation ceases (as packets would need to enter the processor's internal buffer) until the overflow resolves. Once resolved, packet generation resumes.

When the buffer overflow is cleared, an OVF packet (Section 33.4.2.16) is generated, and the processor ensures that packets which follow the OVF are not compressed (IP compression or RET compression) against packets that were lost.

If IA32_RTIT_CTL.BranchEn = 1, the OVF packet will be followed by a FUP if the overflow resolves while PacketEn=1. If the overflow resolves while PacketEn = 0 no packet is generated, but a TIP.PGE will naturally be generated later, once PacketEn = 1. The payload of the FUP or TIP.PGE will be the Current IP of the first instruction upon which tracing resumes after the overflow is cleared. If the overflow resolves while PacketEn=1, only timing packets may come between the OVF and the FUP. If the overflow resolves while PacketEn=0, any other packets that are not dependent on PacketEn may come between the OVF and the TIP.PGE.

33.3.8.1 Overflow Impact on Enables

The address comparisons to ADDRn ranges, for IP filtering and TraceStop (Section 33.2.5.3), continue during a buffer overflow, and TriggerEn, ContextEn, and FilterEn may change during a buffer overflow. Like other packets, however, any TIP.PGE or TIP.PGD packets that would have been generated will be lost. Further, IA32 RTIT STATUS.PacketByteCnt will not increment, since it is only incremented when packets are generated.

If a TraceStop event occurs during the buffer overflow, IA32_RTIT_STATUS.Stopped will still be set, tracing will cease as a result. However, the TraceStop packet, and any TIP.PGD that result from the TraceStop, may be dropped.

33.3.8.2 Overflow Impact on Timing Packets

Any timing packets that are generated during a buffer overflow will be dropped. If only a few MTC packets are dropped, a decoder should be able to detect this by noticing that the time value in the first MTC packet after the buffer overflow incremented by more than one. If the buffer overflow lasted long enough that 256 MTC packets are lost (and thus the MTC packet 'wraps' its 8-bit CTC value), then the decoder may be unable to properly understand the trace. This is not an expected scenario. No CYC packets are generated during overflow, even if the cycle counter wraps.

Note that, if cycle-accurate mode is enabled, the OVF packet will generate a CYC packet. Because the cycle counter counts during overflows, this CYC packet can provide the duration of the overflow. However, there is a risk that the cycle counter wrapped during the overflow, which could render this CYC misleading.

33.3.9 TNT Disable

Software can opt to omit TNT packets from control flow trace (BranchEn=1) by setting IA32_RTIT_CTL.DisTNT[bit 55]. This can dramatically reduce trace size. Results will vary by workload, but trace size reductions of 40-75% are typical, which will have a corresponding reduction in performance overhead and memory bandwidth consumption from Intel PT. However, omitting TNT packets means the decoder is not able to follow the full control flow trace, since conditional branch and compressed RET results won't be known. Thus, TNT Disable should be employed only for usages that do not depend on full control flow trace.

NOTE

To avoid loss of RET results with TNT Disable, software may wish to disable RET compression by setting IA32_RTIT_CTL.DisRETC[bit 11].

33.3.10 Operational Errors

Errors are detected as a result of packet output configuration problems, which can include output alignment issues, ToPA reserved bit violations, or overlapping packet output with restricted memory. See "ToPA Errors" in Section 33.2.7.2 for details on ToPA errors, and Section 33.2.7.4 for details on restricted memory errors. Operational errors are only detected and signaled when TraceEn=1.

When an operational error is detected, tracing is disabled and the error is logged. Specifically, IA32_RTIT_STATUS.Error is set, which will cause IA32_RTIT_STATUS.TriggerEn to be 0. This will disable generation of all packets. Some causes of operational errors may lead to packet bytes being dropped.

It should be noted that the timing of error detection may not be predictable. Errors are signaled when the processor encounters the problematic configuration. This could be as soon as packet generation is enabled but could also be later when the problematic entry or field needs to be used.

Once an error is signaled, software should disable packet generation by clearing TraceEn, diagnose and fix the error condition, and clear IA32_RTIT_STATUS.Error. At this point, packet generation can be re-enabled.

33.4 TRACE PACKETS AND DATA TYPES

This section details the data packets generated by Intel Processor Trace. It is useful for developers writing the interpretation code that will decode the data packets and apply it to the traced source code.

33.4.1 Packet Relationships and Ordering

This section introduces the concept of packet "binding", which involves determining the IP in a binary disassembly at which the change indicated by a given packet applies. Some packets have the associated IP as the payload (FUP, TIP), while for others the decoder need only search for the next instance of a particular instruction (or instructions) to bind the packet (TNT). However, in many cases, the decoder will need to consider the relationship between packets, and to use this packet context to determine how to bind the packet.

Section 33.4.1.1 below provides detailed descriptions of the packets, including how packets bind to IPs in the disassembly, to other packets, or to nothing at all. Many packets listed are simple to bind, because they are generated in only a few scenarios. Those that require more consideration are typically part of "compound packet events", such as interrupts, exceptions, and some instructions, where multiple packets are generated by a single operation (instruction or event). These compound packet events frequently begin with a FUP to indicate the source address (if it is not clear from the disassembly), and are concluded by a TIP or TIP.PGD packet that indicates the destination address (if one is provided). In this scenario, the FUP is said to be "coupled" with the TIP packet.

Other packets could be in between the coupled FUP and TIP packet. Timing packets, such as TSC, MTC, CYC, or CBR, could arrive at any time, and hence could intercede in a compound packet event. If an operation changes CR3 or the processor's mode of execution, a state update packet (i.e., PIP or MODE) is generated. The state changes indicated by these intermediate packets should be applied at the IP of the TIP* packet. A summary of compound packet events is provided in Table 33-14; see Section 33.4.1.1 for more per-packet details and Section 33.7 for more detailed packet generation examples.

Event Type	Beginning	Middle	End	Comment
Unconditional, uncompressed control-flow transfer	FUP or none	Any combination of PIP, VMCS, MODE.Exec, or none	TIP or TIP.PGD	FUP only for asynchronous events. Order of middle packets may vary. PIP/VMCS/MODE only if the operation modifies the state tracked by these respective packets.
TSX Update	MODE.TSX, and (FUP or none)	None	TIP, TIP.PGD, or none	FUP TIP/TIP.PGD only for TSX abort cases.
Overflow	OVF	PSB, PSBEND, or none	FUP or TIP.PGE	FUP if overflow resolves while ContextEn=1, else TIP.PGE.

Table 33-14. Compound Packet Event Summary

33.4.1.1 Packet Blocks

Packet blocks are a means to dump one or more groups of state values. Packet blocks begin with a Block Begin Packet (BBP), which indicates what type of state is held within the block. Following each BBP there may be one or more Block Item Packets (BIPs), which contain the state values. The block is terminated by either a Block End Packet (BEP) or another BBP indicating the start of a new block.

The BIP packet includes an ID value that, when combined with the Type field from the BBP that preceded it, uniquely identifies the state value held in the BIP payload. The size of each BIP packet payload is provided by the Size field in the preceding BBP packet.

Each block type can have up to 32 items defined for it. There is no guarantee, however, that each block of that type will hold all 32 items. For more details on which items to expect, see documentation on the specific block type of interest.

See the BBP packet description (Section 33.4.2.26) for details on packet block generation scenarios.

Packet blocks are entirely generated within an instruction or between instructions, which dictates the types of packets (aside from BIPs) that may be seen within a packet block. Packets that indicate control flow changes, or other indication of instruction completion, cannot be generated within a block. These are listed in the following table. Other packets, including timing packets, may occur between BBP and BEP.

Table 33-15. Packets Forbidden Between BBP and BEP

TNT
TIP, TIP.PGE, TIP.PGD
MODE.Exec, MODE.TSX
PIP, VMCS
TraceStop
PSB, PSBEND
PTW
MWAIT

It is possible to encounter an internal buffer overflow in the middle of a block. In such a case, it is guaranteed that packet generation will not resume in the middle of a block, and hence the OVF packet terminates the current block. Depending on the duration of the overflow, subsequent blocks may also be lost.

Decoder Implications

When a Block Begin Packet (BBP) is encountered, the decoder will need to decode some packets within the block differently from those outside a block. The Block Item Packet (BIP) header byte has the same encoding as a TNT packet outside of a block, but must be treated as a BIP header (with following payload) within one.

When an OVF packet is encountered, the decoder should treat that as a block ending condition. Packet generation will not resume within a block.

33.4.2 Packet Definitions

The following description of packet definitions are in tabular format. Figure 33-3 explains how to interpret them. Packet bits listed as "RSVD" are not guaranteed to be 0.

Ву	rte Number	Bit	Bit Number				Header bits in Green		Payload in White		
Name	Packet n	ame	\				/		/		
Packet Form	at										
		7	6	5	4	З	/ 2	1	þ		
	0	0	1	0	1	0	1	0	/1		
	1	1	1	0	0	0	1	1	0		
	2	0	1	0	0	0	1	1	0		
	Descripti	Description of fields									
Dependencie	figuratio		eneration con ntrols or othe		eration Sc	cenario Which instructions, events, or other scenarios can cause this packet to be generated.					
Description	Descripti	ion of the pa	cket, includin	g the purp	ose it ser	ves, mea	aning of the in	nformatior	n or payload, etc		
Application		How a decoder should apply this packet. It may bind to a specific instruction from the binary, or to another packet in the stream, or have other implications on decode									

Figure 33-3. Interpreting Tabular Definition of Packet Format

33.4.2.1 Taken/Not-taken (TNT) Packet

	Taken/N	Taken/Not-taken (TNT) Packet												
Packet Format														
		7	6	5	4	3	2	1	0					
	0	1	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	0	Short TNT				
	and BN i									ch that B1 is olde et can contain fro				
		7	6	5	4	3	2	1	0					
	0	0	0	0	0	0	0	1	0	Long TNT				
	1	1	0	1	0	0	0	1	1					
	2	B ₄₀	B ₄₁	B ₄₂	B ₄₃	B ₄₄	B ₄₅	B ₄₆	B ₄₇					
	З	B ₃₂	B ₃₃	B ₃₄	B ₃₅	B ₃₆	B ₃₇	B ₃₈	B ₃₉					
	4	B ₂₄	B ₂₅	B ₂₆	B ₂₇	B ₂₈	B ₂₉	B ₃₀	B ₃₁					
	5	B ₁₆	B ₁₇	B ₁₈	B ₁₉	B ₂₀	B ₂₁	B ₂₂	B ₂₃					
	6	B ₈	B ₉	B ₁₀	B ₁₁	B ₁₂	B ₁₃	B ₁₄	B ₁₅					
	7	1	B ₁	B ₂	B ₃	B ₄	B ₅	B ₆	B ₇					
		7	6	5	4	3								
	0	0	0	1	_	5	2	1	0					
					B ₁	B ₂	B ₃	1 B ₄	0	Short TNT				
		7	6	5	4					Short TNT				
	0	7 0	6 0			B ₂	B ₃ 2 0	B ₄	0	Short TNT Short TNT Long TNT				
	1	0	0	5 0 1	4 0 0	B ₂ 3 0 0	B ₃ 2 0 0	B ₄	0 0 0 1					
	1 2	0 1 B ₂₄	0 0 B ₂₅	5 0 1 B ₂₆	4 0 0 B ₂₇	B ₂ 3 0 0 B ₂₈	B ₃ 2 0 0 B ₂₉	B ₄ 1 1 1 B ₃₀	0 0 0 1 B ₃₁					
	1 2 3	0 1 B ₂₄ B ₁₆	0 0 B ₂₅ B ₁₇	5 0 1 B ₂₆ B ₁₈	4 0 0 B ₂₇ B ₁₉	B ₂ 3 0 0 B ₂₈ B ₂₀	B ₃ 2 0 0 B ₂₉ B ₂₁	B ₄ 1 1 1 B ₃₀ B ₂₂	0 0 0 1 B ₃₁ B ₂₃					
	1 2 3 4	0 1 B ₂₄ B ₁₆ B ₈	0 0 B ₂₅ B ₁₇ B ₉	5 0 1 B ₂₆ B ₁₈ B ₁₀	4 0 0 B ₂₇ B ₁₉ B ₁₁	B ₂ 3 0 0 B ₂₈ B ₂₀ B ₁₂	B ₃ 2 0 0 B ₂₉ B ₂₁ B ₁₃	B ₄ 1 1 1 B ₃₀ B ₂₂ B ₁₄	0 0 0 1 B ₃₁ B ₂₃ B ₁₅					
	1 2 3 4 5	0 1 B ₂₄ B ₁₆	0 0 B ₂₅ B ₁₇	5 0 1 B ₂₆ B ₁₈	4 0 0 B ₂₇ B ₁₉	B ₂ 3 0 0 B ₂₈ B ₂₀	B ₃ 2 0 0 B ₂₉ B ₂₁	B ₄ 1 1 1 B ₃₀ B ₂₂ B ₁₄ B ₆	0 0 0 1 B ₃₁ B ₂₃					
	1 2 3 4 5 6	0 1 B ₂₄ B ₁₆ B ₈ 1 0	0 0 B ₂₅ B ₁₇ B ₉ B ₁ 0	5 0 1 B ₂₆ B ₁₈ B ₁₀ B ₂ 0	4 0 0 B ₂₇ B ₁₉ B ₁₁ B ₃ 0	B ₂ 3 0 0 B ₂₈ B ₂₀ B ₁₂ B ₄ 0	B ₃ 2 0 0 B ₂₉ B ₂₁ B ₁₃ B ₅ 0	B ₄ 1 1 B ₃₀ B ₂₂ B ₁₄ B ₆ 0	0 0 0 1 8 ₃₁ 8 ₂₃ 8 ₁₅ 8 ₇ 0					
	1 2 3 4 5	0 1 B ₂₄ B ₁₆ B ₈ 1	0 0 B ₂₅ B ₁₇ B ₉ B ₁	5 0 1 B ₂₆ B ₁₈ B ₁₀ B ₂	4 0 0 B ₂₇ B ₁₉ B ₁₁ B ₃	B ₂ 3 0 0 8 ₂₈ B ₂₀ B ₁₂ B ₄	B ₃ 2 0 0 B ₂₉ B ₂₁ B ₁₃ B ₅	B ₄ 1 1 1 B ₃₀ B ₂₂ B ₁₄ B ₆	0 0 0 1 8 ₃₁ 8 ₂₃ 8 ₁₅ 8 ₇					

Table 33-16. TNT Packet Definition

Table 33-16. TNT Packet Definition (Contd.)

Description	 Provides the taken/not-taken results for the last 16 (Short TNT) or 147 (Long TNT) conditional branches (Jcc, J*CXZ, or LOOP) or compressed RETs (Section 33.4.2.2). The TNT payload bits should be interpreted as follows: 1 indicates a taken conditional branch, or a compressed RET 0 indicates a not-taken conditional branch TNT payload bits are stored internal to the processor in a TNT buffer, until either the buffer is filled or another packet is to be generated. In either case a TNT packet holding the buffered bits will be emitted, and the TNT buffer will be marked as empty.
Application	Each valid payload bit (that is, bits between the header bits and the trailing Stop bit) applies to an upcoming condi- tional branch or RET instruction. Once a decoder consumes a TNT packet with N valid payload bits, these bits should be applied to (and hence provide the destination for) the next N conditional branches or RETs.

33.4.2.2 Target IP (TIP) Packet

Name	Target IP (TIP) Packet										
Packet Format												
		7	6	5	4	3	2	1	0			
	0	IPBytes			0	1	1	0	1			
	1	TargetIP[7:0]									
	2	TargetIP[
	3	TargetIP[-									
	4 TargetIP[31:24] 5 TargetIP[39:32] 6 TargetIP[47:40] 7 TargetIP[55:48]											
	8	TargetIP[63:56]									
Dependencies	PacketEn		Generation Scenario Indirect branch (including un-compressed RET), far branch, interrupt, exception, INIT, SIPI, VM exit, VM entry, TSX abort, EENTER, EEXIT, ERE-SUME, AEX ¹ .									
Description	Provides th	ne target fo	r some cor	ntrol flow	transfers							
Application	Anytime a TIP is encountered, it indicates that control was transferred to the IP provided in the payload.											
	Anytime a TIP is encountered, it indicates that control was transferred to the IP provided in the payload. The source of this control flow change, and hence the IP or instruction to which it binds, depends on the packets that precede the TIP. If a TIP is encountered and all preceding packets have already been bound, then the TIP wi apply to the upcoming indirect branch, far branch, or VMRESUME. However, if there was a preceding FUP that remains unbound, it will bind to the TIP. Here, the TIP provides the target of an asynchronous event or TSX abor that occurred at the IP given in the FUP payload. Note that there may be other packets, in addition to the FUP, whi will bind to the TIP packet. See the packet application descriptions for other packets for details.											

Table 33-17. TIP Packet Definition

NOTES:

1. EENTER, EEXIT, ERESUME, AEX would be possible only for a debug enclave.

IP Compression

The IP payload in a TIP. FUP, TIP.PGE, or TIP.PGD packet can vary in size, based on the mode of execution, and the use of IP compression. IP compression is an optional compression technique the processor may choose to employ to reduce bandwidth. With IP compression, the IP to be represented in the payload is compared with the last IP sent out, via any of FUP, TIP, TIP.PGE, or TIP.PGD. If that previous IP had the same upper (most significant) address bytes, those matching bytes may be suppressed in the current packet. The processor maintains an internal state of the "Last IP" that was encoded in trace packets, thus the decoder will need to keep track of the "Last IP" state in

software, to match fidelity with packets generated by hardware. "Last IP" is initialized to zero, hence if the first IP in the trace may be compressed if the upper bytes are zeroes.

The "IPBytes" field of the IP packets (FUP, TIP, TIP.PGE, TIP.PGD) serves to indicate how many bytes of payload are provided, and how the decoder should fill in any suppressed bytes. The algorithm for reconstructing the IP for a TIP/FUP packet is shown in the table below.

Table 33-18.	FUP/TIP IP Reconstruction
--------------	---------------------------

IPBytes	Uncompresse	Uncompressed IP Value											
	63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0					
000Ь	None, IP is out of context												
001Ь	Last IP[63:16] IP Payload[15:0]												
010Ь	Last IP[63:32	2]			IP Payload[31:0]								
011Ь	IP Payload[47	7] extended	IP Payload[47	7:0]									
100ь	Last IP [63:48	8]	IP Payload[47	7:0]									
101Ь	Reserved												
110ь	IP Payload[63	IP Payload[63:0]											
111Ь	Reserved	Reserved											

The processor-internal Last IP state is guaranteed to be reset to zero when a PSB is sent out. This means that the IP that follows the PSB with either be un-compressed (011b or 110b, see Table 33-18), or compressed against zero.

At times, "IPbytes" will have a value of 0. As shown above, this does not mean that the IP payload matches the full address of the last IP, but rather that the IP for this packet was suppressed. This is used for cases where the IP that applies to the packet is out of context. An example is the TIP.PGD sent on a SYSCALL, when tracing only USR code. In that case, no TargetIP will be included in the packet, since that would expose an instruction point at CPL = 0. When the IP payload is suppressed in this manner, Last IP is not cleared, and instead refers to the last IP packet with a non-zero IPBytes field.

On processors that support a maximum linear address size of 32 bits, IP payloads may never exceed 32 bits (IPBytes <= 010b).

Indirect Transfer Compression for Returns (RET)

In addition to IP compression, TIP packets for near return (RET) instructions can also be compressed. If the RET target matches the next IP of the corresponding CALL, then the TIP packet is unneeded, since the decoder can deduce the target IP by maintaining a CALL/RET stack of its own.

When a RET is compressed, a Taken indication is added to the TNT buffer. Because the RET generates no TIP packet, it also does not update the internal Last IP value, and thus the decoder should treat it the same way. If the RET is not compressed, it will generate a TIP packet (just like when RET compression is disabled, via IA32_RTIT_CTL.DisRETC).

A CALL/RET stack can be maintained by the decoder by doing the following:

- 1. Allocate space to store 64 RET targets.
- For near CALLs, push the Next IP onto the stack. Once the stack is full, new CALLs will force the oldest entry off the end of the stack, such that only the youngest 64 entries are stored. Note that this excludes zero-length CALLs, which are direct near CALLs with displacement zero (to the next IP). These CALLs typically don't have matching RETs.
- 3. For near RETs, pop the top (youngest) entry off the stack. This will be the expected target of the RET.

In cases where a RET is compressed, the RET target is guaranteed to match the expected target from 3) above. If the target is not compressed, a TIP packet will be generated with the RET target, which may differ from the expected target in some cases.

The hardware ensures that packets read by the decoder will always have seen the CALL that corresponds to any compressed RET. The processor will never compress a RET across a PSB, a buffer overflow, or scenario where PacketEn=0. This means that a RET whose corresponding CALL executed while PacketEn=0, or before the last PSB, etc., will not be compressed.

If the CALL/RET stack is manipulated or corrupted by software, and thereby causes a RET to transfer control to a target that is inconsistent with the CALL/RET stack, then the RET will not be compressed, and will produce a TIP packet. This can happen, for example, if software executes a PUSH instruction to push a target onto the stack, and a later RET uses this target.

For processors that employ deferred TIPs (Section 33.4.2.3), an uncompressed RET will not be deferred, and hence will force out any accumulated TNTs or TIPs. This serves to avoid ambiguity, and make clear to the decoder whether the near RET was compressed, and hence a bit in the in-progress TNT should be consumed, or uncompressed, in which case there will be no in-progress TNT and thus a TIP should be consumed.

Note that in the unlikely case that a RET executes in a different execution mode than the associated CALL, the decoder will need to model the same behavior with its CALL stack. For instance, if a CALL executes in 64-bit mode, a 64-bit IP value will be pushed onto the software stack. If the corresponding RET executes in 32-bit mode, then only the lower 32 target bits will be popped off of the stack, which may mean that the RET does not go to the CALL's Next IP. This is architecturally correct behavior, and this RET could be compressed, thus the decoder should match this behavior.

33.4.2.3 Deferred TIPs

The processor may opt to defer sending out the TNT when TIPs are generated. Thus, rather than sending a partial TNT followed by a TIP, both packets will be deferred while the TNT accumulates more Jcc/RET results. Any number of TIP packets may be accumulated this way, such that only once the TNT is filled, or once another packet (e.g., FUP) is generated, the TNT will be sent, followed by all the deferred TIP packets, and finally terminated by the other packet(s) that forced out the TNT and TIP packets. Generation of many other packets (see list below) will force out the TNT and any accumulated TIP packets. This is an optional optimization in hardware to reduce the bandwidth consumption, and hence the performance impact, incurred by tracing.

Code Flow	Packets, Non-Deferred TIPS	Packets, Deferred TIPS
0х1000 стр %гсх, 0		
0x1004 jnz Foo // not-taken		
0x1008 jmp %rdx	TNT(0b0), TIP(0x1308)	
0x1308 cmp %rcx, 1		
0x130c jnz Bar // not-taken		
0x1310 cmp %rcx, 2		
0x1314 jnz Baz // taken		
0x1500 cmp %eax, 7		
0x1504 jg Exit // not-taken	TNT(0b010), TIP(0x1100)	
0x1508 jmp %r15		
0x1100 cmp %rbx, 1		
0x1104 jg Start // not-taken		
0x1108 add %rcx, %eax	TNT(0b0), FUP(0x110c),	
0x110c // an asynchronous Interrupt arrives	TIP(0xcc00)	
INThandler:		TNT(0b00100), TIP(0x1308),
0xcc00 pop %rdx		TIP(0x1100), FUP(0x110c), TIP(0xcc00)

Table 33-19. TNT Examples with Deferred TIPs

33.4.2.4 Packet Generation Enable (TIP.PGE) Packet

Name	Target IP - Packet Generation Enable (TIP.PGE) Packet											
Packet Format												
		7	6	5	4	3	2	1	0			
	0	IPBytes			1	0	0	0	1			
	1	TargetIP	7:0]		•			•	•			
	2	TargetIP	15:8]									
	3	TargetIP	23:16]									
	4	TargetIP	31:24]									
	5											
	6	TargetIP[47:40]										
	7	TargetlP[55:48]										
	8	TargetIP	63:56]									
Dependencies	PacketEn t	ransitions 1	o 1		Generation Any branch instruction, control flow transfer, or MOV Scenario CR3 that sets PacketEn, a WRMSR that enables							
					SCEIIGIIU				•			
Description	 Indicates that PacketEn has transitioned to 1. It provides the IP at which the tracing begins. This can occur due to any of the enables that comprise PacketEn transitioning from 0 to 1, as long as all the others are asserted. Examples: TriggerEn: This is set on software write to set IA32_RTIT_CTL.TraceEn as long as the Stopped and Error bits in IA32_RTIT_STATUS are clear. The IP payload will be the Next IP of the WRMSR. FilterEn: This is set when software jumps into the tracing region. This region is defined by enabling IP filtering in IA32_RTIT_CTL.ADDRn_CFG, and defining the range in IA32_RTIT_ADDRn_[AB], see. Section 33.2.5.3. The IP payload will be the target of the branch. ContextEn: This is set on a CPL change, a CR3 write or any other means of changing ContextEn. The IP payload will be the target of the branch. 											
Application	TIP.PGE pa	ckets bind i	to the instr	uction at th	ne IP given	in the p	bayload.					

Table 33-20. TIP.PGE Packet Definition

33.4.2.5 Packet Generation Disable (TIP.PGD) Packet

Name	Target IP - Packet Generation Disable (TIP.PGD) Packet										
Packet Format											
		7	6	5	4	З	2	1	0		
	0	IPBytes			0	0	0	0	1		
	1	TargetIP[7:0]								
	2	TargetIP[15:8]								
	3	TargetIP[23:16]								
	4	TargetIP[-								
	5	TargetIP[-								
	6	TargetIP[47:40]									
	7	TargetIP[55:48]									
	8	8 TargetIP[63:56]									
Dependencies	PacketEn tr 0	ansitions to	Genera Scenar							R3 that clears clears PacketEn	
Description	 Indicates that PacketEn has transitioned to 0. It will include the IP at which the tracing ends, unless ContextEn= 0 or TraceEn=0 at the conclusion of the instruction or event that cleared PacketEn. PacketEn can be cleared due to any of the enables that comprise PacketEn transitioning from 1 to 0. Examples: TriggerEn: This is cleared on software write to clear IA32_RTIT_CTL.TraceEn, or when IA32_RTIT_STATUS.Stopped is set, or on operational error. The IP payload will be suppressed in this case, and the "IPBytes" field will have the value 0. FilterEn: This is cleared when software jumps out of the tracing region. This region is defined by enabling IP filtering in IA32_RTIT_CTL.ADDRn_CFG, and defining the range in IA32_RTIT_ADDRn_[AB], see. Section 33.2.5.3. The IP payload will depend on the type of the branch. For conditional branches, the payload is suppressed (IPBytes = 0), and in this case the destination can be inferred from the disassembly. For any other type of branch, the IP payload will be the target of the branch. ContextEn: This can happen on a CPL change, a CR3 write or any other means of changing ContextEn. See Section 33.2.5.3 for details. In this case, when ContextEn is cleared, there will be no IP payload. The "IPBytes" field will have value 0. Note that, in cases where a branch that would normally produce a TIP packet (i.e., far transfer, indirect branch, interrupt, etc) or TNT update (conditional branch or compressed RT) causes PacketEn to transition from 1 to 0, the TIP or TNT bit will be replaced with TIP.PGD. The payload of the TIP.PGD will be the target of the branch, unless the result of the instruction causes TraceEn or ContextEn to be cleared (ie, SYSCALL when IA32_RTIT_CTL.OS=0, In the case where a conditional branch clears FilterEn and hence PacketEn, there will be no TNT bit for this branch, replaced 										
Application	When produ In cases wh asynchrono TIP, and sho the operation If there is no then the TII the next bra	where a conditional branch clears FilterEn and hence PacketEn, there will be no TNT bit for this branch, replaced instead by the TIP.PGD. TIP.PGD can be produced by any branch instructions, as well as some non-branch instructions, that clear PacketEn. When produced by a branch, it replaces any TIP or TNT update that the branch would normally produce. In cases where there is an unbound FUP preceding the TIP.PGD, then the TIP.PGD is part of compound operation (i.e., asynchronous event or TSX abort) which cleared PacketEn. For most such cases, the TIP.PGD is simply replacing a TIP, and should be treated the same way. The TIP.PGD may or may not have an IP payload, depending on whether the operation cleared ContextEn. If there is not an associated FUP, the binding will depend on whether there is an IP payload. If there is an IP payload, then the TIP.PGD payload, or the next branch that would normally generate a TIP or TNT packet. If there is no IP payload, then the TIP.PGD should apply to the next branch or MOV CR3 instruction.									

Table 33-21. TIP.PGD Packet Definition

33.4.2.6 Flow Update (FUP) Packet

Name	Flow Update (FUP) Packet											
Packet Format												
		7	6	5	4	3	2	1	0			
	0	IPBytes			1	1	1	0	1			
	1	IP[7:0]										
	2	IP[15:8]										
	3	IP[23:16]										
	4	IP[31:24]										
	5	- · · [· -]										
	6											
	7	IP[55:48]										
	8	IP[63:56]										
Dependencies	TriggerEn & (Typically de BranchEn an see Section 33.4.2.21, an 33.4.2.22 fo	epends on Id FilterEn a 33.2.5, Sec Ind Section	s well,	Generation Scenario	Asynchronous Events (interrupts, exceptions, INIT, SIPI, SMI, VM exit, #MC), PSB+, XBEGIN, XEND, XABORT, XACQUIRE, XRELEASE, EENTER, EEXIT, ERESUME, EEE, AEX, ¹ , INTO, INT1, INT3, INT <i>n</i> , a WRMSR that disables packet generation.							
Description							other instr	uctions. Is n	ever sent alo	ne, always sent		
Application	packets. In TSX cases the case of Otherwise, f vides the so	with an associated TIP or MODE packet, and potentially others. FUP packets provide the IP to which they bind. However, they are never standalone, but are coupled with other packets. In TSX cases, the FUP is immediately preceded by a MODE.TSX, which binds to the same IP. A TIP will follow only in the case of TSX aborts, see Section 33.4.2.8 for details. Otherwise, FUPs are part of compound packet events (see Section 33.4.1). In these compound cases, the FUP pro- vides the source IP for an instruction or event, while a following TIP (or TIP.PGD) packet will provide the destination IP. Other packets may be included in the compound event between the FUP and TIP.										

Table 33-22. FUP Packet Definition

NOTES:

1. EENTER, EEXIT, ERESUME, EEE, AEX apply only if Intel Software Guard Extensions is supported.

FUP IP Payload

Flow Update Packet gives the source address of an instruction when it is needed. In general, branch instructions do not need a FUP, because the source address is clear from the disassembly. For asynchronous events, however, the source address cannot be inferred from the source, and hence a FUP will be sent. Table 33-23 illustrates cases where FUPs are sent, and which IP can be expected in those cases.

Event	Flow Update IP	Comment
External Interrupt, NMI/SMI, Traps, Machine Check (trap-like), INIT/SIPI	Address of next instruction (Next IP) that would have been executed	Functionally, this matches the LBR FROM field value and also the EIP value which is saved onto the stack.
Exceptions/Faults, Machine check (fault-like)	Address of the instruction which took the exception/fault (Current IP)	This matches the similar functionality of LBR FROM field value and also the EIP value which is saved onto the stack.
Software Interrupt	Address of the software interrupt instruction (Current IP)	This matches the similar functionality of LBR FROM field value, but does not match the EIP value which is saved onto the stack (Next Linear Instruction Pointer - NLIP).
EENTER, EEXIT, ERESUME, Enclave Exiting Event (EEE), AEX ¹	Current IP of the instruction	This matches the LBR FROM field value and also the EIP value which is saved onto the stack.
XACQUIRE	Address of the X* instruction	
XRELEASE, XBEGIN, XEND, XABORT, other transactional abort	Current IP	
#SMI	IP that is saved into SMRAM	
WRMSR that clears TraceEn, PSB+	Current IP	

Table 33-23. FUP Cases and IP Payload

NOTES:

1. Information on EENTER, EEXIT, ERESUME, EEE, Asynchronous Enclave eXit (AEX) can be found in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3D.

On a canonical fault due to sequentially fetching an instruction in non-canonical space (as opposed to jumping to non-canonical space), the IP of the fault (and thus the payload of the FUP) will be a non-canonical address. This is consistent with what is pushed on the stack for such faulting cases.

If there are post-commit task switch faults, the IP value of the FUP will be the original IP when the task switch started. This is the same value as would be seen in the LBR_FROM field. But it is a different value as is saved on the stack or VMCS.

33.4.2.7 Paging Information (PIP) Packet

Name	Paging Info	aging Information (PIP) Packet													
Packet Format															
		7	6	5	4	3	2	1	0]					
	0	0	0	0	0	0	0	1	0						
	1	0	1	0	0	0	0	1	1						
	2	CR3[11:5] or 0						RSVD/NR	-					
	3	CR3[19:1	-							-					
	4	CR3[27:2	-												
	5	CR3[35:2	-							_					
	6	CR3[43:3	-							_					
	7	CR3[51:44]													
Dependencies		ggerEn && ContextEn && Generation MOV CR3, Task switch, INIT, SIPI, PSB+, VM exit, B2_RTIT_CTL.OS Scenario VM entry e CR3 payload shown includes only the address portion of the CR3 value. For PAE paging, CR3[11:5] are thus													
Application	This packe MOV CR Task Sw INIT and VM exit VM entr PIPs are no ations, see will be proo The purpos binaries to The PIP pa PIPs gener ceal VMX f	t holds the 3 operation vitch 3 SIPI , if "concea ty, if "concea section 33 duced. se of the P the linear icket contai rated by VM from PT" VM	CR3 addre	PT" VM-e m PT" VM-e m PT" VM changes t details. No cate to th that are b r CR3 value t the NR I n control i	te that, for e decoder w eing traced. we when CR3 bit. PIPs gen s 0 (see Sec	erated on s 0 (see Se ol is 0 11 and RSM some cases hich applic is written erated in V tion 33.5.1	operations ction 33.5. . This is duo s of task sv ation is rur /MX non-ro). All other	that modi 1) e to the sp vitch wher nning, so th ot operation PIPs clear	ecial behavior e CR3 is not n nat it can apply on set the NR the NR bit.	bit if the "con-					
Application	When a PIF 1) If there and it heno 33.4.1). Fir 2) Otherwinew CR3 t	 WMX from PT" VM-execution control is 0 (see Section 33.5.1). All other PIPs clear the NR bit. the purpose of the PIP packet is to help the decoder uniquely identify what software is running at any given time. <i>I</i> hen a PIP is encountered, a decoder should do the following:) If there was a prior unbound FUP (that is, a FUP not preceded by a packet such as MODE.TSX that consumes it, nd it hence pairs with a TIP that has not yet been seen), then this PIP is part of a compound packet event (Section 3.4.1). Find the ending TIP and apply the new CR3/NR values to the TIP payload IP.) Otherwise, look for the next MOV CR3, far branch, or VMRESUME/VMLAUNCH in the disassembly, and apply the ew CR3 to the next (or target) IP. or examples of the packets generated by these flows, see Section 33.7. 													

Table 33-24. PIP Packet Definition

NOTES:

1. Earlier versions of this manual used the term "IA-32e paging" to identify 4-level paging.

33.4.2.8 MODE Packets

MODE packets keep the decoder informed of various processor modes about which it needs to know in order to properly manage the packet output, or to properly disassemble the associated binaries. MODE packets include a header and a mode byte, as shown below.

	7	6	5	4	3	2	1	0			
0	1	0	0	1	1	0	0	1			
1	Leaf ID			Mode							

Table 33-25. General Form of MODE Packets

The MODE Leaf ID indicates which set of mode bits are held in the lower bits.

MODE.Exec Packet

Name	MODE.Exec	Packet									
Packet Format											
		7	6	5	4	3	2	1	0		
	0	1	0	0	1	1	0	0	1		
	1	0	0	0	Rese	erved	IF	CS.D	(CS.L & LMA)		
	MODE Leaf I	ID is '000.									
Dependencies	TriggerEn && ContextEn && FilterEn	Generat Scenario	C		CTL.Branch on that chai scenario, s	En=1. nges RFLA(uch that an	GS.IF, if IA3	2_RTIT_CT	ı, if TL.EventEn=1. acked may have changed		
Description	Essential for Trace Support MODE.Exect tracing resu the operation a FUP for no dependencies needed MOD press the Min MODE.Exect	r the deco ort"), it ind is sent at mes. In th on that cha on-branch es are not DE.Exec or ODE.Exec packets ar	der to pro icates wh the time of e former anges the operation met, the nee tracing when tra- re genera	operly disassi ien interrupt of a mode ch case, the MO mode, and is ns (CLI, STI, o processor er g resumes (p cing resumes	emble the a s are mask ange, if dep DE.Exec pa guarantee r POPF if E nsures that preceding the s if the moo CS.D, or EFI	associated l ed by provi pendencies acket is gen d to be follo ventEn=1). the decodu ne TIP.PGE, le matches ER.LMA cha	binary. Fur ding the Rf are met at berated alor owed by a In cases w er doesn't I if BranchE that of the nges only i	ther, if CPL FLAGS.IF va the time, ng with oth FIP or TIP.F here the m ose track on =1). The p a last MOD f control fl	otherwise it is sent when her packets that result from PGE for branch operations, or node changes while filtering of the mode by sending any processor may opt to sup- E.Exec packet. low tracing is enabled		
	(EventEn=1)	1 1 0 0 packets ar	re genera		N/A 64- 32- 16- rupt flag (R	bit mode bit mode bit mode FLAGS.IF) c	hanges onl	-	tracing is enabled		
Application	The IF field in MODE.Exec packets is populated only if EventEn=1 (IF = EFLAGS.IF & EventEn). MODE.Exec always precedes an IP packet (TIP, TIP.PGE, or FUP). The mode change applies to the IP address in the payload of the IP packet. When MODE.Exec is followed by a FUP, it is a stand-alone FUP and should be consumed by the MODE.Exec.										

MODE.TSX Packet

Name	MODE.TSX	Packet											
Packet Format													
		7	6	5	4	3	2	1	0	7			
	0	1	0	0	1	1 0 0		0	1				
	1	0	0	1	0	0	0	TXAbort	InTX				
				-		1							
Dependencies	TriggerEn 8	&& Contex	tEn	Genera Scenari				T, XACQUIRE s TSX Abort,	, XRELEASE, if InTX PSB+	(
Description	Indicates when a TSX transaction (either HLE or RTM) begins, commits, or aborts. Instructions executed transaction ally will be "rolled back" if the transaction is aborted.												
	TXAbort	InTX	Impl	cation									
	1	1	N/A										
	0	1	Trar	saction beg	gins, or e	executing tran	sactionally						
	1	0	Trar	saction abo	orted								
	0	0	Trar	saction cor	nmitted,	or not execut	ting transa	ctionally					
Application	applies to t mode chang MODE.TSX	0 0 Transaction committed, or not executing transactionally If PacketEn=1, MODE.TSX always immediately precedes a FUP. If the TXAbort bit is zero, then the mode chang applies to the IP address in the payload of the FUP. If TXAbort=1, then the FUP will be followed by a TIP, and t mode change will apply to the IP address in the payload of the TIP. MODE.TSX packets may be generated when PacketEn=0, due to FilterEn=0. In this case, only the last MODE.TS generated before TIP.PGE need be applied.											

Table 33-27. MODE.TSX Packet Definition

33.4.2.9 TraceStop Packet

Name	TraceStop P	acket												
Packet Format														
		7	6	5	4	3	2	1	0					
	0	0	0	0	0	0	0	1	0					
	1	1	0	0	0	0	0	1	1					
Dependencies	TriggerEn &	TriggerEn && ContextEn Generation Taken branch with target in TraceStop IP region, MOV CR3 in TraceStop IP region, or WRMSR that sets TraceEn in TraceStop IP region. Indicates when software has extend a ware configured TraceStop region. Taken branch with target in TraceStop IP region, MOV CR3 in TraceStop IP region.												
Description	When the IP ables tracing packet to be The TraceSt packets, and	ndicates when software has entered a user-configured TraceStop region. When the IP matches a TraceStop range while ContextEn and TriggerEn are set, a TraceStop action occurs. This disables tracing by setting IA32_RTIT_STATUS.Stopped, thereby clearing TriggerEn, and causes a TraceStop backet to be generated. The TraceStop action also forces FilterEn to 0. Note that TraceStop may not force a flush of internally buffered backets, and thus trace packet generation should still be manually disabled by clearing IA32_RTIT_CTL.TraceEn												
Application	PacketEn, or can be applie	before examining output. See Section 33.2.5.3 for more details. If TraceStop follows a TIP.PGD (before the next TIP.PGE), then it was triggered either by the instruction that cleared PacketEn, or it was triggered by some later instruction that executed while FilterEn=0. In either case, the TraceStop can be applied at the IP of the TIP.PGD (if any). If TraceStop follows a TIP.PGE (before the next TIP.PGD), it should be applied at the last known IP.												

Table 33-28. TraceStop Packet Definition

33.4.2.10 Core:Bus Ratio (CBR) Packet

Table 33-29. CBR Packet Definition

Name	Core:Bus Ra	tio (CBR) P	acket										
Packet Format		-	_				-	-					
		7	6	5	4	3	2	1	0				
	0	0	0	0	0	0	0	1	0				
	1												
	2	Core:Bus	Ratio						•				
	3	3 Reserved											
		•											
Dependencies	TriggerEn			Generation Scenario			ncy change Icket gener		e wake up, PSB+, an	d after			
Description	Indicates the	Indicates the core:bus ratio of the processor core. Useful for correlating wall-clock time and cycle time.											
Application	tions, softw	The CBR packet indicates the point in the trace when a frequency transition has occurred. On some implementa- tions, software execution will continue during transitions to a new frequency, while on others software execution ceases during frequency transitions. There is not a precise IP provided, to which to bind the CBR packet.											

33.4.2.11 Timestamp Counter (TSC) Packet

Name	Tir	mestamp Co	ounter (TSC	i) Packet											
Packet Format															
			7	6	5	4	3		2	1	0				
		0	0	0	0	1	1		0	0	1				
		1	SW TSC[7	:0]				•							
		2	SW TSC[1	TSC[15:8]											
		3	SW TSC[2	/ TSC[23:16]											
		4	SW TSC[3	/ TSC[31:24]											
		5	-	v TSC[39:32]											
		6	SW TSC[4	-											
		7	SW TSC[5	5:48]											
Dependencies		32_RTIT_C	TL.TSCEn 8									Intel PT timing			
	Tr	iggerEn		Scena								state changes, n of TraceEn			
						from 0 to				1011.71130 0		Tor Hacech			
Description												urned by the			
				nay be use	eful for tr	acking wal	-clock tim	e, and	d synchro	nizing the p	packets in t	he log with			
			nestamped logs. ket provides a wall-clock proxy of the event which generated it (packet generation enable, sleep state wake,												
Application												ep state wake, eding packets			
												esent instruc-			
		ons that exe									·				

Table 33-30. TSC Packet Definition

33.4.2.12 Mini Time Counter (MTC) Packet

Name	Mini time Co	ounter (MTC)) Pack	(et								
Packet Format												
		7	6	5	4	3	2	1	0			
	0	0	1	0	1	1	0	0	1			
	1	CTC[N+7:	N]			·	·					
Dependencies	IA32_RTIT_ TriggerEn	CTL.MTCEn		Generation Scenario	Period (ART).	ic, based on	the core cr	rystal clock	, or Always Runnin	g Timer		
Description	Timestamp of Non-Turbo f Software ca field (see Se See Section MTC provide Whenever th range. This a sent, by kee truncated bi There are ca decoder sho mine how m dropped.	Copy) paylog frequency, a an select the ection 33.2.8 33.8.3 for c as 8 bits from hat 8-bit ran allows the d eping track o its, CTC[N-1: ases in whic build be able hany MTC pa	ad va and the thre 3.2) to details m the age bo ecode of hov :0], ar h MT(to red ackets	lue is set to (AR ne ratio can be of shold N, which of a supported va s on how to use ART, starting w eing watched ch er to keep track w many MTC pao re 0 at the time C packet can be cover from such s were dropped.	T >> N) determin determin alue usin the MTU vith the t anges, a of how n kets we of the M dropped cases b It is not	& FFH. The ed from CPU es the MTC g the looku C payload to bit selected an MTC pack much wall-cl re sent and ITC packet. d, due to ove y checking t expected th	frequency JID leaf 151 frequency p enumera o track TSC by MTCFree et will be s lock time ha what their erflow or o the 8-bit pa hat >256 c	of the ART H, as descri by setting ted by CPU time. q to dictate ent out wit as elapsed s value was ther micro- ayload of th onsecutive		laximum 3.3. L.MTCFreq 3.1). the packet. that 8-bit acket was nfer the tions. The t, to deter- ld ever be		
Application	mine how many MTC packets were dropped. It is not expected that >256 consecutive MTC packets should ever be dropped. MTC does not precisely indicate the time of any other packet, nor does it bind to any IP. However, all preceding packets represent instructions or events that executed before the indicated ART time, and all subsequent packets represent instructions that executed after, or at the same time as, the ART time.											

Table 33-31. MTC Packet Definition

33.4.2.13 TSC/MTC Alignment (TMA) Packet

Name	TS	SC/MTC Alig	nment (TM	A) Packet											
Packet Format															
			7	6	5		4	3	2	1	0	l			
		0	0	0	0		0	0	0	1	0	1			
		1	0	1 1 1 0 0 1 1											
		2	CTC[7:0]	-											
		3	CTC[15:8												
		4	Reserved												
		5	FastCour	astCounter[7:0]											
		6	Reserved								FC[8]	I			
Dependencies		32_RTIT_C 32_RTIT_C				enera ario	tion Sce-	Sent w	ith any TSC	packet.					
Description	pa co	ckets. With	A packet serves to provide the information needed to allow the decoder to correlate MTC packets with TSC s. With this packet, when a MTC packet is encountered, the decoder can determine how many timestamp r ticks have passed since the last TSC or MTC packet. See Section 33.8.3.2 for details on how to make this cal-												
Application		-	ation. A is always sent immediately following a TSC packet, and the payload values are consistent with the TSC payload ue. Thus the application of TMA matches that of TSC.												

Table 33-32. TMA Packet Definition

33.4.2.14 Cycle Count (CYC) Packet

Name	Cvo	cle Count ((CYC) Packet		55. Cycle										
Packet Format	-,			-											
	[7	6	5	4	3	2		1	(0			
		0	Cycle Cou		5		5	Exp		1		1	-		
	-	1	1	nter[11:5]								Ехр	-		
		2	-	nter[18:12								Exp	-		
			-	-	- previous by	yte)						•	-		
Dependencies		B2_RTIT_CTL.CYCEn && iggerEnGeneration Sce- narioCan be sent at any time, though a maximum of one CYC packet is sent per core clock cycle. See Section 33.3.6 for CYC-eligible packets.e Cycle Counter field increments at the same rate as the processor core clock ticks, but with a variable length for-													
Description	main fit t 40 CYU ser IA3 Sec Wh CYU the In a ser prc ind oth Wh CYU cyc Wh pao las CYU	t (using a t the CYC val 95 inclusiv C provides at in every r of CYC pa 32_RTIT_C ction 33.3.1 an CycThr C-eligible p e precise cy addition to ve simply bocessor's in licate the c an CycThr C packet. O cle that pro- ben using C cket is truly t CYC time, C provides	trailing EXP ue is less th e, a 2-byte the numbe cycle in wh ckets, at th TL.CycThre 6. esh=0, and acket is ger ycle time of these CYC p to update t ternal cycle ycle time o gible packet esh>0, CYC nce this the oduces othe YC thresho y known. Of . and before the offset of	bit field) a han 32, a 1 CYC will be r of core cl ich an eligi e expense sh field (se hence no the rated. The the packets packets ge he decode counter cl f any othe is seen. packets an r CYC-eligi ds, only the her operate the next	nd a range -byte CYC e generate ocks that ble packet of some p e Section threshold in e CYC pack ts that foll nerated wir r with the loesn't cau r packet or re generat s passed, ti ble packet ie cycle tin tions simpl CYC time.	e-capped will be ge thave pass is generation orecision. 33.2.8.2) s in use, t act will pr low. ith other number of se cycle i operation ed only a he behav s, or coul- ne of the y have the mast CYC p	byte lengt enerated, yte 0 Exp sed since t ated, or so These set For detai hen a CYC ecede the packets, C of cycles p nformatio on, and wil fter a min ior above d be sent operation heir execu acket) for	th. with Exp: =1 and by the last C oftware ca trings are Is on Cycl C packet w other packet assed, an on to be lo I be follow imum nur resumes, stand-alo (instruct tion time the CYC-e	=0. If rte 1 YC pa an opp confi e-Acc vill be ckets ts can d are st. Th ved b nber o wher ne. ion or boun iligibl	the CYC Exp=0. <i>A</i> (cket. CY to use a gured use arrate Ma generat generat used to hese star y another of cycles re CYC w revent) ded: the e packet	value And so (C can a thre sing the ode, II ted in ted in ted ted in ted	e is betw o on. be con eshold t he PC calcu any cyc the cyc d-alone ire that one CYC C packe e passe her be s generat npleted	ween 32 a figured to to limit the ulation, etc cle in which le, and pro- . These para a wrap of packets d t before a d since the sent in the tes the CYC at or after . If anothe	nd be num- c, see h any vides ckets the lo not ny e last next c r the r CYC	
Αρριιcation	is e CY If a	encountere C-eligible p a CYC packe	d before th	e next CY(ted by a T	C-eligible p	acket, the	e cycle val	ues shoul	d be a	accumula	ated a	and app	lied to the	next	

Table 33-33. Cycle Count Packet Definition

33.4.2.15 VMCS Packet

E.

Name	VMCS Packet													
Packet Format														
		7	6	5	4	3	2	1	0					
	0	0	0	0	0	0	0	1	0					
	1	1	1	0	0	1	0	0	0					
	2	VMCS point												
	3	VMCS point	ter [27:20]											
	4	VMCS pointer [27:20] VMCS pointer [35:28] VMCS pointer [43:36]												
	5		VMCS pointer [43:36]											
	6	VMCS point												
		VMCS pointer [51:44]												
Dependencies		erEn && ContextEn; Generation Scenario Generated on successful VMPTRLD, and optionally on PSB+, SMM VM exits, and VM entries that return from SMM (see Section 33-53).												
Description	The VMCS pa	cket provides	s a VMCS po	inter for a d	ecoder to de	termine the	transition o	of code conte	exts:					
	logical pr	ocessor's VM	CS pointer e	established l	by VMPTRLD	(for subseq	uent execut	ion of a VM g	t contains the guest context). er. If the "conceal					
	VMX fro		t control is (e Section 33.6 on					
	VMCS. If VM entry	the "conceal" y is to VMX ro	VMX from P ot operatio	T" VM-entry n or VMX no	r control is 0, n-root opera	a VMCS pac tion is indica	ket provides ated by the F	s this pointer PIP.NR bit.	e SMM-transfer . Whether the					
	set all 64 bits	s in the VMCS	pointer fiel	d.			·		been cleared will					
] 0,0000	- F						
Application	 VMCS packets will not be seen on processors with IA32_VMX_MISC[bit 14]=0, as these processors do not allow TraceEn to be set in VMX operation. The purpose of the VMCS packet is to help the decoder uniquely identify changes in the executing software context in situations that CR3 may not be unique. When a VMCS packet is encountered, a decoder should do the following: If there was a prior unbound FUP (that is, a FUP not preceded by a packet such as MODE.TSX that consumes it, and it hence pairs with a TIP that has not yet been seen), then this VMCS is part of a compound packet event (Section 33.4.1). Find the ending TIP and apply the new VMCS base pointer value to the TIP payload IP. Otherwise, look for the next VMPTRLD, VMRESUME, or VMLAUNCH in the disassembly, and apply the new VMCS base pointer on the next VM entry. For examples of the packets generated by these flows, see Section 33.7. 													

Table 33-34. VMCS Packet Definition

33.4.2.16 Overflow (OVF) Packet

Name	Overflow (O	VF) Packet											
Packet Format													
		7	6		5	4	3	2	1	0			
	0	0	0		0	0	0	0	1	0			
	1	1	1		1	1	0	0	1	1			
Dependencies	TriggerEn	TriggerEn Generation On resolution of internal buffer overflow Scenario											
Description		l, OVF is fo								ets were likely lost. et generation resum			
Application	When an OVF packet is encountered, the decoder should skip to the IP given in the subsequent FUP or TIP.PGE. The cycle counter for the CYC packet will be reset at the time the OVF packet is sent. Software should reset its call stack depth on overflow, since no RET compression is allowed across an overflow. Similarly, any IP compression that follows the OVF is guaranteed to use as a reference LastIP the IP payload of an IP packet that preceded the overflow.												

Table 33-35. OVF Packet Definition

33.4.2.17 Packet Stream Boundary (PSB) Packet

Table 33-36. PSB Packet Definition

Name	Packet Stre	am Bounda	ıry (PSB) Ра	ocket												
Packet Format																
		7	6	5	4	3	2	1	0							
	0	0	0	0	0	0	0	1	0							
	1	1	0	0	0	0	0	1	0							
	2	0	0	0	0	0	0	1	0							
	З	1	0	0	0	0	0	1	0							
	4	0	0	0	0	0	0	1	0							
	5	1	0	0	0	0	0	1	0							
	6	0	0	0	0	0	0	1	0							
	7	1	0	0	0	0	0	1	0							
	8	0	0	0	0	0	0	1	0							
	9	1	0	0	0	0	0	1	0							
	10	0	0	0	0	0	0	1	0							
	11	1	0	0	0	0	0	1	0							
	12	0	0	0	0	0	0	1	0							
	13	1	0	0	0	0	0	1	0							
	14	0	0	0	0	0	0	1	0							
	15	1	0	0	0	0	0	1	0							

Table 33-36. PSB Packet Definition (Contd.)

Dependencies	TriggerEn	Generation Scenario	Periodic, based on the number of output bytes generated while tracing. PSB is sent when IA32_RTIT_STATUS.PacketByteCnt=0, and each time it crosses the software selected threshold after that. May be sent for other micro-architectural conditions as well.
Description	that the deco number of ou IA32_RTIT_C the average insert PSB as PSB packets	oder can search f utput bytes, as in TL.PSBFreq (see number of outpu s quickly after the for some micro-a	packet output log, and hence serves as a sync point for the decoder. It is a pattern or in order to get aligned on packet boundaries. This packet is periodic, based on the dicated by IA32_RTIT_STATUS.PacketByteCnt. The period is chosen by software, via Section 33.2.8.2). Note, however, that the PSB period is not precise, it simply reflects t bytes that should pass between PSBs. The processor will make a best effort to e selected threshold is reached as possible. The processor also may send extra inchitectural conditions. packet for a set of "status-only" packets collectively known as PSB+ (Section 33.3.7).
Application	OVF packet i	s encountered. "S	der should interpret all following packets as "status only", until either a PSBEND or Status only" implies that the binding and ordering rules to which these packets nor- the state they carry can instead be applied to the IP payload in the FUP packet that is

33.4.2.18 PSBEND Packet

Name	PSBEND Pac	ket											
Packet Format													
		7	6	5	5	4	З	2	1	0			
	0	0	0	C)	0	0	0	1	0			
	1	0	0	1		0	0	0	1	1			
										•			
Dependencies	TriggerEn				Genera Scenar		Always f	ollows PSE	8 packet, se	parated by PSB [.]	+ packets		
Description	PSBEND is simply a terminator for the series of "status only" (PSB+) packets that follow PSB (Section 33.3.7).												
Application	When a PSB	When a PSBEND packet is seen, the decoder should cease to treat packets as "status only".											

Table 33-37. PSBEND Packet Definition

33.4.2.19 Maintenance (MNT) Packet

Name	Ma	intenance	(MNT) Pack	et										
Packet Format														
			7	6	5	4	3	2	1	0				
		0	0	0	0	0	0	0	1	0				
		1	1	1	0	0	0	0	1	1				
		2	1	0	0	0	1	0	0	0				
		3	Payload[7:0]											
		4	Payload[l 5:8]										
		5	Payload[23:16]											
		6	Payload[3	31:24]										
		7	Payload[3	39:32]										
		8	Payload[4	=										
		9	Payload[55:48]										
		10	Payload[6	53:56]										
Dependencies	TriggerEn Generation Implementation specific. Scenario Scenario													
Description	Th	This packet is generated by hardware, the payload meaning is model-specific.												
Application	Unless a decoder has been extended for a particular family/model/stepping to interpret MNT packet payloads, this packet should simply be ignored. It does not bind to any IP.													

Table 33-38. MNT Packet Definition

33.4.2.20 PAD Packet

Table 33-39. PAD Packet Definition

Name	PAD Packet	PAD Packet											
Packet Format													
		7	6	5	4	3	2	1	0				
	0	0	0	0	0	0	0	0	0				
Dependencies	TriggerEn			Generatio Scenario	on I	mplement	ation specif	ïc					
Description		PAD is simply a NOP packet. Processor implementations may choose to add pad packets to improve packet align- ment or for implementation-specific reasons.											
Application	Ignore PAD	packets.											

33.4.2.21 PTWRITE (PTW) Packet

Name	PT	W Packet													
Packet Format															
			7	6	5	4	3	2	1	0					
		0	0	0	0	0	0	0	1	0					
		1	IP	PayloadE	Bytes	1	0	0	1	0					
		2	Payload[7	':0]											
		3	Payload[1	5:8]											
		4	Payload[2	23:16]											
		5		rload[31:24]											
		6	Payload[3	load[39:32]											
		7		load[47:40]											
		8	Payload[5	-											
		9	Payload[6	3:56]											
	ть	o Doviloo dD	utoo fiold is	d'aataa th		fhutana		+ follow the	boodorby	too Coordinan or	a aa fal				
	lov	-	ytes held li	tes field indicates the number of bytes of payload that follow the header bytes. Encodings are as fol-											
		PayloadE	lytes	-	s of Payloa	d				_					
		'00		4						_					
		'01		8						_					
		'10		Rese						_					
		'11		Rese	rved										
	IP	bit indicate	s if a FUP, v	whose pay	load will be	the IP of	the PTWRIT	E instructio	n, will follo	W.					
Dependencies			rEn && ContextEn && Generation n && PTWEn Scenario PTWRITE Instruction												
Description	Th	is packet is	tains the value held in the PTWRITE operand. packet is CYC-eligible, and hence will generate a CYC packet if IA32_RTIT_CTL.CYCEn=1 and any CYC Threshold been reached.												
Application		nds to the a W.IP=1.	ssociated F	PTWRITE in	nstruction.	The IP of	the PTWRITE	will be pro	wided by a	following FUP, w	rhen				

Table 33-40. PTW Packet Definition

33.4.2.22 Execution Stop (EXSTOP) Packet

Name	EXST	XSTOP Packet											
Packet Format													
			7	6	5	4		3	2	1	0		
	(C	0	0	0	0		0	0	1	0		
	1	1	IP	1	1	0		0	0	1	0		
	IP	IP bit indicates if a FUP will follow.											
Dependencies	Trigg	TriggerEn && PwrEvtEn Generation C-state entry, P-state change, or other processor clock power- down. Includes : • Entry to C-state deeper than C0.0 • TM1/2 • STPCLK# • Frequency change due to IA32_CLOCK_MODULATION, Turbo											
Description	indica If EX conta not y This	This packet indicates that software execution has stopped due to processor clock powerdown. Later packets will indicate when execution resumes. If EXSTOP is generated while ContextEn is set, the IP bit will be set, and EXSTOP will be followed by a FUP packet containing the IP at which execution stopped. More precisely, this will be the IP of the oldest instruction that has not yet completed. This packet is CYC-eligible, and hence will generate a CYC packet if IA32_RTIT_CTL.CYCEn=1 and any CYC Threshold has been reached.											
Application	Time	If a FUP follows EXSTOP (hence IP bit set), the EXSTOP can be bound to the FUP IP. Otherwise the IP is not known. Time of powerdown can be inferred from the preceding CYC, if CYCEn=1. Combined with the TSC at the time of wake (if TSCEn=1), this can be used to determine the duration of the powerdown.											

Table 33-41. EXSTOP Packet Definition

33.4.2.23 MWAIT Packet

Name	M۱	NAIT Packe	t													
Packet Format																
			7	6	5	4	3	2	1	0						
		0	0	0	0	0	0	0	1	0						
		1	1	1	0	0	0	0	1	0						
		2	MWAIT H	MWAIT Hints[7:0]												
		3	Reserved													
		4	Reserved													
		5	Reserved													
		6	Reserved EXT[1:0]													
		7	Reserved													
		8	Reserved													
		9	Reserved													
Dependencies		iggerEn &&	PwrEvtEn	&&	Generation						redirection to					
	Со	ntextEn			Scenario	MV	IAIT, that co	mplete wit	hout fault o	or VMexit.						
Description											nsions passed					
							and TPAUS	E, the EXT	field holds t	the input re	egister value					
	that determines the optimized state requested. For entry to some highly optimized CO sub-C-states, such as CO.1, no MWAIT packet is generated.															
		This packet is CYC-eligible, and hence will generate a CYC packet if IA32_RTIT_CTL.CYCEn=1 and any CYC Threshold														
	ha	s been read	ched.													
Application	Th	e binding f	or the upco	ming EXST	OP packet	also appli	es to the MV	VAIT packet	t. See Secti	on 33.4.2.2	2.					

Table 33-42. MWAIT Packet Definition

33.4.2.24 Power Entry (PWRE) Packet

Name	P٧	NRE Packet											
Packet Format													
			7	6	5	4		3	2	1	0		
		0	0	0	0	0		0	0	1	0		
		1	0	0	1	0		0	0	1	0		
		2	HW	Reserved	1								
		3	Resolved	Thread C-	State			Resolved	Thread S	Sub C-Stat	е		
Dependencies	Tri	Generation Transition to a C-state deeper than C0.0. Scenario Scenario											
Description	C-s pac For No sta the If t TP	state until e cket indicat r entry to s te that son ates may ha e resolved the C-state AUSE, HLT,	either anot tes a returr come highly ne CPUs ma ave platfor thread C-st entry was , or shutdo cling (HDC)	her PWRE i n to CO.O. / optimized ay allow M\ m-level imp rate, which initiated b wn), the H\	indicates th I CO sub-C-s WAIT to req blications th will not exc y hardware W bit will be	e proce tates, s uest a hat diffe ceed th , rather set to	essor such deep erent at su r tha indic	has move as CO.1, no er C-state tiate them upported b n a direct s cate this. H	d to a C-s o PWRE pa than is su Howeve y the core software ardware	tate deep acket is go upported b r, the PWF e. request (s Duty Cycli	er than CO.C enerated. by the core. RE packet wi such as MWA ing (see Sect	ill remain in this), or a PWRX [hese deeper C- Il provide only IT, UMWAIT, ion 15.5, "Hard- olume 3B) is an	
Application	ра	When transitioning from CO.0 to a deeper C-state, the PWRE packet will be followed by an EXSTOP. If that EXSTOP packet has the IP bit set, then the following FUP will provide the IP at which the C-state entry occurred. Subsequent PWRE packets generated before the next PWRX should bind to the same IP.											

Table 33-43. PWRE Packet Definition

33.4.2.25 Power Exit (PWRX) Packet

Name	P٧	PWRX Packet												
Packet Format		7 6 5 4 3 2 1 0 0 0 0 0 0 0 1 0												
			7	6	5	4	3	2	1	0				
		0	0	0	0	0	0	0	1	0				
		1	1	0	1	0	0	0	1	0				
		2	Last Core	e C-State			Deepest	Core C-Stat	te					
		3	Reserved	1			Wake Re	ason						
		4	Reserved	1										
		5	Reserved	1										
		6	Reserved	ł										
		iggerEn && PwrEvtEn Generation Transition from a C-state deeper than CO.0 to CO.												
Dependencies	Tri	ggerEn &&	PwrEvtEn		Generation Scenario	ר ר	ransition fror	n a C-state	deeper tha	n CO.O to CC	Ι.			
Description	For Th Cor lea tur no	r return fro e Last Core re C-State oving threa res Softwa t exceed th	om some hi c-State fig provides th d CO. MWA re Develop ne maximu	ghly optimi eld provide: le MWAIT e IT encoding er's Manual m supporte	zed CO sub s the MWAI ncoding for js for C-stat , Volume 28	-C-state T encodi the dee tes can t 3. Note t ate, eve	epest core C-s be found in Ta that these val n if deeper C-	1, no PWRX e C-state a tate achiev able 4-11 in ues reflect	t the time c ed during t the Intel [®] only the co	of the wake. he sleep ses 64 and IA-3 re C-state, a	The Deepest sion, or since 32 Architec- nd hence will			
		Bit	Fiel	d		Me	eaning				1			
		0	Inte	rrupt		Wa	ike due to ext	ernal interr	upt receive	ed.				
	1 Timer Deadline Wake due to timer expiration, such as UMWAIT/TPAUSE TSC-quanta.													
		2	Stor	e to Monito	ored Addres	s Wa	ike due to sto	re to monit	ored addre	SS.				
		2 Store to Monitored Address Wake due to store to monitored address. 3 HW Wake Wake due to hardware autonomous condition, such as HDC.												
Application		/RX will alv s that prece			e IP as the F	PWRE. TI	he time of wa	ke can be d	iscerned fro	om (optional	l) timing pack-			

Table 33-44. PWRX Packet Definition

33.4.2.26 Block Begin Packet (BBP)

Name	BB	P									
Packet Format											
			7	6	5	4	3	2	1	0	
		0	0	0	0	0	0	0	1	0	
		1	0	1	1	0	0	0	1	1	
		2	SZ	Res	erved			Type[4	1:0]		
					1						
Dependencies	Tri	iggerEn			Generatio Scenario	on F	PEBS event	:, if IA32_P(EBS_ENABL	.e.output=1	
	SZ	=1: 4-byte	e block item e block item of the BIP e	s	·	by the T Block n					
		0x00				Reserved					
		0x01				General-Purpose Registers					
		0x020x	:03			Reserved					
		0x04				PEBS Basic					
		0x05				PEBS Memory					
		0x060x	:07			Reserved					
		0x08				LBR Block 0					
		0x09 LBR Block 1									
		0x0A	05			LBR Blo					
		0x0B0x	OF			Reserve					
	0x10 XMM Registers										
		0x110x				Reserve	20				
Application	tha		have IP=1	and be foll	owed by a	FUP tha	t provides			erated while (lock should be	

Table 33-45. Block Begin Packet Definition

33.4.2.27 Block Item Packet (BIP)

Name	BIP	BIP								
Packet Format	If the preced	ing BBP.SZ	=0:							
		7								
	0			ID[5:0]			1	0	0	
	1					oad[7:0]				
	2				-	oad[15:8]				
	3					ad[23:16]				
	4				-	ad[31:24]				
	5				-	ad[39:32]				
	6				-	ad[47:40]				
	7					ad[55:48]				
	8				Payloa	ad[63:56]				
	If the preced	ing BBP.SZ	:=1:							
		7	6	5	4	3	2	1	0	
	0		-	ID[5:0]			1	0	0	
	1				Payl	oad[7:0]	•	•	•	
	2				Paylo	oad[15:8]				
	3				Paylo	ad[23:16]				
	4				Paylo	ad[31:24]				
Dependencies	TriggerEn	Generation See BBP. Scenario								
Description	The BIP head	The size of the BIP payload is determined by the Size field in the preceding BBP packet. The BIP header provides the ID value that, when combined with the Type field from the preceding BBP, uniquely dentifies the state value held in the BIP payload. See Table 33-47 below for the complete list.								
Application	See BBP.									

Table 33-46. Block Item Packet Definition

BIP State Value Encodings

The table below provides the encoding values for all defined block items. State items that are larger than 8 bytes, such as XMM register values, are broken into multiple 8-byte components. BIP packets with Size=1 (4 byte payload) will provide only the lower 4 bytes of the associated state value.

Table 33-47. BIP Encodings

	3			
BBP.Type	BIP.ID	State Value		
0x01	0x00	R/EFLAGS		
0x01	0x01	R/EIP		
0x01	0x02	R/EAX		
0x01	0x03	R/ECX		

BBP.Type	BIP.ID	State Value
0x01	0x04	R/EDX
0x01	0x05	R/EBX
0x01	0x06	R/ESP
0x01	0x07	R/EBP
0x01	0x08	R/ESI
0x01	0x09	R/EDI
0x01	0x0A	R8
0x01	0x0B	R9
0x01	0x0C	R10
0x01	0x0D	R11
0x01	0x0E	R12
0x01	0x0F	R13
0x01	0x10	R14
0x01	0x11	R15
	PEBS Basic Info (Section 20.	9.2.2.1)
0x04	0x00	Instruction Pointer
0x04	0x01	Applicable Counters
0x04	0x02	Timestamp
	PEBS Memory Info (Section 2	0.9.2.2.2)
0x05	0x00	MemAccessAddress
0x05	0x01	MemAuxInfo
0x05	0x02	MemAccessLatency
0x05	0x03	TSXAuxInfo
	LBR_0	
0x08	0x00	LBR[TOS-0]_FROM_IP
0x08	0x01	LBR[TOS-0]_TO_IP
0x08	0x02	LBR[TOS-0]_INFO
0x08	0x03	LBR[TOS-1]_FROM_IP
0x08	0x04	LBR[TOS-1]_TO_IP
0x08	0x05	LBR[TOS-1]_INFO
0x08	0x06	LBR[TOS-2]_FROM_IP
0x08	0x07	LBR[TOS-2]_TO_IP
0x08	0x08	LBR[TOS-2]_INFO
0x08	0x09	LBR[TOS-3]_FROM_IP
0x08	0x0A	LBR[TOS-3]_TO_IP
0x08	0x0B	LBR[TOS-3]_INFO
0x08	0x0C	LBR[TOS-4]_FROM_IP
0x08	0x0D	LBR[TOS-4]_TO_IP

BBP.Type	BIP.ID	State Value
0x08	0x0E	LBR[TOS-4]_INFO
0x08	0x0F	LBR[TOS-5]_FROM_IP
0x08	0x10	LBR[TOS-5]_TO_IP
0x08	0x11	LBR[TOS-5]_INFO
0x08	0x12	LBR[TOS-6]_FROM_IP
0x08	0x13	LBR[TOS-6]_TO_IP
0x08	0x14	LBR[TOS-6]_INFO
0x08	0x15	LBR[TOS-7]_FROM_IP
0x08	0x16	LBR[TOS-7]_TO_IP
0x08	0x17	LBR[TOS-7]_INFO
0x08	0x18	LBR[TOS-8]_FROM_IP
0x08	0x19	LBR[TOS-8]_TO_IP
0x08	0x1A	LBR[TOS-8]_INFO
0x08	0x1B	LBR[TOS-9]_FROM_IP
0x08	0x1C	LBR[TOS-9]_TO_IP
0x08	0x1D	LBR[TOS-9]_INFO
0x08	0x1E	LBR[TOS-10]_FROM_IP
0x08	0x1F	LBR[TOS-10]_TO_IP
	LBR_1	
0x09	0x00	LBR[TOS-10]_INFO
0x09	0x01	LBR[TOS-11]_FROM_IP
0x09	0x02	LBR[TOS-11]_TO_IP
0x09	0x03	LBR[TOS-11]_INFO
0x09	0x04	LBR[TOS-12]_FROM_IP
0x09	0x05	LBR[TOS-12]_TO_IP
0x09	0x06	LBR[TOS-12]_INFO
0x09	0x07	LBR[TOS-13]_FROM_IP
0x09	0x08	LBR[TOS-13]_TO_IP
0x09	0x09	LBR[TOS-13]_INFO
0x09	0x0A	LBR[TOS-14]_FROM_IP
0x09	0x0B	LBR[TOS-14]_TO_IP
0x09	0x0C	LBR[TOS-14]_INFO
0x09	0x0D	LBR[TOS-15]_FROM_IP
0x09	0x0E	LBR[TOS-15]_TO_IP
0x09	0x0F	LBR[TOS-15]_INFO
0x09	0x10	LBR[TOS-16]_FROM_IP
0x09	0x11	LBR[TOS-16]_TO_IP
0x09	0x12	LBR[TOS-16]_INFO

BBP.Type	BIP.ID	State Value
0x09	0x13	LBR[TOS-17]_FROM_IP
0x09	0x14	LBR[TOS-17]_TO_IP
0x09	0x15	LBR[TOS-17]_INFO
0x09	0x16	LBR[TOS-18]_FROM_IP
0x09	0x17	LBR[TOS-18]_TO_IP
0x09	0x18	LBR[TOS-18]_INFO
0x09	0x19	LBR[TOS-19]_FROM_IP
0x09	0x1A	LBR[TOS-19]_TO_IP
0x09	0x1B	LBR[TOS-19]_INFO
0x09	0x1C	LBR[TOS-20]_FROM_IP
0x09	0x1D	LBR[TOS-20]_TO_IP
0x09	0x1E	LBR[TOS-20]_INFO
0x09	0x1F	LBR[TOS-21]_FROM_IP
	LBR_2	
0x0A	0x00	LBR[TOS-21]_TO_IP
0x0A	0x01	LBR[TOS-21]_INFO
0x0A	0x02	LBR[TOS-22]_FROM_IP
0x0A	0x03	LBR[TOS-22]_TO_IP
0x0A	0x04	LBR[TOS-22]_INFO
0x0A	0x05	LBR[TOS-23]_FROM_IP
0x0A	0x06	LBR[TOS-23]_TO_IP
0x0A	0x07	LBR[TOS-23]_INFO
0x0A	0x08	LBR[TOS-24]_FROM_IP
0x0A	0x09	LBR[TOS-24]_TO_IP
0x0A	0x0A	LBR[TOS-24]_INFO
0x0A	0x0B	LBR[TOS-25]_FROM_IP
0x0A	0x0C	LBR[TOS-25]_TO_IP
0x0A	0x0D	LBR[TOS-25]_INFO
0x0A	0x0E	LBR[TOS-26]_FROM_IP
0x0A	0x0F	LBR[TOS-26]_TO_IP
0x0A	0x10	LBR[TOS-26]_INFO
0x0A	0x11	LBR[TOS-27]_FROM_IP
0x0A	0x12	LBR[TOS-27]_TO_IP
0x0A	0x13	LBR[TOS-27]_INFO
0x0A	0x14	LBR[TOS-28]_FROM_IP
0x0A	0x15	LBR[TOS-28]_TO_IP
0x0A	0x16	LBR[TOS-28]_INFO
0x0A	0x17	LBR[TOS-29]_FROM_IP

BBP.Type	BIP.ID	State Value
0x0A	0x18	LBR[TOS-29]_TO_IP
0x0A	0x19	LBR[TOS-29]_INFO
0x0A	0x1A	LBR[TOS-30]_FROM_IP
0x0A	0x1B	LBR[TOS-30]_TO_IP
0x0A	0x1C	LBR[TOS-30]_INFO
0x0A	0x1D	LBR[TOS-31]_FROM_IP
0x0A	0x1E	LBR[TOS-31]_TO_IP
0x0A	0x1F	LBR[TOS-31]_INFO
	XMM Registers	
0x10	0x00	XMM0_Q0
0x10	0x01	XMM0_Q1
0x10	0x02	XMM1_Q0
0x10	0x03	XMM1_Q1
0x10	0x04	XMM2_Q0
0x10	0x05	XMM2_Q1
0x10	0x06	XMM3_Q0
0x10	0x07	XMM3_Q1
0x10	0x08	XMM4_Q0
0x10	0x09	XMM4_Q1
0x10	0x0A	XMM5_Q0
0x10	0x0B	XMM5_Q1
0x10	0x0C	XMM6_Q0
0x10	0x0D	XMM6_Q1
0x10	0x0E	XMM7_Q0
0x10	0x0F	XMM7_Q1
0x10	0x10	XMM8_Q0
0x10	0x11	XMM8_Q1
0x10	0x12	XMM9_Q0
0x10	0x13	XMM9_Q1
0x10	0x14	XMM10_Q0
0x10	0x15	XMM10_Q1
0x10	0x16	XMM11_Q0
0x10	0x17	XMM11_Q1
0x10	0x18	XMM12_Q0
0x10	0x19	XMM12_Q1

0x1A

0x1B

0x1C

0x10

0x10

0x10

Table 33-47. BIP Encodings (Contd.)

XMM13_Q0

XMM13_Q1

XMM14_Q0

BBP.Type	BIP.ID	State Value
0x10	0x1D	XMM14_Q1
0x10	0x1E	XMM15_Q0
0x10	0x1F	XMM15_Q1

33.4.2.28 Block End Packet (BEP)

Table 33-48. Block End Packet Definition

Name	BEF	BEP									
Packet Format											
			7	6	5	4		3	2	1	0
		0	0	0	0	0		0	0	1	0
		1 IP 0 1 1 0 0 1 1									
Dependencies	Trig	TriggerEn Generation See BBP. Scenario									
Description	Indi	dicates the end of a packet block. The IP bit indicates if a FUP will follow, and will be set if ContextEn=1.									
Application	The	e block, fro	m initial BE	BP to the B	EP, binds to	the F	up if	P, if IP=1, a	nd consume	es the FUP.	

33.4.2.29 Control Flow Event (CFE) Packet

Name	CF	CFE										
Packet Format												
			7	6	5	4		3	2	1	0	
		0	0	0	0	0		0	0	1	0	
		1	0	0	0	1		0	0	1	1	
		2	IP	Rese	erved				Type[4:0]			
		3				V	'ecto	or[7:0]				
	IP	bit indicate	s if a stand	I-alone FUF	o will follow							
Dependencies	Tri On wil dir ex CF	IA32_RTIT_CTL.EventEn && TriggerEn && ContextEn On ContextEn transitions, the CFE will be generated regardless of direction $(1 \rightarrow 0 \text{ or } 0 \rightarrow 1)$. VM exit is an exception, where CFE.VMEXIT depends only on the prior value of ContextEn.Generation ScenarioSoftware interrupt, external interrupt, user interrupt, or exception, including those injected on VM entry. INIT, SIPI, SMI, RSM, IRET, Shutdown. VM exit, if "Conceal VMX in PT" VMCS exit control is 0. VM entry, if "Conceal VMX in PT" VMCS entry control is 0. TSX Abort.						ol is 0.				
Description	is y vic pro Th ge No	This packet indicates that an asynchronous event or related event (see list above) has occurred. The type of event is provided in the packet (see Table 33-50 below), and, if the IP bit is set, the IP at which the event occurred is pro- vided in a stand-alone FUP packet that follows. Further, in the case of an interrupt or exception, the vector field provides the vector of the event. The IP bit will be set only when ContextEn=1 before the event is taken, and either BranchEn=0 or else no FUP is generated for this event by BranchEn=1. There are some cases, such as SIPI and RSM, where no FUP is generated. Note that events that are not delivered to software, such as nested events or events which cause a VM exit, do not generate CFE packets.										
Application	su	mes the FU	JP. If the IP	bit is not s		binds t	to th	e next FUF	o if PacketE		ent), and th e the CFE co	e CFE con- omes after a

Table 33-49. Control Flow Event Packet Definition

CFE Packet Type and Vector Fields

Every CFE has a Type field, which provides the type of event which generated the packet. For a subset of CFE Types, the CFE.Vector field may be valid. Details on these fields, as well as the IP to be expected in any following FUP packet, are provided in the table below.

CFE Subtype	Туре	Vector	FUP IP	Details
INTR	0x1	Event Vector	Varies	Used for interrupts (external and software), Exceptions, Faults, and NMI. FUP contains that address of the instruction that has not completed (NLIP for trap events, CLIP for fault events).
IRET	0x2	Invalid	CLIP	
SMI	0x3	Invalid	NLIP	
RSM	0x4	Invalid	None	
SIPI	0x5	SIPI Vector	None	
INIT	0x6	Invalid	NLIP	
VMENTRY	0x7	Invalid	CLIP	FUP contains IP of VMLAUNCH/VMRESUME.

Table 33-50. CFE Packet Type and Vector Fields Details

CFE Subtype	Туре	Vector	FUP IP	Details
VMEXIT	0x8	Invalid	Varies	FUP IP varies depending on type of VM exit, but will be the address of the instruction that has not completed. Will be consistent with Guest IP saved in VMCS.
VMEXIT_INTR	0x9	Event Vector	Varies	Sent in cases where VM exit was caused by an INTR event (interrupt, exception, fault, or NMI). Vector provided is for the event which caused the VM exit. FUP IP behavior matches that of INTR type above.
SHUTDOWN	Оха	Invalid	Varies	FUP IP varies depending on the type of event that caused shutdown, but will be the address of the instruction that has not completed.
Reserved	0xb	N/A	N/A	
UINTR	0xc	User Interrupt Vector	NLIP	User interrupt delivered.
UIRET	Oxd	Invalid	CLIP	Exiting from user interrupt routine.
Reserved	0xe0x1f	N/A	N/A	Reserved

Table 33-50. CFE Packet Type and Vector Fields Details (Contd.)

33.4.2.30 Event Data (EVD) Packet

Name	EVD									
Packet Format										
		7	6	5	4	3	2	1	0	
	0	0	0	0	0	0	0	1	0	
	1	0	1	0	1	0	0	1	1	
	2	Rese	rved				:[5:0]			
	3				Paylo	ad[7:0]				
	4				Payloa	d[15:8]				
	5	Payload[23:16]								
	6					1[31:24]				
	7				-	1[39:32]				
	8				-	1[47:40]				
	9					1[55:48]				
	10				Payload	1[63:56]				
Dependencies	IA32_RTIT_(Generatio					n VM entry.	
	TriggerEn &8	& ContextEr	1	Scenario	VM is 0.		press VMX	packets or	n exit" VMCS	s exit control
Description	Provides add	litional data	about the	event that	caused the	e following	CFE. The Pa	ayload field	is dictated	by the Type.
	Туре		Payloa	d						7
	<u>′000000</u>		Page F	ault Linear	Address, s	ame as CR2	? (PFA)			
	′000001		VMX E	xit Qualifica	ation (VMX	Q)				
	'000010 VMX Exit Reason (VMXR)									
	′000011	'000011 - '111111 Reserved								
	EVD packets	are never g	jenerated i	n cases wh	ere a CFE i	s not.				
Application	EVD packets	bind to the	same IP (if	any) as the	e subseque	ent CFE pack	ket.			

Table 33-51. Event Data Packet Definition

33.5 TRACING IN VMX OPERATION

On processors that IA32_VMX_MISC[bit 14] reports 1, TraceEn can be set in VMX operation. The VMM can configure specific VMX controls to control what virtualization-specific data is included within the trace packets (see Section 33.5.1 for details). The VMM can also configure the VMCS to limit tracing to non-root operation, or to trace across both root and non-root operation. The VMCS controls exist to simplify virtualization of Intel PT for guest use, including the "Clear IA32_RTIT_CTL" exit control (See Section 25.7.1), "Load IA32_RTIT_CTL" entry control (See Section 25.8.1), and "Intel PT uses guest physical addresses" execution control (See Section 26.5.3).

For older processors that do not support these VMCS controls, the MSR-load areas used by VMX transitions can be employed by the VMM to restrict tracing to the desired context. See Section 33.5.2 for details. Tracing with SMM Transfer Monitor is described in Section 33.6.

33.5.1 VMX-Specific Packets and VMCS Controls

In all of the usages of VMX and Intel PT, a decoder in the host or VMM context can identify the occurrences of VMX transitions with the aid of VMX-specific packets. There are four kinds of packets relevant to VMX:

- VMCS packet. The VMX transitions of individual VMs can be distinguished by a decoder using the VMCSpointer field in a VMCS packet. A VMCS packet is sent on a successful execution of VMPTRLD, and its VMCSpointer field stores the VMCS pointer loaded by that execution. See Section 33.4.2.15 for details.
- The NR (non-root) bit in a PIP packet. Normally, the NR bit is set in any PIP packet generated in VMX nonroot operation. In addition, PIP packets are generated with each VM entry and VM exit. Thus a transition of the NR bit from 0 to 1 indicates the occurrence of a VM entry, and a transition of 1 to 0 indicates the occurrence of a VM exit.
- **CFE packet.** Identifies VM exit and VM entry operations.
- **EVD packet.** Provides the exit reason and exit qualification for VM exits.

There are VMX controls that a VMM can set to conceal some of this VMX-specific information (by suppressing its recording) and thereby prevent it from leaking across virtualization boundaries. There is one of these controls (each of which is called "conceal VMX from PT") of each type of VMX control.

Type of VMX Control	Bit Position ¹	Value	Behavior
processor-based VM-execution control 1 (0	Each PIP generated in VM non-root operation will set the NR bit. PSB+ in VMX non-root operation will include the VMCS packet, to ensure that the decoder knows which guest is currently in use.
		1	Each PIP generated in VMX non-root operation will clear the NR bit. PSB+ in VMX non-root operation will not include the VMCS packet.
VM-exit control 24 0		0	Each VM exit generates a PIP in which the NR bit is clear, and a CFE/EVD if Event Trace is enabled. In addition, SMM VM exits generate VMCS packets.
		1	VM exits do not generate PIPs, CFEs, or EVDs, and no VMCS packets are generated on SMM VM exits.
from SMM to VMX root opera		0	Each VM entry generates a PIP in which the NR bit is set (except VM entries that return from SMM to VMX root operation), and a CFE if Event Trace is enabled. In addition, VM entries that return from SMM generate VMCS packets.
		1	VM entries do not generate PIPs or CFEs, and no VMCS packets are generated on VM entries that return from SMM.

Table 33-52. VMX Controls For Intel Processor Trace

NOTES:

1. These are the positions of the control bits in the relevant VMX control fields.

The 0-settings of these VMX controls enable all VMX-specific packet information. The scenarios that would use these default settings also do not require the VMM to use VMX MSR-load areas to enable and disable trace-packet generation across VMX transitions.

If IA32_VMX_MISC[bit 14] reports 0, the 1-settings of the VMX controls in Table 33-52 are not supported, and VM entry will fail on any attempt to set them.

33.5.2 Managing Trace Packet Generation Across VMX Transitions

In tracing scenarios that collect packets for both VMX root operation and VMX non-root operation, a host executive can manage the MSRs associated with trace packet generation directly. The states of these MSRs need not be modified across VMX transitions.

For tracing scenarios that collect packets only within VMX root operation or only within VMX non-root operation, the VMM can toggle IA32_RTIT_CTL.TraceEn on VMX transitions.

33.5.2.1 System-Wide Tracing

When a host or VMM configures Intel PT to collect trace packets of the entire system, it can leave the relevant VMX controls clear to allow VMX-specific packets to provide information across VMX transitions.

The decoder will desire to identify the occurrence of VMX transitions. The packets of interests to a decoder are shown in Table 33-53.

Event	Packets	Enable	Description
VM exit	EVD.VMXR, EVD.VMXQ, CFE.VMEXIT*	EventEn	The CFE identifies the transfer as a VM exit, while the associated EVDs provide the exit reason and exit qualification.
	FUP(GuestIP)	BranchEn or EventEn	The FUP indicates at which point in the guest flow the VM exit occurred. This is important, since VM exit can be an asynchronous event. The IP will match that written into the VMCS.
	PIP(HostCR3, NR=0)		The PIP packet provides the new host CR3 value, as well as indication that the logical processor is entering VMX root operation. This allows the decoder to identify the change of executing context from guest to host and load the appropriate set of binaries to continue decode.
	TIP(HostIP)	BranchEn	The TIP indicates the destination IP, the IP of the first instruction to be executed in VMX root operation.
			Note, this packet could be preceded by a MODE.Exec packet (Section 33.4.2.8). This is generated only in cases where CS.D or (CS.L & EFER.LMA) change during the transition.
VM entry	CFEVMENTRY, FUP(CLIP)	EventEn	The CFE identifies the transfer as a VM entry, while the FUP identifies the VMLAUNCH/VMRESUME IP.
	PIP(GuestCR3, NR=1)	BranchEn	The PIP packet provides the new guest CR3 value, as well as indication that the logical processor is entering VMX non-root operation. This allows the decoder to identify the change of executing context from host to guest and load the appropriate set of binaries to continue decode.
	TIP(GuestIP)	BranchEn	The TIP indicates the destination IP, the IP of the first instruction to be executed in VMX non-root operation. This should match the RIP loaded from the VMCS.
			Note, this packet could be preceded by a MODE.Exec packet (Section 33.4.2.8). This is generated only in cases where CS.D or (CS.L & EFER.LMA) change during the transition.

Table 33-53.	Packets on	VMX T	ransitions (System-Wide	Tracina)

Since the VMX controls that suppress packet generation are cleared, a VMCS packet will be included in all PSB+ for this usage scenario. Additionally, VMPTRLD will generate such a packet. Thus the decoder can distinguish the execution context of different VMs.

When the host VMM configures a system to collect trace packets in this scenario, it should emulate CPUID to report CPUID.(EAX=07H, ECX=0):EBX[bit 26] as 0 to guests, indicating to guests that Intel PT is not available.

VMX TSC Manipulation

The TSC packets generated while in VMX non-root operation will include any changes resulting from the use of a VMM's use of the TSC offsetting or TSC scaling VMX controls (see Chapter 26, "VMX Non-Root Operation"). In this system-wide usage model, the decoder may need to account for the effect of per-VM adjustments in the TSC packets generated in VMX non-root operation and the absence of TSC adjustments in TSC packets generated in VMX root operation. The VMM can supply this information to the decoder.

33.5.2.2 Guest-Only Tracing

A VMM can configure trace-packet generation while in VMX non-root operation for guests executing normally. This is accomplished by utilizing VMCS controls to manipulate the guest IA32_RTIT_CTL value on VMX transitions. For

older processors that do not support these VMCS controls, a VMM can use the VMX MSR-load areas on VM exits (see Section 25.7.2, "VM-Exit Controls for MSRs") and VM entries (see Section 25.8.2, "VM-Entry Controls for MSRs") to limit trace-packet generation to the guest environment.

For this usage, VM entry is programmed to enable trace packet generation, while VM exit is programmed to clear IA32_RTIT_CTL.TraceEn so as to disable trace-packet generation in the host. Further, if it is preferred that the guest packet stream contain no indication that execution was in VMX non-root operation, the VMM should set to 1 all the VMX controls enumerated in Table 33-52.

33.5.2.3 Emulation of Intel PT Traced State

If a VMM emulates an element of processor state by taking a VM exit on reads and/or writes to that piece of state, and the state element impacts Intel PT packet generation or values, it may be incumbent upon the VMM to insert or modify the output trace data.

If a VM exit is taken on a guest write to CR3 (including "MOV CR3" as well as task switches), the PIP packet normally generated on the CR3 write will be missing.

To avoid decoder confusion when the guest trace is decoded, the VMM should emulate the missing PIP by writing it into the guest output buffer. If the guest CR3 value is manipulated, the VMM may also need to manipulate the IA32_RTIT_CR3_MATCH value, in order to ensure the trace behavior matches the guest's expectation.

Similarly, if a VMM emulates the TSC value by taking a VM exit on RDTSC, the TSC packets generated in the trace may mismatch the TSC values returned by the VMM on RDTSC. To ensure that the trace can be properly aligned with software logs based on RDTSC, the VMM should either make corresponding modifications to the TSC packet values in the guest trace, or use mechanisms such as TSC offsetting or TSC scaling in place of exiting.

33.5.2.4 TSC Scaling

When TSC scaling is enabled for a guest using Intel PT, the VMM should ensure that the value of Maximum Non-Turbo Ratio[15:8] in MSR_PLATFORM_INFO (MSR 0CEH) and the TSC/"core crystal clock" ratio (EBX/EAX) in CPUID leaf 15H are set in a manner consistent with the resulting TSC rate that will be visible to the VM. This will allow the decoder to properly apply TSC packets, MTC packets (based on the core crystal clock or ART, whose frequency is indicated by CPUID leaf 15H), and CBR packets (which indicate the ratio of the processor frequency to the Max Non-Turbo frequency). Absent this, or separate indication of the scaling factor, the decoder will be unable to properly track time in the trace. See Section 33.8.3 for details on tracking time within an Intel PT trace.

33.5.2.5 Failed VM Entry

The packets generated by a failed VM entry depend both on the VMCS configuration, as well as on the type of failure. The results to expect are summarized in the table below. Note that packets in *italics* may or may not be generated, depending on implementation choice, and the point of failure.

Usage Model	Entry Configuration	Early Failure (fall through to next IP)	Late Failure (VM exit like)
System-Wide	No use of "Load IA32_RTIT_CTL" entry control or VM-entry MSR-load area	TIP (NextIP)	CFE.VMENTRY, FUP(CLIP) if EventEn=1 PIP(Guest CR3, NR=1), TraceEn $0 \rightarrow 1$ Packets (See Section 33.2.8.3), PIP(HostCR3, NR=0), TIP(HostIP)
VMM Only	"Load IA32_RTIT_CTL" entry control or VM- entry MSR-load area used to clear TraceEn	TIP (NextIP)	TraceEn $0 \rightarrow 1$ Packets (See Section 33.2.8.3), TIP(HostIP)
VM Only	"Load IA32_RTIT_CTL" entry control or VM- entry MSR-load area used to set TraceEn	None	None

Table 33-54. Packets on a Failed VM Entry

33.5.2.6 VMX Abort

VMX abort conditions take the processor into a shutdown state. On a VM exit that leads to VMX abort, some packets (FUP, PIP) may be generated, but any expected TIP, TIP.PGE, or TIP.PGD may be dropped.

33.6 TRACING AND SMM TRANSFER MONITOR (STM)

The SMM-transfer monitor (STM) is a VMM that operates inside SMM while in VMX root operation. An STM operates in conjunction with an executive monitor. The latter operates outside SMM and in VMX root operation. Transitions from the executive monitor or its VMs to the STM are called SMM VM exits. The STM returns from SMM via a VM entry to the VM in VMX non-root operation or the executive monitor in VMX root operation.

Intel PT supports tracing in an STM similar to tracing support for VMX operation as described above in Section 33.5. As a result, on a SMM VM exit resulting from #SMI, TraceEn is neither saved nor cleared by default. Software can save the state of the trace configuration MSRs and clear TraceEn using the MSR load/save lists.

Within Event Trace, SMM VM exits generate packets indicating both an #SMI and a VM exit. Similarly, VM entries that return from SMM generate packets that indicate both an RSM and a VM entry. SMM VM exits initiated by the VMCALL instruction do not generate any CFE packet, though the subsequent VM entry returning from SMM will generate a CFE.RSM.

33.7 PACKET GENERATION SCENARIOS

The following tables provides examples of packet generation for various operations. The following acronyms are used in the packet examples below:

- CLIP Current LIP
- NLIP Next Sequential LIP
- BLIP Branch Target LIP

Table 33-55 illustrates the packets generated by a series of example operations, assuming that PacketEn (TriggerEn && ContextEn && FilterEn && BranchEn) is set before and after the operation.

Case	Operation	Details	Packets
1	Normal non-jump operation		None
2	Conditional branch	6th branch in internal TNT buffer	TNT
3	Conditional branch	1 st 5 th branch in internal TNT buffer	None
4	Near indirect JMP or CALL		TIP(BLIP)
5	Direct near JMP or CALL		None
6	Near RET	Uncompressed	TIP(BLIP)
7	Near RET	Compressed, 6th branch in internal TNT buffer	TNT
8	Far Branch	Assumes no update to CR3, CS.L, or CS.D	TIP(BLIP)
9	Far Branch	Assumes update to CR3	PIP(NewCR3), TIP(BLIP)
10	Far Branch	Assumes update to CR3 and CS.D/CS.L	PIP(NewCR3), MODE.Exec, TIP(BLIP)
11	External Interrupt or NMI	Assumes no update to CR3, CS.D, or CS.L	FUP(NLIP), TIP(BLIP)
12	External Interrupt or NMI	Assumes update to CR3 and CS.D/CS.L	FUP(NLIP), PIP(NewCR3), MODE.Exec, TIP(BLIP)
13	Exception/Fault or Software Interrupt	Assumes no update to CR3, CS.D, or CS.L	FUP(CLIP), TIP(BLIP)
14	MOV to CR3		PIP(NewCR3, NR)

Table 33-55. Packet Generation under Different Example Operations

Case	Operation	Details	Packets
15	VM exit	Assumes system-wide tracing, see Section 33.5.2.1	See Table 33-53
16	VM entry	Assumes system-wide tracing, see Section 33.5.2.1	See Table 33-53
17	ENCLU[EENTER] / ENCLU[ERESUME] / ENCLU[EEXIT] / AEX/EEE	Only debug enclaves allow PacketEn to be set during enclave execution. Assumes no change to CS.L or CS.D.	FUP(CLIP), TIP(BLIP)
18	XBEGIN/XACQUIRE/XEND/XRELEASE	Does not begin/end transactional execution	None
19	XBEGIN/XACQUIRE	Assumes beginning of transactional execution	MODE.TSX(InTX=1, TXAbort=0), FUP(CLIP)
20	XEND/XRELEASE	Completes transaction	MODE.TSX(InTX=0, TXAbort=0), FUP(CLIP)
21	XABORT or Asynchronous Abort	Aborts transactional execution	MODE.TSX(InTX=0, TXAbort=1), FUP(CLIP), TIP(BLIP)
22	INIT	On BSP. Assumes no CR3, CS.D, or CS.L update.	FUP(NLIP), TIP(ResetLIP)
23	INIT	On AP, goes to wait-for-SIPI. Assumes no CR3 update.	FUP(NLIP)
24	SIPI	Assumes no CS.D or CS.L update	TIP.PGE(SIPI.LIP)
25	Wake from state deeper than CO.1, P- state change, or other scenario where timing packets (MTC, CYC) may have ceased.	TSC if TSCEn=1 TMA if TSCEn=MTCEn=1	TSC?, TMA?, CBR
26	UINTR	User interrupt handler entry.	FUP(NLIP)
27	UIRET	Exiting from user interrupt handler.	FUP(NLIP)

Table 33-55. Packet Generation under Different Example Operations

Table 33-56 illustrates the packets generated in example scenarios where the operation alters the value of PacketEn. Note that insertion of PSB+ is not included here, though it can be coincident with initial enabling of Intel PT. See Section 33.3.7 for details.

Table 33-56. Packet Generation with Operations That Alter the Value of PacketEn

Case	Operation	PktEn Before	PktEn After	CntxEn After	Details	Packets
1	WRMSR/XRSTORS that changes TraceEn 0 $ ightarrow$ 1	0	1	0	TSC if TSCEn=1; TMA if TSCEn=MTCEn=1	TSC?, TMA?, CBR, MODE.Exec
2	WRMSR/XRSTORS that changes TraceEn $0 \rightarrow 1$	0	1	1	TSC if TSCEn=1; TMA if TSCEn=MTCEn=1	TSC?, TMA?, CBR, MODE.Exec, TIP.PGE(NLIP)
3	WRMSR that changes TraceEn 1 \rightarrow 0	1	0	D.C.		FUP(CLIP), TIP.PGD()
4	Taken Branch	1	0	1	Source is in IP filter region. Target is outside IP filter region.	TIP.PGD(BLIP)
5	Taken Branch, Interrupt, EEXIT, etc.	0	1	1	Source is outside IP filter region. Target is in IP filter region.	TIP.PGE(BLIP)
6	Far Branch, Interrupt, EEN- TER, etc.	1	0	0	Requires change to CPL or CR3, or entry to opt-out enclave.	TIP.PGD()

Case	Operation	PktEn Before	PktEn After	CntxEn After	Details	Packets
7	Trap-like event (external interrupt, NMI, VM exit/entry, etc.)	1	0	0	Requires change to CPL or CR3.	FUP(NLIP), TIP.PGD()
8	Fault-like event (excep- tion/fault, software inter- rupt, VM exit/entry, etc.)	1	0	0	Requires change to CPL or CR3.	FUP(CLIP), TIP.PGD()
9	SMI, VM exit/entry	1	0	0	TraceEn is cleared.	FUP(NLIP), TIP.PGD()
10	RSM, VM exit/entry	0	1	1	TraceEn is set.	See Case 2 for packets on enable. FUP/TIP.PGE IP is the BLIP.
11	VM Exit	1	0	0	Assumes guest-only tracing, see Section 33.5.2.2. TraceEn is cleared.	FUP(VMCSg.RIP), TIP.PGD()
12	VM entry	0	1	1	Assumes guest-only tracing, see Section 33.5.2.2. TraceEn is set.	TIP.PGE(VMCSg.RIP)

Table 33-56. Packet Generation with Operations That Alter the Value of PacketEn (Contd.)

Table 33-57 illustrates examples of PTWRITE, assuming TriggerEn && PTWEn is true.

Table 33-57. Examples of PTWRITE when TriggerEn && PTWEn is True

Case	Operation	ContextEn	Details	Packets
1	MWAIT/UMWAIT gets fault or VM exit.	D.C.		None. Other trace sources may generate pack- ets on fault or VM exit.
2	MWAIT/UMWAIT requests CO, or moni- tor not armed, or VMX virtual-interrupt delivery.	D.C.		None.
3	MWAIT/UMWAIT enters C-state deeper than C0.1.	0		PWRE(Cx), EXSTOP
4	MWAIT/UMWAIT enters C-state deeper than C0.1.	1		MWAIT(Cy), PWRE(Cx), EXSTOP(IP), FUP(CLIP)
5	HLT, Triple-fault shutdown, other oper- ation that enters C1.	1		PWRE(C1), EXSTOP(IP), FUP(CLIP)
6	Hardware Duty Cycling (HDC).	1	TSC if TSCEn=1 TMA if TSCEn=MTCEn=1	PWRE(HW, C6), EXSTOP(IP), FUP(NLIP), TSC?, TMA?, CBR, PWRX(CC6, CC6, 0x8)
7	Wake event during Cx (x > 0).	D.C.	TSC if TSCEn=1 TMA if TSCEn=MTCEn=1	TSC?, TMA?, CBR, PWRX(LCC, DCC, 0x1) Other trace sources may generate pack- ets for the wake operation (e.g., inter- rupt).

Table 33-58 illustrates examples of Power Event Trace, assuming TriggerEn && PwrEvtEn is true.

Table 33-58. Examples of Power Event Trace when TriggerEn && PwrEvtEn is True

Case	Operation	ContextEn && FilterEn	Details	Packets
1	PTWRITE rm32/64	0		None

Case	Operation	ContextEn && FilterEn	Details	Packets
2	PTWRITE rm32	1	FUP, PTW.IP=1 if FUPonPTW=1	PTW(IP=1?, 4B, rm32_value), FUP(CLIP)?
3	PTWRITE rm64	1	FUP, PTW.IP=1 if FUPonPTW=1	PTW(IP=1?, 8B, rm64_value), FUP(CLIP)?

Table 33-58. Examples of Power Event Trace when (Contd.)TriggerEn && PwrEvtEn is True

Table 33-59 illustrates examples of Event Trace, assuming TriggerEn && ContextEn && EventEn is true. In all cases, other trace sources (e.g., BranchEn), if enabled, may generate additional packets. For details, see the other tables in this section.

Table 33-59. Event Trace Examples when TriggerEn && ContextEn && EventEn is True

Case	Operation	ContextEn Before	ContextEn After	Details	Packets
1	IRET	1	D.C.		CFE.IRET(IP=1), FUP(CLIP)
2	IRET	0	1		CFE(IRET)
3	External interrupt, including NMI	1	D.C.		CFE.INTR(IP=1, Vector), FUP(NLIP)
4	External interrupt, including NMI	1	1	Assumes BranchEn=1, illustrates the shared FUP.	CFE.INTR(IP=0, Vector), FUP(NLIP), TIP(BLIP)
5	SW Interrupt, Exception/Fault other than #PF	1	D.C.		CFE.INTR(IP=1, Vector), FUP(CLIP)
6	Page Fault (#PF)	1	D.C.		EVD.PFA, CFE.INTR(IP=1,14), FUP(CLIP)
7	Page Fault (#PF)	0	D.C.		None
10	SMI	1	D.C.		CFE.SMI(IP=1), FUP(NLIP)
11	RSM, TraceEn restored to 1	D.C.	1		CFE.RSM(IP=0)
12	Entry to Shutdown	1	D.C.		CFE.SHUTDOWN(IP=1), FUP(CLIP)
13	VM exit caused by interrupt, fault, or SMI	1	D.C.	Assumes "Conceal VMX in PT" exit control is 0.	EVD.VMXQ, EVD.VMXR, CFE.VMEXIT_INTR(IP=1, Vector), FUP(VMCSg.LIP)
14	VM exit caused by other than interrupt, fault, or SMI	1	D.C.	Assumes "Conceal VMX in PT" exit control is 0.	EVD.VMXQ, EVD.VMXR, CFE.VMEXIT(IP=1), FUP(VMCSg.LIP)
15	VM exit caused by other than interrupt, fault, or SMI	0	1	Assumes "Conceal VMX in PT" exit control is 0.	CFE.VMEXIT(IP=0)
16	VM entry	1	D.C.	Assumes "Conceal VMX in PT" entry control is 0.	CFE.VMENTRY(IP=1), FUP(VMCSh.LIP)
17	AEX/EEE, from opt-out (non- debug) enclave	0	0		None
18	AEX/EEE, from opt-out (non- debug) enclave	0	1		CFE.INTR(IP=0)
19	AEX, from opt-in (debug) enclave	1	D.C.		CFE.INTR(IP=1, Vec), FUP(AEP LIP)
20	INIT	1	D.C.		CFE.INIT(IP=1), FUP(NLIP)
21	SIPI	1	D.C.		CFE.SIPI(IP=0)

 Table 33-59. Event Trace Examples when TriggerEn && ContextEn && EventEn is True

 Operation
 ContextEn

 Operation
 ContextEn

Case	Operation	ContextEn Before	ContextEn After	Details	Packets
22	STI/CLI/POPF	1	1	Assumes a change to RFLAGS.IF.	MODE.Exec, FUP(NLIP)

33.8 SOFTWARE CONSIDERATIONS

33.8.1 Tracing SMM Code

Nothing prevents an SMM handler from configuring and enabling packet generation for its own use. As described in Section Section 33.2.9.3, SMI will always clear TraceEn, so the SMM handler would have to set TraceEn in order to enable tracing. There are some unique aspects and guidelines involved with tracing SMM code, which follow:

- 1. SMM should save away the existing values of any configuration MSRs that SMM intends to modify for tracing. This will allow the non-SMM tracing context to be restored before RSM.
- 2. It is recommended that SMM wait until it sets CSbase to 0 before enabling packet generation, to avoid possible LIP vs RIP confusion.
- 3. Packet output cannot be directed to SMRR memory, even while tracing in SMM.
- 4. Before performing RSM, SMM should take care to restore modified configuration MSRs to the values they had immediately after #SMI. This involves first disabling packet generation by clearing TraceEn, then restoring any other configuration MSRs that were modified.
- 5. RSM
 - Software must ensure that TraceEn=0 at the time of RSM. Tracing RSM is not a supported usage model, and the packets generated by RSM are undefined.
 - For processors on which Intel PT and LBR use are mutually exclusive (see Section 33.3.1.2), any RSM during which TraceEn is restored to 1 will suspend any LBR or BTS logging.

33.8.2 Cooperative Transition of Multiple Trace Collection Agents

A third-party trace-collection tool should take into consideration the fact that it may be deployed on a processor that supports Intel PT but may run under any operating system.

In such a deployment scenario, Intel recommends that tool agents follow similar principles of cooperative transition of single-use hardware resources, similar to how performance monitoring tools handle performance monitoring hardware:

- Respect the "in-use" ownership of an agent who already configured the trace configuration MSRs, see architectural MSRs with the prefix "IA32_RTIT_" in Chapter 2, "Model-Specific Registers (MSRs)," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4, where "in-use" can be determined by reading the "enable bits" in the configuration MSRs.
- Relinquish ownership of the trace configuration MSRs by clearing the "enabled bits" of those configuration MSRs.

33.8.3 Tracking Time

This section describes the relationships of several clock counters whose update frequencies reside in different domains that feed into the timing packets. To track time, the decoder also needs to know the regularity or irregularity of the occurrences of various timing packets that store those clock counters.

Intel PT provides time information for three different but related domains:

• Processor timestamp counter

This counter increments at the max non-turbo or P1 frequency, and its value is returned on a RDTSC. Its frequency is fixed. The TSC packet holds the lower 7 bytes of the timestamp counter value. The TSC packet occurs occasionally and are much less frequent than the frequency of the time stamp counter. The timestamp counter will continue to increment when the processor is in deep C-States, with the exception of processors reporting CPUID.80000007H:EDX.InvariantTSC[bit 8] =0.

• Core crystal clock

The ratio of the core crystal clock to timestamp counter frequency is known as P, and can be calculated as CPUID.15H:EBX[31:0] / CPUID.15H:EAX[31:0]. The frequency of the core crystal clock is fixed and lower than that of the timestamp counter. The periodic MTC packet is generated based on software-selected multiples of the crystal clock frequency. The MTC packet is expected to occur more frequently than the TSC packet.

Processor core clock

The processor core clock frequency can vary due to P-state and thermal conditions. The CYC packet provides elapsed time as measured in processor core clock cycles relative to the last CYC packet.

A decoder can use all or some combination of these packets to track time at different resolutions throughout the trace packets.

33.8.3.1 Time Domain Relationships

The three domains are related by the following formula:

TimeStampValue = (CoreCrystalClockValue * P) + AdjustedProcessorCycles + Software Offset;

The CoreCrystalClockValue, also known as the Always Running Timer (ART) value, can provide the coarse-grained component of the TSC value. P, or the TSC/ART ratio, can be derived from CPUID leaf 15H, as described in Section 33.8.3.

The AdjustedProcessorCycles component provides the fine-grained distance from the rising edge of the last core crystal clock. Specifically, it is a cycle count in the same frequency as the timestamp counter from the last crystal clock rising edge. The value is adjusted based on the ratio of the processor core clock frequency to the Maximum Non-Turbo (or P1) frequency.

The Software_Offsets component includes software offsets that are factored into the timestamp value, such as IA32_TSC_ADJUST.

33.8.3.2 Estimating TSC within Intel PT

For many usages, it may be useful to have an estimated timestamp value for all points in the trace. The formula provided in Section 33.8.3.1 above provides the framework for how such an estimate can be calculated from the various timing packets present in the trace.

The TSC packet provides the precise timestamp value at the time it is generated; however, TSC packets are infrequent, and estimates of the current timestamp value based purely on TSC packets are likely to be very inaccurate for this reason. In order to get more precise timing information between TSC packets, CYC packets and/or MTC packets should be enabled.

MTC packets provide incremental updates of the CoreCrystalClockValue. On processors that support CPUID leaf 15H, the frequency of the timestamp counter and the core crystal clock is fixed, thus MTC packets provide a means to update the running timestamp estimate. Between two MTC packets A and B, the number of crystal clock cycles passed is calculated from the 8-bit payloads of respective MTC packets:

 $(CTC_B - CTC_A)$, where $CTC_i = MTC_i[15:8] << IA32_RTIT_CTL.MTCFreq and i = A, B.$

The time from a TSC packet to the subsequent MTC packet can be calculated using the TMA packet that follows the TSC packet. The TMA packet provides both the crystal clock value (lower 16 bits, in the CTC field) and the AdjustedProcessorCycles value (in the FastCounter field) that can be used in the calculation of the corresponding core crystal clock value of the TSC packet.

When the next MTC after a pair of TSC/TMA is seen, the number of crystal clocks passed since the TSC packet can be calculated by subtracting the TMA.CTC value from the time indicated by the MTC_{Next} packet by

 $CTC_{Delta}[15:0] = (CTC_{Next}[15:0] - TMA.CTC[15:0])$, where $CTC_{Next} = MTC_{Payload} << IA32_RTIT_CTL.MTCFreq$.

The TMA.FastCounter field provides the number of AdjustedProcessorCycles since the last crystal clock rising edge, from which it can be determined the percentage of the next crystal clock cycle that had passed at the time of the TSC packet.

CYC packets can provide further precision of an estimated timestamp value to many non-timing packets, by providing an indication of the time passed between other timing packets (MTCs or TSCs).

When enabled, CYC packets are sent preceding each CYC-eligible packet, and provide the number of processor core clock cycles that have passed since the last CYC packet. Thus between MTCs and TSCs, the accumulated CYC values can be used to estimate the AdjustedProcessorCycles component of the timestamp value. The accumulated CPU cycles will have to be adjusted to account for the difference in frequency between the processor core clock and the P1 frequency. The necessary adjustment can be estimated using the core:bus ratio value given in the CBR packet, by multiplying the accumulated cycle count value by P1/CBR_{pavload}.

Note that stand-alone TSC packets (that is, TSC packets that are not a part of a PSB+) are typically generated only when generation of other timing packets (MTCs and CYCs) has ceased for a period of time. Example scenarios include when Intel PT is re-enabled, or on wake after a sleep state. Thus any calculated estimate of the timestamp value leading up to a TSC packet will likely result in a discrepancy, which the TSC packet serves to correct.

A greater level of precision may be achieved by calculating the CPU clock frequency, see Section 33.8.3.4 below for a method to do so using Intel PT packets.

CYCs can be used to estimate time between TSCs even without MTCs, though this will likely result in a reduction in estimated TSC precision.

33.8.3.3 VMX TSC Manipulation

When software executes in non-Root operation, additional offset and scaling factors may be applied to the TSC value. These are optional, but may be enabled via VMCS controls on a per-VM basis. See Chapter 26, "VMX Non-Root Operation," for details on VMX TSC offsetting and TSC scaling.

Like the value returned by RDTSC, TSC packets will include these adjustments, but other timing packets (such as MTC, CYC, and CBR) are not impacted. In order to use the algorithm above to estimate the TSC value when TSC scaling is in use, it will be necessary for software to account for the scaling factor. See Section 33.5.2.4 for details.

33.8.3.4 Calculating Frequency with Intel PT

Because Intel PT can provide both wall-clock time and processor clock cycle time, it can be used to measure the processor core clock frequency. Either TSC or MTC packets can be used to track the wall-clock time. By using CYC packets to count the number of processor core cycles that pass in between a pair of wall-clock time packets, the ratio between processor core clock frequency and TSC frequency can be derived. If the P1 frequency is known, it can be applied to determine the CPU frequency. See Section 33.8.3.1 above for details on the relationship between TSC, MTC, and CYC.

INTEL® PROCESSOR TRACE

7. Updates to Chapter 1, Volume 4

Change bars and violet text show changes to Chapter 1 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model-Specific Registers.

Changes to this chapter:

• Removed redundant information that consisted of repeated text regarding notational conventions and related literature. This information remains in Chapter 1 of Volume 1.

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model-Specific Registers (order number 335592) is part of a set that describes the architecture and programming environment of Intel[®] 64 and IA-32 architecture processors. Other volumes in this set are:

- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture (order number 253665).
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D: Instruction Set Reference (order numbers 253666, 253667, 326018, and 334569).
- The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D: System Programming Guide (order numbers 253668, 253669, 326019, and 332831).

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1, describes the basic architecture and programming environment of Intel 64 and IA-32 processors. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D, describe the instruction set of the processor and the opcode structure. These volumes apply to application programmers and to programmers who write operating systems or executives. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D, describe the operating-system support environment of Intel 64 and IA-32 processors. These volumes target operating-system and BIOS designers. In addition, the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, and the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, address the programming environment for classes of software that host operating systems. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, address the programming environment for classes of software that host operating systems. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4, describes the model-specific registers of Intel 64 and IA-32 processors.

1.1 OVERVIEW OF THE MODEL-SPECIFIC REGISTERS

A description of this manual's content follows:

Chapter 1 — **About This Manual.** Gives an overview of all volumes of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, with chapter-specific details for the current volume.

Chapter 2 — **Model-Specific Registers (MSRs).** Lists the MSRs available in Intel processors, and describes their functions.

ABOUT THIS MANUAL

8. Updates to Chapter 2, Volume 4

Change bars and violet text show changes to Chapter 2 of the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4:* Model-Specific Registers.

Changes to this chapter:

- Updated the following architectural MSRs:
 - IA32_BIOS_SIGN_ID (address 8BH) to add bits 63:32; previously these were missing.
 - IA32_ARCH_CAPABILITIES (address 10AH) to add bits 30:25 and their definitions.
 - IA32_MCU_OPT_CTRL (address 123H) to add bits 7:6 and their definitions.
 - IA32_PM_CTL1 (address DB1H) to correct the description of the register and update the field name and definition of bit 0.
 - IA32_PM_ENABLE (address 770H) to correct the MSR visibility to R/W and add a note to the bit 0 definition.
- Updated MSR_PERF_METRICS (address 329H) in Table 2-44, "MSRs Supported by the 10th Generation Intel Core Processors (Ice Lake Microarchitecture)," to correct the reserved bit range.
- Updated MSR_EBC_FREQUENCY_ID (address 2CH) in Table 2-58, "MSRs in the Pentium® 4 and Intel® Xeon® Processors," to correct the reserved bit range.

This chapter lists MSRs across Intel processor families. All MSRs listed can be read with the RDMSR and written with the WRMSR instructions. The scope of an MSR defines the set of processors that access the same MSR with RDMSR and WRMSR. Thread-scope MSRs are unique to every logical processor. Core-scope MSRs are shared by the threads in the same core; similarly for module-scope, die-scope, and package-scope.

When a processor package contains a single die, die-scope and package-scope are synonymous. When a package contains multiple die, they are distinct.

NOTE

For information on hierarchical level types supported, refer to the CPUID Leaf 1FH definition for the actual level type numbers: "V2 Extended Topology Enumeration Leaf" in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. Also see Section 9.9.1, "Hierarchical Mapping of Shared Resources," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Register addresses are given in both hexadecimal and decimal. The register name is the mnemonic register name and the bit description describes individual bits in registers.

Model specific registers and its bit-fields may be supported for a finite range of processor families/models. To distinguish between different processor family and/or models, software must use CPUID.01H leaf function to query the combination of DisplayFamily and DisplayModel to determine model-specific availability of MSRs (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-L," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A). Table 2-1 lists the signature values of DisplayFamily and DisplayModel for various processor families or processor number series.

DisplayFamily_DisplayModel	Processor Families/Processor Number Series	
06_85H	Intel® Xeon Phi [™] Processor 7215, 7285, 7295 Series based on Knights Mill microarchitecture	
06_57H	Intel® Xeon Phi™ Processor 3200, 5200, 7200 Series based on Knights Landing microarchitecture	
06_AAH	Intel® Core™ Ultra 7 processors supporting Meteor Lake performance hybrid architecture	
06_CFH	5th generation Intel® Xeon® Scalable Processor Family based on Emerald Rapids microarchitecture	
06_8FH	4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture	
06_BAH, 06_B7H, 06_BFH	13th generation Intel® Core™ processors supporting Raptor Lake performance hybrid architecture	
06_97H, 06_9AH	12th generation Intel® Core™ processors supporting Alder Lake performance hybrid architecture	
06_8CH, 06_8DH	11th generation Intel® Core™ processors based on Tiger Lake microarchitecture	
06_A7H	11th generation Intel® Core™ processors based on Rocket Lake microarchitecture	
06_7DH, 06_7EH	5_7EH 10th generation Intel [®] Core [™] processors based on Ice Lake microarchitecture	
06_A5H, 06_A6H	10th generation Intel® Core™ processors based on Comet Lake microarchitecture	
06_66H	Intel® Core™ processors based on Cannon Lake microarchitecture	
06_8EH, 06_9EH	7th generation Intel® Core™ processors based on Kaby Lake microarchitecture, 8th and 9th generation Intel® Core™ processors based on Coffee Lake microarchitecture, Intel® Xeon® E processors based on Coffee Lake microarchitecture	
06_6AH, 06_6CH	3rd generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture	
06_55H	Intel® Xeon® Scalable Processor Family based on Skylake microarchitecture, 2nd generation Intel® Xeon® Scalable Processor Family based on Cascade Lake product, and 3rd generation Intel® Xeon® Scalable Processor Family based on Cooper Lake product	

Table 2-1. CPUID Signature Values of DisplayFamily_DisplayModel

Table 2-1. CPUID Signature Val	es of DisplayFamily	_DisplayModel	(Contd.)
--------------------------------	---------------------	---------------	----------

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_4EH, 06_5EH	6th generation Intel Core processors and Intel Xeon processor E3-1500m v5 product family and E3- 1200 v5 product family based on Skylake microarchitecture
06_56H	Intel Xeon processor D-1500 product family based on Broadwell microarchitecture
06_4FH	Intel Xeon processor E5 v4 Family based on Broadwell microarchitecture, Intel Xeon processor E7 v4 Family, Intel Core i7-69xx Processor Extreme Edition
06_47H	5th generation Intel Core processors, Intel Xeon processor E3-1200 v4 product family based on Broadwell microarchitecture
06_3DH	Intel Core M-5xxx Processor, 5th generation Intel Core processors based on Broadwell microarchitecture
06_3FH	Intel Xeon processor E5-4600/2600/1600 v3 product families, Intel Xeon processor E7 v3 product families based on Haswell-E microarchitecture, Intel Core i7-59xx Processor Extreme Edition
06_3CH, 06_45H, 06_46H	4th Generation Intel Core processor and Intel Xeon processor E3-1200 v3 product family based on Haswell microarchitecture
06_3EH	Intel Xeon processor E7-8800/4800/2800 v2 product families based on Ivy Bridge-E microarchitecture
06_3EH	Intel Xeon processor E5-2600/1600 v2 product families and Intel Xeon processor E5-2400 v2 product family based on Ivy Bridge-E microarchitecture, Intel Core i7-49xx Processor Extreme Edition
06_3AH	3rd Generation Intel Core Processor and Intel Xeon processor E3-1200 v2 product family based on Ivy Bridge microarchitecture
06_2DH	Intel Xeon processor E5 Family based on Sandy Bridge microarchitecture, Intel Core i7-39xx Processor Extreme Edition
06_2FH	Intel Xeon Processor E7 Family
06_2AH	Intel Xeon processor E3-1200 product family; 2nd Generation Intel Core i7, i5, i3 Processors 2xxx Series
06_2EH	Intel Xeon processor 7500, 6500 series
06_25H, 06_2CH	Intel Xeon processors 3600, 5600 series, Intel Core i7, i5, and i3 Processors
06_1EH, 06_1FH	Intel Core i7 and i5 Processors
06_1AH	Intel Core i7 Processor, Intel Xeon processor 3400, 3500, 5500 series
06_1DH	Intel Xeon processor MP 7400 series
06_17H	Intel Xeon processor 3100, 3300, 5200, 5400 series, Intel Core 2 Quad processors 8000, 9000 series
06_0FH	Intel Xeon processor 3000, 3200, 5100, 5300, 7300 series, Intel Core 2 Quad processor 6000 series, Intel Core 2 Extreme 6000 series, Intel Core 2 Duo 4000, 5000, 6000, 7000 series processors, Intel Pentium dual-core processors
06_0EH	Intel Core Duo, Intel Core Solo processors
06_0DH	Intel Pentium M processor
06_86H, 06_96H, 06_9CH	Intel Atom [®] processors, Intel [®] Celeron [®] processors, Intel [®] Pentium [®] processors, and Intel [®] Pentium [®] Silver processors based on Tremont Microarchitecture
06_7AH	Intel Atom processors based on Goldmont Plus microarchitecture
06_5FH	Intel Atom processors based on Goldmont microarchitecture (Denverton)
06_5CH	Intel Atom processors based on Goldmont microarchitecture
06_4CH	Intel Atom processor X7-Z8000 and X5-Z8000 series based on Airmont microarchitecture
06_5DH	Intel Atom processor X3-C3000 based on Silvermont microarchitecture
06_5AH	Intel Atom processor Z3500 series
06_4AH	Intel Atom processor Z3400 series

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_37H	Intel Atom processor E3000 series, Z3600 series, Z3700 series
06_4DH	Intel Atom processor C2000 series
06_36H	Intel Atom processor S1000 Series
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	Intel Atom processor family, Intel Atom processor D2000, N2000, E2000, Z2000, C1000 series
0F_06H	Intel Xeon processor 7100, 5000 Series, Intel Xeon Processor MP, Intel Pentium 4, Pentium D processors
0F_03H, 0F_04H Intel Xeon processor, Intel Xeon processor MP, Intel Pentium 4, Pentium D processors	
06_09H	Intel Pentium M processor
0F_02H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
OF_OH, OF_01H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
06_7H, 06_08H, 06_0AH, 06_0BH	Intel Pentium III Xeon processor, Intel Pentium III processor
06_03H, 06_05H	Intel Pentium II Xeon processor, Intel Pentium II processor
06_01H	Intel Pentium Pro processor
05_01H, 05_02H, 05_04H	Intel Pentium processor, Intel Pentium processor with MMX Technology

Table 2-1. CPUID Signature Values of DisplayFamily_DisplayModel (Contd.)

The Intel® Quark[™] SoC X1000 processor can be identified by the signature of DisplayFamily_DisplayModel = 05_09H and SteppingID = 0

2.1 ARCHITECTURAL MSRS

Many MSRs have carried over from one generation of IA-32 processors to the next and to Intel 64 processors. A subset of MSRs and associated bit fields, which do not change on future processor generations, are now considered architectural MSRs. For historical reasons (beginning with the Pentium 4 processor), these "architectural MSRs" were given the prefix "IA32_". Table 2-2 lists the architectural MSRs, their addresses, their current names, their names in previous IA-32 processors, and bit fields that are considered architectural MSR addresses outside Table 2-2 and certain bit fields in an MSR address that may overlap with architectural MSR addresses are model-specific. Code that accesses a model-specific MSR and that is executed on a processor that does not support that MSR will generate an exception.

Architectural MSR or individual bit fields in an architectural MSR may be introduced or transitioned at the granularity of certain processor family/model or the presence of certain CPUID feature flags. The right-most column of Table 2-2 provides information on the introduction of each architectural MSR or its individual fields. This information is expressed either as signature values of "DF_DM" (see Table 2-1) or via CPUID flags.

Certain bit field position may be related to the maximum physical address width, the value of which is expressed as "MAXPHYADDR" in Table 2-2. "MAXPHYADDR" is reported by CPUID.8000_0008H leaf.

MSR address range between 40000000H - 4000FFFFH is marked as a specially reserved range. All existing and future processors will not implement any features using any MSR in this range.

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	Fields MSR/Bit Description		Comment
Register Address: 0H, 0 IA32_P5_MC_ADDR (P5_MC_		IA32_P5_MC_ADDR (P5_MC_ADDR)	
See Section 2.23, "MSR	s in Pentium Processors."	·	Pentium Processor (05_01H)
Register Address: 1H, 1		IA32_P5_MC_TYPE (P5_MC_TYPE)	
See Section 2.23, "MSR	s in Pentium Processors."		DF_DM = 05_01H

Table 2-2. IA-32 Architectural MSRs

Register A	ddress: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
Register Address: 6H, 6	5	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Mo	onitor/Mwait Address Range Determ	ination."	0F_03H
Register Address: 10H,	16	IA32_TIME_STAMP_COUNTER (TSC)	
See Section 18.17, "Tin	ne-Stamp Counter."		05_01H
Register Address: 17H,	23	IA32_PLATFORM_ID (MSR_PLATFOR	M_ID)
Platform ID (R/O) The operating system c proper microcode upda		information for the processor and the	06_01H
49:0	Reserved.		
52:50 63:53	Platform ID (R/O)Contains information concerning th processor.525150000010101010101010101011001101011	ne intended platform for the	
Register Address: 1BH,	27	IA32_APIC_BASE (APIC_BASE)	
		ocation of the APIC memory map. See on 11.4.5, "Relocating the Local APIC	06_01H
7:0	Reserved.		
8	BSP Flag (R/W)		
9	Reserved.		
10	Enable x2APIC mode.		06_1AH
11	APIC Global Enable (R/W)		
(MAXPHYADDR -1):12	APIC Base (R/W)		
63: MAXPHYADDR	Reserved.		
Register Address: 3AH,	58	IA32_FEATURE_CONTROL	
Control Features in Inte	el 64 Processor (R/W)		If any one enumeration condition for defined bit field holds.

Registe	er Address: Hex, Decimal	Architectural MSR Nam	ectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment	
0	in GP(0). Note: Once the Lock bit is set, the modified. Therefore the lock bit mu Intel Virtualization Technology and option ROM or the OS. Hence, once	When set, locks this MSR from being written; writes to this bit will result		
1	PWRGOOD is not deasserted.	ts are preserved across RESET when (R/WL) This bit enables a system	If CPUID.01H:ECX[5] = 1 &&	
	Execution Technology. BIOS must set this bit only when the	on with SMX to support Intel® Trusted he CPUID function 1 returns VMX set (ECX bits 5 and 6 respectively).	CPUID.01H:ECX[6] = 1	
2	system executive that does not re	Enable VMX outside SMX operation (R/WL) This bit enables VMX for a system executive that does not require SMX. BIOS must set this bit only when the CPUID function 1 returns the VMX		
7:3	Reserved.			
14:8	represents an enable control for a	SENTER Local Function Enables (R/WL) When set, each bit in the field represents an enable control for a corresponding SENTER function. This field is supported only if CPUID.1:ECX.[bit 6] is set.		
15		SENTER Global Enable (R/WL) This bit must be set to enable SENTER leaf functions. This bit is supported only if CPUID.1:ECX.[bit 6] is set.		
16	Reserved.			
17	SGX Launch Control Enable (R/WL) This bit must be set to enable runt Control via the IA32_SGXLEPUBKE	time re-configuration of SGX Launch	If CPUID.(EAX=07H, ECX=0H): ECX[30] = 1	
18	SGX Global Enable (R/WL) This bit must be set to enable SGX	leaf functions.	If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1	
19	Reserved.			
20		When set, system software can program the MSRs associated with LMCE to configure delivery of some machine check exceptions to a single		
63:21	Reserved.			
Register Address: 38	3H, 59	IA32_TSC_ADJUST		
Per Logical Processor TSC Adjust (R/Write to clear)			If CPUID.(EAX=07H, ECX=0H): EBX[1] = 1	
63:0	THREAD_ADJUST Local offset value of the IA32_TSC for a logical processor. Reset value is zero. A write to IA32_TSC will modify the local offset in IA32_TSC_ADJUST and the content of IA32_TSC, but does not affect the internal invariant TSC hardware.			

Register A	Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields MSR/Bit D		Description	Comment
Register Address: 48H,	.72	IA32_SPEC_CTRL	•
Speculation Control (R/W) The MSR bits are defined as logical processor scope. On some core implementations, the bits may impact sibling logical processors on the same core. This MSR has a value of 0 after reset and is unaffected by INIT# or SIPI#.			If any one of the enumeration conditions for defined bit field positions holds.
0		tion (IBRS). Restricts speculation of	If CPUID.(EAX=07H, ECX=0):EDX[26]=1
1	Single Thread Indirect Branch Pred branch predictions on all logical pro controlled by any sibling logical pro	ocessors on the core from being	If CPUID.(EAX=07H, ECX=0):EDX[27]=1
2	Speculative Store Bypass Disable (S a load until the addresses for all old	SSBD) delays speculative execution of der stores are known.	If CPUID.(EAX=07H, ECX=0):EDX[31]=1
3	IPRED_DIS_U If 1, enables IPRED_DIS control for	CPL3.	If CPUID.(EAX=07H, ECX=2):EDX[1]=1
4	IPRED_DIS_S If 1, enables IPRED_DIS control for	CPL0/1/2.	If CPUID.(EAX=07H, ECX=2):EDX[1]=1
5	RRSBA_DIS_U If 1, disables RRSBA behavior for C	PL3.	If CPUID.(EAX=07H, ECX=2):EDX[2]=1
6	RRSBA_DIS_S If 1, disables RRSBA behavior for C	PL0/1/2.	If CPUID.(EAX=07H, ECX=2):EDX[2]=1
7	PSFD If 1, disables Fast Store Forwarding Predictor. Note that setting bit 2 (SSBD) also disables this.		If CPUID.(EAX=07H, ECX=2):EDX[0]=1
8	DDPD_U	Prefetcher that examines data values t setting bit 2 (SSBD) also disables	If CPUID.(EAX=07H, ECX=2):EDX[3]=1
9	Reserved.		
10	BHI_DIS_S When '1, enables BHI_DIS_S behav	ior.	If CPUID.(EAX=07H, ECX=2):EDX[4]=1
63:11	Reserved.		
Register Address: 49H,	73	IA32_PRED_CMD	
Prediction Command (WO) Gives software a way to issue commands that affect the state of predictors.			If any one of the enumeration conditions for defined bit field positions holds.
0	Indirect Branch Prediction Barrier (IBPB)		if CPUID.(EAX=07H, ECX=0):EDX[26]=1
63:1	Reserved.		
Register Address: 4EH,	78	IA32_PPIN_CTL	
Protected Processor In	ventory Number Enable Control (R/V	√)	If CPUID.(EAX=07H, ECX=01H):EBX[0]=1 ¹

Register A	I able 2-2. IA-3 Address: Hex, Decimal	Architectural MSR Name (Former MSR Name)		
Bit Fields	Bit Fields MSR/Bit Description		Comment	
0	LockOut (R/WO) If 0, indicates that further writes t If 1, indicates that further writes t Writing 1 to this bit is only permitt The Privileged System Software In IA32_PPIN_CTL[bit 1] to determine The Privileged System Software In write to this MSR.	to IA32_PPIN_CTL is allowed. to IA32_PPIN_CTL is disallowed. ted if the Enable_PPIN bit is clear. Inventory Agent should read e if IA32_PPIN is accessible.		
1	to read IA32_PPIN will cause #GP.	accessible using RDMSR. Any attempt		
63:2	Reserved.			
Register Address: 4FH, Protected Processor In		IA32_PPIN	If CPUID.(EAX=07H, ECX=01H):EBX[0]=1 ¹	
63:0		ID family/model/stepping signature ation agent can access to identify each b IA32_PPIN is enabled. Access to		
Register Address: 79H, 121 IA32_BIOS_UPDT_TRIG (BIOS_UPDT_			_TRIG)	
processor. See Section	struction to this MSR causes a micro 10.11.6, "Microcode Update Loader. nt writing to this MSR when loading		06_01H	
Register Address: 7AH,	122	IA32_FEATURE_ACTIVATION		
Feature Activation (R/V Implements Feature Ac features on this thread	tivation command. WRMSR to this a	ddress activates all 'activatable'		
0	Reserved.			
1	KL Keylocker feature activation.			
63:2	Reserved.			
Register Address: 8BH,	139	IA32_BIOS_SIGN_ID (BIOS_SIGN/BBL_	_CR_D3)	
BIOS Update Signature (R/W) Returns the microcode update signature following the execution of CPUID.01H. A processor may prevent writing to this MSR when loading guest states on VM entries or savin quest states on VM exits			06_01H	
guest states on VM exi	ts.			

Register	Address: Hex, Decimal	Architectural MSR Name (Former MSR Name)		
Bit Fields MSR/Bit		Description	Comment	
63:32		ns zero following the execution of code update is loaded. Any non-zero		
Register Address: 8CH		IA32_SGXLEPUBKEYHASHO	1	
IA32_SGXLEPUBKEYH Bits 63:0 of the SHA2	IASH[63:0] (R/W)	JS for SGX Launch Enclave. On reset,	Read permitted If CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && CPUID.(EAX=07H, ECX=0H):ECX[30]=1. Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && IA32_FEATURE_CONTROL[17]=1 && IA32_FEATURE_CONTROL[0] = 1.	
Register Address: 8DH	ł, 141	IA32_SGXLEPUBKEYHASH1		
		LUS for SGX Launch Enclave. On reset,	Same comment in MSR listing for IA32_SGXLEPUBKEYHASHO (MSR address 8CH, 140) applies here.	
Register Address: 8EH	I, 142	IA32_SGXLEPUBKEYHASH2		
IA32_SGXLEPUBKEYHASH[191:128] (R/W) Bits 191:128 of the SHA256 digest of the SIGSTRUCT.MC reset, the default value is the digest of Intel's signing key.		DULUS for SGX Launch Enclave. On	Same comment in MSR listing for IA32_SGXLEPUBKEYHASHO (MSR address 8CH, 140) applies here.	
Register Address: 8FH	l, 143	IA32_SGXLEPUBKEYHASH3		
	ASH[255:192] (R/W) HA256 digest of the SIGSTRUCT.MOI e is the digest of Intel's signing key.	DULUS for SGX Launch Enclave. On	Same comment in MSR listing for IA32_SGXLEPUBKEYHASHO (MSR address 8CH, 140) applies here.	
Register Address: 9BH	I, 155	IA32_SMM_MONITOR_CTL		
SMM Monitor Configur	ation (R/W)		If CPUID.01H: ECX[5]=1 CPUID.01H: ECX[6] = 1	
0	Valid (R/W)			
1	Reserved.			
2	Controls SMI unblocking by VMXOF	FF (see Section 32.14.4).	If IA32_VMX_MISC[28]	
11:3	Reserved.			
31:12	MSEG Base (R/W)			
63:32	Reserved.			
Register Address: 9EH	I, 158	IA32_SMBASE		
Base address of the lo	gical processor's SMRAM image (R/O	, SMM only).	If IA32_VMX_MISC[15]	
Register Address: BCH	l, 188	IA32_MISC_PACKAGE_CTLS		
Power Filtering Contro This MSR has a value of	ol (R/W) of 0 after reset and is unaffected by	INIT# or SIPI#.	If IA32_ARCH_CAPABILITIES [10] = 1	

Table 2-2. IA-32 Architectural MSRs (Register Address: Hex, Decimal Architectur			MSR Name (Former MSR Name)	
Bit Fields			Comment	
0	ENERGY_FILTERING_ENABLE (R/W)		If IA32_ARCH_CAPABILITIES [11] = 1	
63:1	Reserved.			
Register Address: BDH	, 189	IA32_XAPIC_DISABLE_STATUS		
xAPIC Disable Status (R/O)	•	If CPUID.(EAX-07H, ECX=0):EDX[29]=1 and IA32_ARCH_CAPABILITIES [21] = 1	
0	LEGACY_XAPIC_DISABLED When set, indicates that the local (IA32_APIC_BASE.EXTD = 1) and 1 IA32_APIC_BASE.EXTD will fail (e.	that attempts to clear		
63:1	Reserved.			
Register Address: C1H	, 193	IA32_PMC0 (PERFCTR0)		
General Performance (Counter 0 (R/W)		If CPUID.OAH: EAX[15:8] > 0	
Register Address: C2H	, 194	IA32_PMC1 (PERFCTR1)		
General Performance (Counter 1 (R/W)		If CPUID.0AH: EAX[15:8] > 1	
Register Address: C3H	, 195	IA32_PMC2		
General Performance (Counter 2 (R/W)		If CPUID.0AH: EAX[15:8] > 2	
Register Address: C4H	, 196	IA32_PMC3		
General Performance (Counter 3 (R/W)	-	If CPUID.OAH: EAX[15:8] > 3	
Register Address: C5H	, 197	IA32_PMC4		
General Performance (Counter 4 (R/W)		If CPUID.0AH: EAX[15:8] > 4	
Register Address: C6H	, 198	IA32_PMC5	•	
General Performance (Counter 5 (R/W)		If CPUID.0AH: EAX[15:8] > 5	
Register Address: C7H	, 199	IA32_PMC6	•	
General Performance (Counter 6 (R/W)		If CPUID.0AH: EAX[15:8] > 6	
Register Address: C8H	, 200	IA32_PMC7	· · · · · · · · · · · · · · · · · · ·	
General Performance (Counter 7 (R/W)		If CPUID.0AH: EAX[15:8] > 7	
Register Address: CFH	, 207	IA32_CORE_CAPABILITIES	· · · ·	
IA32 Core Capabilities			If CPUID.(EAX=07H, ECX=0):EDX[30] = 1	
63:0	Reserved.		No architecturally defined bits.	
Register Address: E1H	, 225	IA32_UMWAIT_CONTROL		
UMWAIT Control (R/W)		1		
0	C0.2 is not allowed by the OS. Valu to C0.1.	ue of "1" means all CO.2 requests revert		
1	Reserved.			

	Table 2-2. IA-32	2 Architectural MSRs (Contd.)	
Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
31:2	Determines the maximum time in T reside in either C0.1 or C0.2. A zero The maximum time value is a 32-bi from this field and the lower two b		
Register Address: E7H,	.231	IA32_MPERF	
TSC Frequency Clock C	ounter (R/Write to clear)		If CPUID.06H: ECX[0] = 1
63:0	CO_MCNT: CO TSC Frequency Clock Increments at fixed interval (relativ processor is in CO. Cleared upon overflow / wrap-arou	ve to TSC freq.) when the logical	
Register Address: E8H,		IA32_APERF	L
	ock Counter (R/Write to clear)	-	If CPUID.06H: ECX[0] = 1
63:0	CO_ACNT: CO Actual Frequency Clock Count Accumulates core clock counts at the coordinated clock frequency, when the logical processor is in CO. Cleared upon overflow / wrap-around of IA32_MPERF.		
Register Address: FEH,	254	IA32_MTRRCAP (MTRRcap)	
MTRR Capability (R/O) See Section 12.11.2.1,	MTRR Capability (R/O) See Section 12.11.2.1, "IA32_MTRR_DEF_TYPE MSR."		06_01H
7:0	VCNT: The number of variable men	nory type ranges in the processor.	
8	Fixed range MTRRs are supported	when set.	
9	Reserved.		
10	WC Supported when set.		
11	SMRR Supported when set.		
12	PRMRR supported when set.		
63:13	Reserved.		
Register Address: 10A	H, 266	IA32_ARCH_CAPABILITIES	
Enumeration of Archite	ectural Features (R/O)		If CPUID.(EAX=07H, ECX=0):EDX[29]=1
0	RDCL_NO: The processor is not sus (RDCL).	sceptible to Rogue Data Cache Load	
1	IBRS_ALL: The processor supports	enhanced IBRS.	
2	RSBA: The processor supports RSB Alternate. Alternative branch predictors may be used by RET instructions when the RSB is empty. SW using retpoline may be affected by this behavior.		
3	SKIP_L1DFL_VMENTRY: A value of 1 indicates the hypervisor need not flush the L1D on VM entry.		
4	SSB_NO: Processor is not susceptil	ble to Speculative Store Bypass.	
5	MDS_NO: Processor is not suscepti Sampling (MDS).	ble to Microarchitectural Data	

Register Address: Hex, Decimal Architectural MSR Nam			ormer MSR Name)
Bit Fields	Is MSR/Bit Description		Comment
6	IF_PSCHANGE_MC_NO: The processor is not susceptible to a machine check error due to modifying the size of a code page without TLB invalidation.		
7	TSX_CTRL: If 1, indicates presence	of IA32_TSX_CTRL MSR.	
8	TAA_NO: If 1, processor is not affe	ected by TAA.	
9	MCU_CONTROL: If 1, the processor MSR.	supports the IA32_MCU_CONTROL	
10	MISC_PACKAGE_CTLS: The process IA32_MISC_PACKAGE_CTLS MSR.	sor supports	
11		essor supports setting and reading (ENERGY_FILTERING_ENABLE) bit.	
12	DOITM: If 1, the processor support: Mode.	s Data Operand Independent Timing	
13	SBDR_SSDP_NO: The processor is Buffers Data Read (SBDR) vulneral Propagator (SSDP).		
14	FBSDP_NO: The processor is not a Propagator (FBSDP).	ffected by the Fill Buffer Stale Data	
15	PSDP_NO: The processor is not affected by vulnerabilities involving the Primary Stale Data Propagator (PSDP).		
16	Reserved.		
17	FB_CLEAR: If 1, the processor supports overwrite of fill buffer values as part of MD_CLEAR operations with the VERW instruction.		
18	FB_CLEAR_CTRL: If 1, the processor supports the IA32_MCU_OPT_CTRL MSR and allows software to set bit 3 of that MSR (FB_CLEAR_DIS).		
19	RRSBA: A value of 1 indicates the processor may have the RRSBA alternate prediction behavior, if not disabled by RRSBA_DIS_U or RRSBA_DIS_S.		
20	BHI_NO: A value of 1 indicates BHI regardless of the value of IA32_SF		
21	XAPIC_DISABLE_STATUS: Enumerates that the IA32_XAPIC_DISABLE_STATUS MSR exists, and that bit 0 specifies whether the legacy xAPIC is disabled and APIC state is locked to x2APIC.		
22	Reserved.		
23	OVERCLOCKING_STATUS: If set, the exists.	e IA32_OVERCLOCKING_STATUS MSR	
24	PBRSB_NO: If 1, the processor is n Barrier Return Stack Buffer Predic	ot affected by issues related to Post- tions.	
25	GDS_CTRL: If 1, the processor supp GDS_MITG_LOCK bits of the IA32_		
26	GDS_NO: If 1, the processor is not	affected by Gather Data Sampling.	
27	RFDS_NO: If 1, the processor is not Sampling.	t affected by Register File Data	

Register Address: Hex, Decimal Architectural MSR Name			e (Former MSR Name)	
Bit Fields	MSR/Bit I	MSR/Bit Description		
28		RFDS_CLEAR: If 1, when VERW is executed the processor will clear stale data from register files affected by Register File Data Sampling.		
29	IGN_UMONITOR_SUPPORT If 0, IA32_MCU_OPT_CTRL bit 6 (IG If 1, it indicates support of IA32_MC	N_UMONITOR) is not supported. CU_OPT_CTRL bit 6 (IGN_UMONITOR).		
30	MON_UMON_MITG_SUPPORT If 0, IA32_MCU_OPT_CTRL bit 7 (MO If 1, it indicates support of IA32_MO (MON_UMON_MITG).	/ //		
63:31	Reserved.			
Register Address: 10	BH, 267	IA32_FLUSH_CMD		
Flush Command (WO) Gives software a way to invalidate structures with finer granularity than other archi methods.		nularity than other architectural	If any one of the enumeration conditions for defined bit field positions holds.	
0	L1D_FLUSH Writeback and invalidate the L1 data cache.		If CPUID.(EAX=07H, ECX=0):EDX[28]=1	
63:1	Reserved.			
Register Address: 10	FH, 271	IA32_TSX_FORCE_ABORT		
TSX Force Abort			If CPUID.(EAX=07H, ECX=0):EDX[13]=1	
0	RTM_FORCE_ABORT If 1, all RTM transactions abort with EAX code 0.		R/W, Default: 0 If CPUID.(EAX=07H,ECX=0): EDX[11]=1, bit 0 is always 1 and writes to change it are ignored. If SDV_ENABLE_RTM is 1, bit 0 is always 0 and writes to change it are ignored.	
1	TSX_CPUID_CLEAR When set, CPUID.(EAX=07H,ECX=0):EBX[11]=0 and CPUID.(EAX=07H,ECX=0):EBX[4]=0.		R/W, Default: 0 Can be set only if CPUID.(EAX=07H,ECX=0): EDX[11]=1 or if SDV_ENABLE_RTM is 1.	
2	SDV_ENABLE_RTM When set, CPUID.(EAX=07H,ECX=0):EDX[11]=0 and the processor may not force abort RTM. This unsupported mode should only be used for software development and not for production usage.		R/W, Default: 0 If 0, can be set only if CPUID.(EAX=07H,ECX=0): EDX[11]=1.	
<u></u>	Reserved.			
63:3	iveseiveu.			

Register Address: Hex, Decimal		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
IA32_TSX_CTRL			Thread scope. Not architecturally serializing. Available when CPUID.ARCH_CAP(EAX=7H, ECX = 0):EDX[29] = 1 and IA32_ARCH_CAPABILITIES.bit 7 = 1.
0	RTM_DISABLE		
	When set to 1, XBEGIN will always	abort with EAX code 0.	
1	TSX_CPUID_CLEAR When set to 1, CPUID.07H.EBX.RTN 4] report 0. When set to 0 and the SKU suppor	1 [bit 11] and CPUID.07H.EBX.HLE [bit ts TSX, these bits will return 1.	
63:2	Reserved.	-	
Register Address: 12	23H 291	IA32_MCU_OPT_CTRL	1
Microcode Update Op	ption Control (R/W)		If CPUID.(EAX=07H, ECX=0):EDX[9]=1 or IA32_ARCH_CAPABILITIES [18] = 1 or IA32_ARCH_CAPABILITIES. FB_CLEAR_CTRL=1
0		If 0 (default), SRBDS mitigation is enabled for RDRAND and RDSEED. If 1, SRBDS mitigation is disabled for RDRAND and RDSEED executed	
1	-	If 0, XBEGIN will always abort with EAX code 0. If 1, XBEGIN behavior depends on the value of	
2	RTM_LOCKED When 1, RTM_ALLOW is locked at a ignored.	RTM_LOCKED When 1, RTM_ALLOW is locked at zero, writes to RTM_ALLOW will be	
3	FB_CLEAR_DIS If 1, prevents the VERW instruction action.	If 1, prevents the VERW instruction from performing an FB_CLEAR	
4	GDS_MITG_DIS If 0, the Gather Data Sampling mitigation is enabled (patch load time default). If 1 on all threads for a given core, the Gather Data Sampling mitigation is disabled.		
5	GDS_MITG_LOCK If 0, not locked, and GDS_MITG_DIS If 1, locked and GDS_MITG_DIS is fo		

Register Address: Hex, Decimal Architectural MSR Name			e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
6	IGN_UMONITOR If 0, enable CPL0-3 software to use the UMONITOR/UMWAIT instructions. If 1 (default), disable UMONITOR functionality. CPL0-3 software will be able to call the UMONITOR instruction without causing a fault, however the address monitoring hardware will not be armed. When UMWAIT is called, it will not enter an implementation-dependent optimized state.		
7	MON_UMON_MITG If 0 (default), disabled. If 1, enable: Flush the thread's prev CPU caches as part of the (U)MONI every 4th (U)MONITOR instruction hyperthread's monitored address f increase the latency of the instruct workloads using the (U)MONITOR i		
63:8	Reserved.	1	
Register Address: 174		IA32_SYSENTER_CS	
SYSENTER_CS_MSR (R	/W)		06_01H
15:0	CS Selector.		
31:16	Not used.		Can be read and written.
63:32	Not used.		Writes ignored; reads return zero.
Register Address: 175	1, 373	IA32_SYSENTER_ESP	
SYSENTER_ESP_MSR (R/W)		06_01H
Register Address: 176	1, 374	IA32_SYSENTER_EIP	
SYSENTER_EIP_MSR (R	2/W)	L	06_01H
Register Address: 179	1, 377	IA32_MCG_CAP (MCG_CAP)	
Global Machine Check C	apability (R/O)	•	06_01H
7:0	Count: Number of reporting banks.		
8	MCG_CTL_P: IA32_MCG_CTL is pre	sent if this bit is set.	
9	MCG_EXT_P: Extended machine ch bit is set.	eck state registers are present if this	
10	MCP_CMCI_P: Support for corrected MC error event is present.		06_01H
11	MCG_TES_P: Threshold-based error status register are present if this bit is set.		
15:12	Reserved.		
23:16	MCG_EXT_CNT: Number of extend present.	ed machine check state registers	
24	MCG_SER_P: The processor suppor set.	ts software error recovery if this bit is	
25	Reserved.		

		2 Architectural MSRs (Contd.)		
			ISR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
26	be invoked when an error is detec platform specific information in an	MCG_ELOG_P: Indicates that the processor allows platform firmware to be invoked when an error is detected so that it may provide additional platform specific information in an ACPI format "Generic Error Data Entry" that augments the data included in machine check bank registers.		
27		rocessor supports extended state in d MSR necessary to configure Local	06_3EH	
63:28	Reserved.			
Register Address: 17A	H, 378	IA32_MCG_STATUS (MCG_STATUS)		
Global Machine Check S	Status (R/W)	•	06_01H	
0	RIPV. Restart IP valid.		06_01H	
1	EIPV. Error IP valid.		06_01H	
2	MCIP. Machine check in progress.		06_01H	
3	LMCE_S.		If IA32_MCG_CAP.LMCE_P[27] =1	
63:4	Reserved.			
Register Address: 17B	H, 379	IA32_MCG_CTL (MCG_CTL)		
Global Machine Check (Control (R/W)	-	If IA32_MCG_CAP.CTL_P[8] =1	
Register Address: 180	H—185H, 384—389	N/A		
Reserved		•	06_0EH ²	
Register Address: 186	H, 390	IA32_PERFEVTSEL0 (PERFEVTSEL0)		
Performance Event Se	lect Register 0 (R/W)		If CPUID.0AH: EAX[15:8] > 0	
7:0	Event Select: Selects a performance	ce event logic unit.		
15:8	UMask: Qualifies the microarchited selected event logic.	tural condition to detect on the		
16	USR: Counts while in privilege leve	l is not ring 0.		
17	OS: Counts while in privilege level	is ring 0.		
18	Edge: Enables edge detection if se	t.		
19	PC: Enables pin control.			
20	INT: Enables interrupt on counter	overflow.		
21	AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.			
22	EN: Enables the corresponding performance counter to commence counting when this bit is set.			
23	INV: Invert the CMASK.			
31:24	CMASK: When CMASK is not zero, the corresponding performance counter increments each cycle if the event count is greater than or equal to the CMASK.			
63:32	Reserved.			
Register Address: 187	H, 391	IA32_PERFEVTSEL1 (PERFEVTSEL1)		

Dogistor /		2 Architectural MSRs (Contd.)	o (Formor MSP Namo)	
			MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description			
Performance Event Sel			If CPUID.OAH: EAX[15:8] > 1	
Register Address: 188		IA32_PERFEVTSEL2		
Performance Event Se		1	If CPUID.0AH: EAX[15:8] > 2	
Register Address: 189		IA32_PERFEVTSEL3		
Performance Event Sel	ect Register 3 (R/W)		If CPUID.0AH: EAX[15:8] > 3	
Register Address: 18A	H, 394	IA32_PERFEVTSEL4		
Performance Event Sel	ect Register 4 (R/W)		If CPUID.0AH: EAX[15:8] > 4	
Register Address: 18Bl	H, 395	IA32_PERFEVTSEL5		
Performance Event Sel	ect Register 5 (R/W)		If CPUID.0AH: EAX[15:8] > 5	
Register Address: 18Ch	H, 396	IA32_PERFEVTSEL6		
Performance Event Sel	ect Register 6 (R/W)		If CPUID.0AH: EAX[15:8] > 6	
Register Address: 18D	Н, 397	IA32_PERFEVTSEL7		
Performance Event Sel	ect Register 7 (R/W)	•	If CPUID.0AH: EAX[15:8] > 7	
Register Address: 18A	H—194H, 394—404	N/A		
Reserved.			06_0EH ³	
Register Address: 195	H, 405	IA32_OVERCLOCKING_STATUS		
Overclocking Status (R	/0)			
IA32_ARCH_CAPABILIT	[IES[bit 23] enumerates support for	this MSR.		
0	Overclocking Utilized			
	Indicates if specific forms of overcl or reset cycle: 0 indicates no, 1 inc	ocking have been enabled on this boot licates yes.		
1	Undervolt Protection			
	Indicates if the "Dynamic OC Under active: 0 indicates disabled, 1 indica	rvolt Protection" security feature is ates enabled.		
2	Overclocking Secure Status			
	Indicates that overclocking capabili or without overclocking: 0 indicate	ities have been unlocked by BIOS, with as Not Secured, 1 indicates Secure.		
63:4	Reserved.			
Register Address: 196	H—197H, 406—407	N/A		
Reserved.			06_0EH ³	
Register Address: 198	Н, 408	IA32_PERF_STATUS		
Current Performance S	tatus (R/O)		0F_03H	
See Section 15.1.1, "So	ftware Interface For Initiating Perfo	ormance State Transitions."		
15:0	Current Performance State Value.			
63:16	Reserved.			
Register Address: 199	Н, 409	IA32_PERF_CTL		
Performance Control M	ISR (R/W)		0F_03H	
	lest for a new Performance state (P are Interface For Initiating Performa			

Register Address: Hex, Decimal Architectural M		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
15:0	Target performance State Value.		
31:16	Reserved.		
32	Intel® Dynamic Acceleration Techn	ology Engage (R/W)	06_0FH (Mobile only)
	When set to 1: Disengages Intel Dy	ynamic Acceleration Technology.	
63:33	Reserved.		
Register Address: 19A	H, 410	IA32_CLOCK_MODULATION	
Clock Modulation Contr	ol (R/W)		If CPUID.01H:EDX[22] = 1
See Section 15.8.3, "Se	oftware Controlled Clock Modulation.	<i>n</i>	
0	Extended On-Demand Clock Modul	ation Duty Cycle.	If CPUID.06H:EAX[5] = 1
3:1	On-Demand Clock Modulation Duty target duty cycle modulation.	Cycle: Specific encoded values for	If CPUID.01H:EDX[22] = 1
4	On-Demand Clock Modulation Enab	le: Set 1 to enable modulation.	If CPUID.01H:EDX[22] = 1
63:5	Reserved.		
Register Address: 19B	H, 411	IA32_THERM_INTERRUPT	
	ne generation of an interrupt on temp nsors and thermal monitor.	perature transitions detected with the	If CPUID.01H:EDX[22] = 1
0	High-Temperature Interrupt Enable	e	If CPUID.01H:EDX[22] = 1
1	Low-Temperature Interrupt Enable		
2	PROCHOT# Interrupt Enable		If CPUID.01H:EDX[22] = 1
3	FORCEPR# Interrupt Enable		If CPUID.01H:EDX[22] = 1
4	Critical Temperature Interrupt Ena	ble	If CPUID.01H:EDX[22] = 1
7:5	Reserved.		
14:8	Threshold #1 Value		If CPUID.01H:EDX[22] = 1
15	Threshold #1 Interrupt Enable		If CPUID.01H:EDX[22] = 1
22:16	Threshold #2 Value		If CPUID.01H:EDX[22] = 1
23	Threshold #2 Interrupt Enable		If CPUID.01H:EDX[22] = 1
24	Power Limit Notification Enable		If CPUID.06H:EAX[4] = 1
25	Hardware Feedback Notification E	nable	If CPUID.06H:EAX[24] = 1
63:26	Reserved.		
Register Address: 19C	H, 412	IA32_THERM_STATUS	
Thermal Status Information (R/O) Contains status information about the processor's thermal sensor and automatic thermal monitoring facilities. See Section 15.8.2, "Thermal Monitor."		If CPUID.01H:EDX[22] = 1	
0	Thermal Status (R/O)		If CPUID.01H:EDX[22] = 1
1	Thermal Status Log (R/W)		If CPUID.01H:EDX[22] = 1
2	PROCHOT # or FORCEPR# event (R/0)	If CPUID.01H:EDX[22] = 1

Table 2-2. IA-32 Architectural MSRS (Contd.) Register Address: Hex, Decimal Architectural MSR Name		e (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
3	PROCHOT # or FORCEPR# log (R/WCO)		If CPUID.01H:EDX[22] = 1
4	Critical Temperature Status (R/O)		If CPUID.01H:EDX[22] = 1
5	Critical Temperature Status log (R/	/WCO)	If CPUID.01H:EDX[22] = 1
6	Thermal Threshold #1 Status (R/O)	If CPUID.01H:ECX[8] = 1
7	Thermal Threshold #1 log (R/WCO))	If CPUID.01H:ECX[8] = 1
8	Thermal Threshold #2 Status (R/O)	If CPUID.01H:ECX[8] = 1
9	Thermal Threshold #2 log (R/WCO)		If CPUID.01H:ECX[8] = 1
10	Power Limitation Status (R/O)		If CPUID.06H:EAX[4] = 1
11	Power Limitation log (R/WCO)		If CPUID.06H:EAX[4] = 1
12	Current Limit Status (R/O)		If CPUID.06H:EAX[7] = 1
13	Current Limit log (R/WCO)		If CPUID.06H:EAX[7] = 1
14	Cross Domain Limit Status (R/O)		If CPUID.06H:EAX[7] = 1
15	Cross Domain Limit log (R/WCO)		If CPUID.06H:EAX[7] = 1
22:16	Digital Readout (R/O)		If CPUID.06H:EAX[0] = 1
26:23	Reserved.		
30:27	Resolution in Degrees Celsius (R/O)		If CPUID.06H:EAX[0] = 1
31	Reading Valid (R/O)	,	If CPUID.06H:EAX[0] = 1
63:32	Reserved.		
Register Address: 1A0	H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor	Features (R/W)	I	
Allows a variety of pro	cessor functions to be enabled and c	disabled.	
0	Fast-Strings Enable		OF_OH
	When set, the fast-strings feature enabled (default). When clear, fast-		
2:1	Reserved.		
3	Automatic Thermal Control Circuit	Enable (R/W)	OF_OH
	 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows the processor to automatically reduce power consumption in response to TCC activation. 0 = Disabled. 		
	Note: In some products clearing this bit might be ignored in critical thermal conditions, and TM1, TM2, and adaptive thermal throttling will still be activated. The default value of this field varies with product. See respective tables where default value is listed.		
6:4	Reserved.		
7	Performance Monitoring Available (R) 1 = Performance monitoring enabled. 0 = Performance monitoring disabled.		OF_OH
10:8	Reserved.		

Registe	Register Address: Hex, Decimal Architectural MSR Nam		e (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment	
11	Branch Trace Storage Unavailable 1 = Processor doesn't support br 0 = BTS is supported.		OF_OH	
12	Processor Event Based Sampling (F 1 = PEBS is not supported. 0 = PEBS is supported.	PEBS) Unavailable (R/O)	06_0FH	
15:13	Reserved.			
16	Enhanced Intel SpeedStep Technol 0= Enhanced Intel SpeedStep Te 1 = Enhanced Intel SpeedStep Te	echnology disabled.	If CPUID.01H: ECX[7] =1	
17	Reserved.			
18	 When this bit is set to 0, the MONI' (CPUID.01H:ECX[bit 3] = 0). This in supported. Software attempts to execute MO this bit is 0. When this bit is set to 1 (default), I (CPUID.01H:ECX[bit 3] = 1). If the SSE3 feature flag ECX[0] is n OS must not attempt to alter this bit 	Software attempts to execute MONITOR/MWAIT will cause #UD when this bit is 0. When this bit is set to 1 (default), MONITOR/MWAIT are supported (CPUID.01H:ECX[bit 3] = 1). If the SSE3 feature flag ECX[0] is not set (CPUID.01H:ECX[bit 0] = 0), the OS must not attempt to alter this bit. BIOS must leave it in the default state. Writing this bit when the SSE3 feature flag is set to 0 may		
21:19	Reserved.			
22	the installed OS does not support (Before setting this bit, BIOS must of the maximum value returned in EA greater than 2, this bit is supporte	ion that allows users to specify when CPUID functions greater than 2. execute the CPUID.OH and examine IX[7:0]. If the maximum value is d. d. Setting this bit when the maximum enerate a #GP exception. cted behavior in software that	0F_03H	
23				
63:24	the execute-disable feature of page	Note: Some older processors defined one of these bits as a disable for the execute-disable feature of paging. If a processor supports this bit, this information is provided in the model-specific tables. See Table 2-3		
Register Address: 18	30H, 432	IA32_ENERGY_PERF_BIAS		

Register Address: Hex, Decimal Architectura			e (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
Performance Energy E	Bias Hint (R/W)	ias Hint (R/W)		
3:0	Power Policy Preference:	Power Policy Preference:		
	O indicates preference to highest p			
	15 indicates preference to maximiz	ze energy saving.		
63:4	Reserved.			
Register Address: 1B1	H, 433	IA32_PACKAGE_THERM_STATUS	1	
Package Thermal Stat			If CPUID.06H: EAX[6] = 1	
	nation about the package's thermal se	ensor.		
	kage Level Thermal Management."			
0	Pkg Thermal Status (R/O)			
1	Pkg Thermal Status Log (R/W)			
2	Pkg PROCHOT # event. (R/O)			
3	Pkg PROCHOT # log. (R/WCO)			
4	Pkg Critical Temperature Status. (R	,	ļ	
5	Pkg Critical Temperature Status Lo	ıg. (R/WCO)		
6	Pkg Thermal Threshold #1 Status.	(R/O)		
7	Pkg Thermal Threshold #1 Log. (R/	WCO)		
8	Pkg Thermal Threshold #2 Status.	(R/O)		
9	Pkg Thermal Threshold #1 Log. (R/			
10	Pkg Power Limitation Status. (R/O)			
11	Pkg Power Limitation Log. (R/WCO)	Pkg Power Limitation Log. (R/WCO)		
15:12	Reserved.			
22:16	Pkg Digital Readout. (R/O)			
25:23	Reserved.			
26	Hardware Feedback Interface Stru	cture Change Status.	If CPUID.06H:EAX.[19] = 1	
63:27	Reserved.			
Register Address: 1B2	PH, 434	IA32_PACKAGE_THERM_INTERRUPT		
Pkg Thermal Interrupt	Control (R/W)		If CPUID.06H: EAX[6] = 1	
package's thermal sen	SOF.	erature transitions detected with the		
See Section 15.9, "Pac	kage Level Thermal Management."			
0	Pkg High-Temperature Interrupt Er	nable.		
1	Pkg Low-Temperature Interrupt Er			
2	Pkg PROCHOT# Interrupt Enable.			
3	Reserved.			
4	Pkg Overheat Interrupt Enable.			
7:5	Reserved.			
14:8	Pkg Threshold #1 Value.			
15	Pkg Threshold #1 Interrupt Enable			

Register Address: Hex, Decimal Architectu			e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
22:16	Pkg Threshold #2 Value.		
23	Pkg Threshold #2 Interrupt Enable	3.	
24	Pkg Power Limit Notification Enabl	le.	
25	Hardware Feedback Interrupt Enal	ble.	If CPUID.06H:EAX.[19] = 1
63:26	Reserved.		
Register Address: 1C4	1, 452	IA32_XFD	
	ble Control (R/W) enabled features are temporarily di ne Intel [®] 64 and IA-32 Architecture		If CPUID.(EAX=0DH,ECX=1): EAX[4] = 1
Register Address: 1C5	1, 453	IA32_XFD_ERR	
•	ble Error Code (R/W) enabled features caused a fault due ne Intel [®] 64 and IA-32 Architecture	-	If CPUID.(EAX=0DH,ECX=1): EAX[4] = 1
Register Address: 1D9	Н, 473	IA32_DEBUGCTL (MSR_DEBUGCTLA,	MSR_DEBUGCTLB)
Trace/Profile Resource Control (R/W)		06_0EH	
0	LBR: Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.		06_01H
1	BTF: Setting this bit to 1 enables the processor to treat EFLAGS.TF as single-step on branches instead of single-step on instructions.		06_01H
2	BLD: Enable OS bus-lock detection. See Section 18.3.1.6 of the Intel $^{\mbox{\scriptsize (R)}}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.		If (CPUID.(EAX=07H, ECX=0):ECX[24] = 1)
5:3	Reserved.		
6	TR: Setting this bit to 1 enables branch trace messages to be sent.		06_0EH
7	BTS: Setting this bit enables branch trace messages (BTMs) to be logged in a BTS buffer.		06_0EH
8	BTINT: When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full.		06_0EH
9	1: BTS_OFF_OS: When set, BTS or BTM is skipped if CPL = 0.		06_0FH
10	BTS_OFF_USR: When set, BTS or E	3TM is skipped if CPL > 0.	06_0FH
11	FREEZE_LBRS_ON_PMI: When set, the LBR stack is frozen on a PMI request.		If CPUID.01H: ECX[15] = 1 && CPUID.0AH: EAX[7:0] > 1
12	FREEZE_PERFMON_ON_PMI: When set, each ENABLE bit of the global counter control MSR are frozen (address 38FH) on a PMI request.		If CPUID.01H: ECX[15] = 1 && CPUID.0AH: EAX[7:0] > 1
13	ENABLE_UNCORE_PMI: When set, receive and generate PMI on beha		06_1AH
14	FREEZE_WHILE_SMM: When set, fr while in SMM.	reezes perfmon and trace messages	If IA32_PERF_CAPABILITIES[12] = 1
15	RTM_DEBUG: When set, enables D	R7 debug bit on XBEGIN.	If (CPUID.(EAX=07H, ECX=0):EBX[11] = 1)

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields** MSR/Bit Description Comment 63:16 Reserved. Register Address: 1DDH, 477 IA32 LER FROM IP Last Event Record Source IP Register (R/W) 63:0 FROM IP Reset Value: 0 The source IP of the recorded branch or event, in canonical form. IA32 LER TO IP Register Address: 1DEH, 478 Last Event Record Destination IP Register (R/W) 63:0 to ip Reset Value: 0 The destination IP of the recorded branch or event, in canonical form. Register Address: 1EOH, 480 IA32 LER INFO Last Event Record Info Register (R/W) 55:0 Undefined, may be zero or non-zero. Writes of non-zero values do not Reset Value: 0 fault, but reads may return a different value. 59:56 BR TYPE Reset Value: 0 The branch type recorded by this LBR. Encodings match those of IA32_LBR_x_INFO. Reset Value: 0 60 Undefined, may be zero or non-zero. Writes of non-zero values do not fault, but reads may return a different value. 61 TSX ABORT Reset Value: 0 This LBR record is a TSX abort. On processors that do not support Intel® TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined. 62 IN TSX Reset Value: 0 This LBR record records a branch that retired during a TSX transaction. On processors that do not support Intel® TSX (CPUID.07H.EBX.HLEIbit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined. 63 MISPRED Reset Value: 0 The recorded branch taken/not-taken resolution (for conditional branches) or target (for any indirect branch, including RETs) was mispredicted. Register Address: 1F2H, 498 IA32 SMRR PHYSBASE SMRR Base Address (Writeable only in SMM) If IA32_MTRRCAP.SMRR[11] = 1 Base address of SMM memory range. 7:0 Type. Specifies memory type of the range. 11:8 Reserved. 31:12 PhysBase SMRR physical Base Address. 63:32 Reserved. Register Address: 1F3H, 499 IA32 SMRR PHYSMASK SMRR Range Mask (Writeable only in SMM) If IA32_MTRRCAP[SMRR] = 1 Range Mask of SMM memory range.

Registe	r Address: Hex, Decimal	Architectural MSR Na	me (Former MSR Name)
Bit Fields	MSR/Bit	MSR/Bit Description	
10:0	Reserved.		
11	Valid		
	Enable range mask.		
31:12	PhysMask		
	SMRR address range mask.		
63:32	Reserved.		
Register Address: 1F	⁶ 8H, 504	IA32_PLATFORM_DCA_CAP	
DCA Capability (R)			If CPUID.01H: ECX[18] = 1
Register Address: 1F	9H, 505	IA32_CPU_DCA_CAP	
If set, CPU supports I	Prefetch-Hint type.		If CPUID.01H: ECX[18] = 1
Register Address: 1F	AH, 506	IA32_DCA_0_CAP	
DCA type 0 Status ar	nd Control register.		If CPUID.01H: ECX[18] = 1
0	DCA_ACTIVE: Set by HW when DC are set.	DCA_ACTIVE: Set by HW when DCA is fuse-enabled and no defeatures	
2:1	TRANSACTION		
6:3	DCA_TYPE	DCA_TYPE	
10:7	DCA_QUEUE_SIZE	DCA_QUEUE_SIZE	
12:11	Reserved.		
16:13	DCA_DELAY: Writes will update the register but have no HW side-effect		t.
23:17	Reserved.	Reserved.	
24	SW_BLOCK: SW can request DCA block by setting this bit.		
25	Reserved.		
26	HW_BLOCK: Set when DCA is block	ked by HW (e.g., CRO.CD = 1).	
31:27	Reserved.		
Register Address: 20	00H, 512	IA32_MTRR_PHYSBASEO (MTRRph	ysBaseO)
See Section 12.11.2.	3, "Variable Range MTRRs."		If IA32_MTRRCAP[7:0] > 0
Register Address: 20	01H, 513	IA32_MTRR_PHYSMASKO	
MTRRphysMask0			If IA32_MTRRCAP[7:0] > 0
Register Address: 20)2H, 514	IA32_MTRR_PHYSBASE1	
MTRRphysBase1			If IA32_MTRRCAP[7:0] > 1
Register Address: 20)3H, 515	IA32_MTRR_PHYSMASK1	
MTRRphysMask1			If IA32_MTRRCAP[7:0] > 1
Register Address: 20	04H, 516	IA32_MTRR_PHYSBASE2	
MTRRphysBase2			If IA32_MTRRCAP[7:0] > 2
Register Address: 20)5H, 517	IA32_MTRR_PHYSMASK2	
MTRRphysMask2			If IA32_MTRRCAP[7:0] > 2
Register Address: 20	06H, 518	IA32_MTRR_PHYSBASE3	
MTRRphysBase3			If IA32_MTRRCAP[7:0] > 3

	Table 2-2. IA-32 Architectural MSRs (Con	ntd.)
Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name)		1SR Name (Former MSR Name)
Bit Fields	MSR/Bit Description	Comment
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
MTRRphysMask3		If IA32_MTRRCAP[7:0] > 3
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
MTRRphysBase4	·	If IA32_MTRRCAP[7:0] > 4
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
MTRRphysMask4		If IA32_MTRRCAP[7:0] > 4
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
MTRRphysBase5		If IA32_MTRRCAP[7:0] > 5
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
MTRRphysMask5	•	If IA32_MTRRCAP[7:0] > 5
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
MTRRphysBase6		If IA32_MTRRCAP[7:0] > 6
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
MTRRphysMask6		If IA32_MTRRCAP[7:0] > 6
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
MTRRphysBase7	+	If IA32_MTRRCAP[7:0] > 7
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
MTRRphysMask7		If IA32_MTRRCAP[7:0] > 7
Register Address: 210H, 528	IA32_MTRR_PHYSBASE8	
MTRRphysBase8		If IA32_MTRRCAP[7:0] > 8
Register Address: 211H, 529	IA32_MTRR_PHYSMASK8	
MTRRphysMask8	+	If IA32_MTRRCAP[7:0] > 8
Register Address: 212H, 530	IA32_MTRR_PHYSBASE9	
MTRRphysBase9		If IA32_MTRRCAP[7:0] > 9
Register Address: 213H, 531	IA32_MTRR_PHYSMASK9	
MTRRphysMask9	· · · · · · · · · · · · · · · · · · ·	If IA32_MTRRCAP[7:0] > 9
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000)
MTRRfix64K_00000		If CPUID.01H: EDX.MTRR[12] =1
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000)
MTRRfix16K_80000		If CPUID.01H: EDX.MTRR[12] =1
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000)
MTRRfix16K_A0000		If CPUID.01H: EDX.MTRR[12] =1
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000 (MTRRfix4K_C0000)
See Section 12.11.2.2, "Fixed Range M	TRRs."	If CPUID.01H: EDX.MTRR[12] =1
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
MTRRfix4K_C8000	l .	If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	

Register Address: Hex, Decimal		2 Architectural MSRS (Contd.) Architectural MSR Nar	ne (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
MTRRfix4K_D0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26B	H, 619	IA32_MTRR_FIX4K_D8000	
MTRRfix4K_D8000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26Cl	H, 620	IA32_MTRR_FIX4K_E0000	
MTRRfix4K_E0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26D	H, 621	IA32_MTRR_FIX4K_E8000	
MTRRfix4K_E8000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26E	H, 622	IA32_MTRR_FIX4K_F0000	
MTRRfix4K_F0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26FI	Н, 623	IA32_MTRR_FIX4K_F8000	·
MTRRfix4K_F8000.			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 277	H, 631	IA32_PAT	
IA32_PAT (R/W)			If CPUID.01H: EDX.MTRR[16] =1
2:0	PAO		
7:3	Reserved.		
10:8	PA1		
15:11	Reserved.		
18:16	PA2		
23:19	Reserved.		
26:24	РАЗ		
31:27	Reserved.		
34:32	PA4		
39:35	Reserved.		
42:40	PA5		
47:43	Reserved.		
50:48	PA6		
55:51	Reserved.		
58:56	PA7		
63:59	Reserved.		
Register Address: 280	Н, 640	IA32_MC0_CTL2	
	CMCI capability for bank 0. (R/W)		If IA32_MCG_CAP[10] = 1 &&
See Section 16.3.2.5, "	IA32_MCi_CTL2 MSRs."		IA32_MCG_CAP[7:0] > 0
14:0	Corrected error count threshold.		
29:15	Reserved.		
30	CMCI_EN		
63:31	Reserved.		
Register Address: 281	H, 641	IA32_MC1_CTL2	

		52 AICHILECTURA MSKS	(contu.)
Register Address: Hex, Decimal		Architectu	ral MSR Name (Former MSR Name)
Bit Fields	MSR/B	it Description	Comment
Same fields as IA32_MC0_CTL2. (R/	/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 1
Register Address: 282H, 642		IA32_MC2_CTL2	
Same fields as IA32_MC0_CTL2. (R/	/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 2
Register Address: 283H, 643		IA32_MC3_CTL2	
Same fields as IA32_MC0_CTL2. (R/	/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 3
Register Address: 284H, 644		IA32_MC4_CTL2	
Same fields as IA32_MC0_CTL2. (R/	/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 4
Register Address: 285H, 645		IA32_MC5_CTL2	
Same fields as IA32_MC0_CTL2. (R/	/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 5
Register Address: 286H, 646		IA32_MC6_CTL2	
Same fields as IA32_MC0_CTL2. (R/	/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 6

		IA32_MCG_CAP[7:0] > 4
Register Address: 285H, 645	IA32_MC5_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 5
Register Address: 286H, 646	IA32_MC6_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 6
Register Address: 287H, 647	IA32_MC7_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 7
Register Address: 288H, 648	IA32_MC8_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 8
Register Address: 289H, 649	IA32_MC9_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 9
Register Address: 28AH, 650	IA32_MC10_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 10
Register Address: 28BH, 651	IA32_MC11_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 11
Register Address: 28CH, 652	IA32_MC12_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 12
Register Address: 28DH, 653	IA32_MC13_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 13
Register Address: 28EH, 654	IA32_MC14_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 14
Register Address: 28FH, 655	IA32_MC15_CTL2	

Table 2-2.	IA-32 A	Architectural	MSRs ((Contd.)
		"CHILCELOI OF	113133	conta.,

Register Address: Hex, De	ecimal Architectu	ral MSR Name (Former MSR Name)
Bit Fields MSR/Bit Description		Comment
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 15
Register Address: 290H, 656	IA32_MC16_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 16
Register Address: 291H, 657	IA32_MC17_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 17
Register Address: 292H, 658	IA32_MC18_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 18
Register Address: 293H, 659	IA32_MC19_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 19
Register Address: 294H, 660	IA32_MC20_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 20
Register Address: 295H, 661	IA32_MC21_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 21
Register Address: 296H, 662	IA32_MC22_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 22
Register Address: 297H, 663	IA32_MC23_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 23
Register Address: 298H, 664	IA32_MC24_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 24
Register Address: 299H, 665	IA32_MC25_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 25
Register Address: 29AH, 666	IA32_MC26_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 26
Register Address: 29BH, 667	IA32_MC27_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 27
Register Address: 29CH, 668	IA32_MC28_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 28
Register Address: 29DH, 669	IA32_MC29_CTL2	

Table 2-2. IA-32 Architectural MSRs (Contd.)	Table 2-2.	IA-32	Architectural	MSRs	(Contd.)
--	------------	-------	----------------------	-------------	----------

Register	Address: Hex, Decimal	Architectural MSR N	ame (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 29
Register Address: 29E	H, 670	IA32_MC30_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 30
Register Address: 29F	H, 671	IA32_MC31_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 31
Register Address: 2FF	H, 767	IA32_MTRR_DEF_TYPE	
MTRRdefType (R/W)			If CPUID.01H: EDX.MTRR[12] =1
2:0	Default Memory Type		
9:3	Reserved.		
10	Fixed Range MTRR Enable		
11	MTRR Enable		
63:12	Reserved.		
Register Address: 309	H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter 0 (R/W): Counts Instr		r_Retired.Any.	If CPUID.OAH: EDX[4:0] > 0
Register Address: 30AH, 778		IA32_FIXED_CTR1	
Fixed-Function Performance Counter 1 (R/W): Counts CPU_			If CPUID.OAH: EDX[4:0] > 1
Register Address: 30B	Н, 779	IA32_FIXED_CTR2	
Fixed-Function Perfor	mance Counter 2 (R/W): Counts CPU_	 _CLK_Unhalted.Ref.	If CPUID.0AH: EDX[4:0] > 2
Register Address: 345	H, 837	IA32_PERF_CAPABILITIES	
Read Only MSR that e	numerates the existence of perform	ance monitoring features. (R/O)	If CPUID.01H: ECX[15] = 1
5:0	LBR format		
6	PEBS Trap		
7	PEBSSaveArchRegs		
11:8	PEBS Record Format		
12	1: Freeze while SMM is supported.		
13	1: Full width of counter writable v	ia IA32_A_PMCx.	
14	PEBS_BASELINE		
15	1: Performance metrics available.		
16	1: PEBS output will be written into	o the Intel PT trace stream.	If CPUID.0x7.0.EBX[25]=1
63:17	Reserved.		
Register Address: 38D	H, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function Perfor	mance Counter Control (R/W)		If CPUID.0AH: EAX[7:0] > 1
	hile the results of ANDing respective CTRL with the corresponding OS or L		
0	EN0_OS: Enable Fixed Counter 0 t	o count while CPL = 0.	
1	ENO_Usr: Enable Fixed Counter 0	to count while CPL > 0.	

Pegister	Address: Hex, Decimal	2 Architectural MSRs (Contd.) Architectural MSR Nam	e (Former MSR Name)	
Bit Fields MSR/Bit Description				
2	AnyThrO: When set to 1, it enables conditions occurring across all logic core. When set to 0, the counter of	AnyThrO: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.		
3	ENO_PMI: Enable PMI when fixed c			
4	EN1_OS: Enable Fixed Counter 1 to	EN1_OS: Enable Fixed Counter 1 to count while CPL = 0.		
5	EN1_Usr: Enable Fixed Counter 1to	o count while CPL > 0.		
6	AnyThr1: When set to 1, it enables conditions occurring across all logic core. When set to 0, the counter o conditions occurring in the logical p	If CPUID.0AH:EAX[7:0] > 2 && CPUID.0AH:EDX[15]=0		
7	EN1_PMI: Enable PMI when fixed c	ounter 1 overflows.		
8	EN2_OS: Enable Fixed Counter 2 to	o count while CPL = 0.		
9	EN2_Usr: Enable Fixed Counter 2 t	to count while CPL > 0.		
10	AnyThr2: When set to 1, it enables conditions occurring across all logic core. When set to 0, the counter o conditions occurring in the logical p	If CPUID.0AH:EAX[7:0] > 2 && CPUID.0AH:EDX[15]=0		
11	EN2_PMI: Enable PMI when fixed counter 2 overflows.			
12	EN3_OS: Enable Fixed Counter 3 to count while CPL = 0.			
13	EN3_Usr: Enable Fixed Counter 3 to count while CPL > 0.			
14	Reserved.			
15	EN3_PMI: Enable PMI when fixed c	EN3_PMI: Enable PMI when fixed counter 3 overflows.		
63:16	Reserved.			
Register Address: 380	EH, 910	IA32_PERF_GLOBAL_STATUS		
Global Performance C	ounter Status (R/O)		If CPUID.OAH: EAX[7:0] > 0 II (CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=014H, ECX=0):ECX[0] = 1)	
0	Ovf_PMCO: Overflow status of IA3	2_PMC0.	If CPUID.OAH: EAX[15:8] > 0	
1	Ovf_PMC1: Overflow status of IA3	2_PMC1.	If CPUID.0AH: EAX[15:8] > 1	
2	Ovf_PMC2: Overflow status of IA3	2_PMC2.	If CPUID.0AH: EAX[15:8] > 2	
3	Ovf_PMC3: Overflow status of IA3	2_РМСЗ.	If CPUID.0AH: EAX[15:8] > 3	
n	Ovf_PMCn: Overflow status of IA3	Ovf_PMCn: Overflow status of IA32_PMCn.		
31:n+1	Reserved.			
32	Ovf_FixedCtr0: Overflow status of	FIA32_FIXED_CTR0.	If CPUID.OAH: EAX[7:0] > 1	
33	Ovf_FixedCtr1: Overflow status of	FIA32_FIXED_CTR1.	If CPUID.OAH: EAX[7:0] > 1	
34	Ovf_FixedCtr2: Overflow status of	f IA32_FIXED_CTR2.	If CPUID.OAH: EAX[7:0] > 1	
32+m	Ovf_FixedCtrm: Overflow status o	f IA32_FIXED_CTRm.	If CPUID.0AH:ECX[m] == 1 CPUID.0AH:EDX[4:0] > m	
47:33+m	Reserved.			

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)		
Bit Fields	MSR/Bit	Description	Comment	
48	counter has overflowed and a PMI	OVF_PERF_METRICS: If this bit is set, it indicates that PERF_METRIC counter has overflowed and a PMI is triggered; however, an overflow of fixed counter 3 should normally happen first. If this bit is clear no overflow occurred.		
54:49	Reserved.			
55	Trace_ToPA_PMI: A PMI occurred of that was completely filled.	Trace_ToPA_PMI: A PMI occurred due to a ToPA entry memory buffer that was completely filled.		
57:56	Reserved.			
58	LBR_Frz. LBRs are frozen due to:		If CPUID.OAH: EAX[7:0] > 3	
	 IA32_DEBUGCTL.FREEZE_LBR_ The LBR stack overflowed. 	ON_PMI=1.		
59	 IA32_DEBUGCTL.FREEZE_PERF 	 CTR_Frz. Performance counters in the core PMU are frozen due to: IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI=1. One or more core PMU counters overflowed. 		
60	ASCI: Data in the performance counters in the core PMU may include contributions from the direct or indirect operation Intel SGX to protect an enclave.		lf CPUID.(EAX=07H, ECX=0):EBX[2] = 1	
61	Ovf_Uncore: Uncore counter overf	Ovf_Uncore: Uncore counter overflow status.		
62	OvfBuf: DS SAVE area Buffer overflow status.		If CPUID.OAH: EAX[7:0] > 0	
63	CondChgd: Status bits of this regis	ter have changed.	If CPUID.OAH: EAX[7:0] > 0	
Register Address: 38	3FH, 911	IA32_PERF_GLOBAL_CTRL		
Counter increments	Counter Control (R/W) while the result of ANDing the respect USR bits in the general-purpose or fix		If CPUID.0AH: EAX[7:0] > 0	
0	EN_PMCO		If CPUID.0AH: EAX[15:8] > 0	
1	EN_PMC1		If CPUID.0AH: EAX[15:8] > 1	
2	EN_PMC2		If CPUID.0AH: EAX[15:8] > 2	
Π	EN_PMCn		If CPUID.OAH: EAX[15:8] > n	
31:n+1	Reserved.			
32	EN_FIXED_CTR0		If CPUID.OAH: EDX[4:0] > 0	
33	EN_FIXED_CTR1		If CPUID.OAH: EDX[4:0] > 1	
34	EN_FIXED_CTR2			
32+m	EN_FIXED_CTRm			
47:33+m	Reserved.			
48	EN_PERF_METRICS: If this bit is se enabled, built-in performance metr	t and fixed counter 3 is effectively rics are enabled.		
63:49	Reserved.			
Register Address: 39	90H, 912	IA32_PERF_GLOBAL_OVF_CTRL		

Register Address: Hex, Decimal		Architectural MSR Nam	Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Des	scription	Comment	
Global Performance Counter Overflow Control (R/W)		If CPUID.0AH: EAX[7:0] > 0 && CPUID.0AH: EAX[7:0] <= 3		
0	Set 1 to Clear Ovf_PMC0 bit.		If CPUID.0AH: EAX[15:8] > 0	
1	Set 1 to Clear Ovf_PMC1 bit.		If CPUID.0AH: EAX[15:8] > 1	
2	Set 1 to Clear Ovf_PMC2 bit.		If CPUID.0AH: EAX[15:8] > 2	
n	Set 1 to Clear Ovf_PMCn bit.		If CPUID.OAH: EAX[15:8] > n	
31:n	Reserved.			
32	Set 1 to Clear Ovf_FIXED_CTR0 bit.		If CPUID.OAH: EDX[4:0] > 0	
33	Set 1 to Clear Ovf_FIXED_CTR1 bit.		If CPUID.OAH: EDX[4:0] > 1	
34	Set 1 to Clear Ovf_FIXED_CTR2 bit.		If CPUID.OAH: EDX[4:0] > 2	
54:35	Reserved.			
55	Set 1 to Clear Trace_ToPA_PMI bit.	Set 1 to Clear Trace_ToPA_PMI bit.		
60:56	Reserved.			
61	Set 1 to Clear Ovf_Uncore bit.		06_2EH	
62	Set 1 to Clear OvfBuf bit.		If CPUID.OAH: EAX[7:0] > 0	
63	Set 1 to clear CondChgd bit.	Set 1 to clear CondChgd bit.		
Register Address: 3	90H, 912 IA3	B2_PERF_GLOBAL_STATUS_RESET	Ī	
Global Performance Counter Overflow Reset Control (R/W)			If CPUID.0AH: EAX[7:0] > 3 II (CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=14H, ECX=0):ECX[0] = 1)	
0	Set 1 to Clear Ovf_PMC0 bit.		If CPUID.0AH: EAX[15:8] > 0	
1	Set 1 to Clear Ovf_PMC1 bit.		If CPUID.0AH: EAX[15:8] > 1	
2	Set 1 to Clear Ovf_PMC2 bit.		If CPUID.0AH: EAX[15:8] > 2	
n	Set 1 to Clear Ovf_PMCn bit.		If CPUID.OAH: EAX[15:8] > n	
31:n	Reserved.	Reserved.		
32	Set 1 to Clear Ovf_FIXED_CTRO bit.	Set 1 to Clear Ovf_FIXED_CTR0 bit.		
33	Set 1 to Clear Ovf_FIXED_CTR1 bit.		If CPUID.OAH: EDX[4:0] > 1	
34	Set 1 to Clear Ovf_FIXED_CTR2 bit.		If CPUID.0AH: EDX[4:0] > 2	
32+m	Set 1 to Clear Ovf_FIXED_CTRm bit.		If CPUID.0AH:ECX[m] == 1 CPUID.0AH:EDX[4:0] > m	
47:33+m	Reserved.			
48		RESET_OVF_PERF_METRICS: If this bit is set, it will clear the status bit in the IA32_PERF_GLOBAL_STATUS register for the PERF_METRICS counters.		
54:49	Reserved.			

Register Address: Hex, Decimal Architectural MSR Nam		e (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description	
55	Set 1 to Clear Trace_ToPA_PMI bit	Set 1 to Clear Trace_ToPA_PMI bit.	
57:56	Reserved.		
58	Set 1 to Clear LBR_Frz bit.		If CPUID.0AH: EAX[7:0] > 3
59	Set 1 to Clear CTR_Frz bit.		If CPUID.0AH: EAX[7:0] > 3
58	Set 1 to Clear ASCI bit.		If CPUID.OAH: EAX[7:0] > 3
61	Set 1 to Clear Ovf_Uncore bit.		06_2EH
62	Set 1 to Clear OvfBuf bit.		If CPUID.0AH: EAX[7:0] > 0
63	Set 1 to clear CondChgd bit.		If CPUID.0AH: EAX[7:0] > 0
Register Address: 3	91H, 913	IA32_PERF_GLOBAL_STATUS_SET	
Global Performance	Counter Overflow Set Control (R/W)		If CPUID.OAH: EAX[7:0] > 3 II (CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=014H, ECX=0):ECX[0] = 1)
0	Set 1 to cause Ovf_PMC0 = 1.		If CPUID.OAH: EAX[7:0] > 3
1	Set 1 to cause Ovf_PMC1 = 1.		If CPUID.0AH: EAX[15:8] > 1
2	Set 1 to cause Ovf_PMC2 = 1.		If CPUID.0AH: EAX[15:8] > 2
n	Set 1 to cause Ovf_PMCn = 1.		If CPUID.0AH: EAX[15:8] > n
31:n	Reserved.		
32	Set 1 to cause Ovf_FIXED_CTR0 =	1.	If CPUID.0AH: EAX[7:0] > 3
33	Set 1 to cause Ovf_FIXED_CTR1 =	1.	If CPUID.0AH: EAX[7:0] > 3
34	Set 1 to cause Ovf_FIXED_CTR2 =	1.	If CPUID.0AH: EAX[7:0] > 3
32+m	Set 1 to cause Ovf_FIXED_CTRm =	Set 1 to cause Ovf_FIXED_CTRm = 1.	
47:33+m	Reserved.	Reserved.	
48		t is set, it will set the status bit in the status the PERF_METRICS counters.	
54:49	Reserved.		
55	Set 1 to cause Trace_ToPA_PMI =	1.	If CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=014H, ECX=0):ECX[0] = 1
57:56	Reserved.		
58	Set 1 to cause LBR_Frz = 1.	Set 1 to cause LBR_Frz = 1.	
59	Set 1 to cause CTR_Frz = 1.	Set 1 to cause CTR_Frz = 1.	
58	Set 1 to cause ASCI = 1.		If CPUID.0AH: EAX[7:0] > 3
61	Set 1 to cause Ovf_Uncore = 1.	Set 1 to cause Ovf_Uncore = 1.	
62	Set 1 to cause OvfBuf = 1.	Set 1 to cause OvfBuf = 1.	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	t Description	Comment
63	Reserved.		
Register Address: 3	92H, 914	IA32_PERF_GLOBAL_INU	SE
Indicator that core p	perfmon interface is in use. (R/O)		If CPUID.0AH: EAX[7:0] > 3
0	IA32_PERFEVTSEL0 in use.		
1	IA32_PERFEVTSEL1 in use.		If CPUID.0AH: EAX[15:8] > 1
2	IA32_PERFEVTSEL2 in use.		If CPUID.0AH: EAX[15:8] > 2
n	IA32_PERFEVTSELn in use.		If CPUID.0AH: EAX[15:8] > n
31:n+1	Reserved.		
32	IA32_FIXED_CTR0 in use.		
33	IA32_FIXED_CTR1 in use.		
34	IA32_FIXED_CTR2 in use.		
62:35	Reserved or model specific.		
63	PMI in use.		
Register Address: 3	F1H, 1009	IA32_PEBS_ENABLE	·
PEBS Control (R/W)			
0	Enable PEBS on IA32_PMCO.		06_0FH
3:1	Reserved or model specific.		
31:4	Reserved.		
35:32	Reserved or model specific.		
63:36	Reserved.		
Register Address: 4	00H, 1024	IA32_MC0_CTL	
MCO_CTL		ł	If IA32_MCG_CAP.CNT >0
Register Address: 4	01H, 1025	IA32_MC0_STATUS	
MCO_STATUS			If IA32_MCG_CAP.CNT >0
Register Address: 4	02H, 1026	IA32_MC0_ADDR ¹	<u> </u>
MCO_ADDR			If IA32_MCG_CAP.CNT >0
Register Address: 4	03H, 1027	IA32_MC0_MISC	
MCO_MISC		ł	If IA32_MCG_CAP.CNT >0
Register Address: 4	04H, 1028	IA32_MC1_CTL	
MC1_CTL			If IA32_MCG_CAP.CNT >1
Register Address: 4	05H, 1029	IA32_MC1_STATUS	
MC1_STATUS			If IA32_MCG_CAP.CNT >1
Register Address: 4	06H, 1030	IA32_MC1_ADDR ²	•
MC1_ADDR			If IA32_MCG_CAP.CNT >1
Register Address: 4	07H, 1031	IA32_MC1_MISC	<u>ــــــــــــــــــــــــــــــــــــ</u>
MC1_MISC			If IA32_MCG_CAP.CNT >1
Register Address: 4	08H, 1032	IA32_MC2_CTL	

Bit Fields MSR/Bit Description Comment MC2_CTL H1A32_MCC_CAP_CNT > 2 Register Address: 409H, 1033 IA32_MC2_STATUS H1A32_MCC_CAP_CNT > 2 Register Address: 408H, 1034 IA32_MC2_ADDR ¹ H1A32_MCC_CAP_CNT > 2 Register Address: 408H, 1035 IA32_MC2_MISC H1A32_MCC_CAP_CNT > 2 Register Address: 408H, 1035 IA32_MC2_MISC H1A32_MCC_CAP_CNT > 2 Register Address: 408H, 1035 IA32_MC3_MISC H1A32_MCC_CAP_CNT > 2 Register Address: 400H, 1036 IA32_MC3_MISC H1A32_MCC_CAP_CNT > 3 Register Address: 400H, 1037 IA32_MC3_MISC H1A32_MCC_CAP_CNT > 3 Register Address: 400H, 1037 IA32_MC3_MISC H1A32_MCC_CAP_CNT > 3 Register Address: 400H, 1037 IA32_MC3_MISC H1A32_MCC_CAP_CNT > 3 Register Address: 400H, 1038 IA32_MC3_MISC H1A32_MCC_CAP_CNT > 3 Register Address: 400H, 1039 IA32_MC4_TTUS H1A32_MCC_CAP_CNT > 3 Register Address: 400H, 1040 IA32_MC4_TTUS H1A32_MCC_CAP_CNT > 3 Register Address: 411H, 1040 IA32_MC4_TTUS H1A32_MC6_CAP_CNT > 4 Register Address: 411H, 1041 IA32_MC4_MISC	Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Register Address: 409H, 1033 IA32_MC2_STATUS MC2_STATUS If IA32_MC2_CAPCNT > 2 Register Address: 40AH, 1034 IA32_MC2_ADDR ¹ MC2_ADDR If IA32_MC2_CAPCNT > 2 Register Address: 40BH, 1035 IA32_MC2_MISC MC2_MISC If IA32_MC2_CAP.CNT > 2 Register Address: 40DH, 1035 IA32_MC3_CTL MC3_CTL If IA32_MC3_CAP.CNT > 2 Register Address: 40DH, 1036 IA32_MC3_STATUS MC3_STATUS If IA32_MC3_CAP.CNT > 3 Register Address: 40DH, 1037 IA32_MC3_STATUS MC3_STATUS If IA32_MC3_CAP.CNT > 3 Register Address: 40DH, 1037 IA32_MC3_STATUS MC3_STATUS If IA32_MC3_CAP.CNT > 3 Register Address: 40EH, 1038 IA32_MC3_MISC MC3_STATUS If IA32_MC4_CNT > 3 Register Address: 40H, 1040 IA32_MC4_CTL MC4_GTL If IA32_MC3_CAP.CNT > 4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_GTL IF IA32_MC3_CAP.CNT > 4 Register Address: 412H, 1042 IA32_MC4_STATUS MC4_ADDR IF IA32_MC3_CAP.CNT > 4 Register	Bit Fields	MSR/Bit	Description	Comment
MC2_STATUS If IA32_MC2_CAP_CNT >2 Register Address: 40AH, 1034 IA32_MC2_ADDR1 MC2_ADDR If IA32_MC2_CAP_CNT >2 Register Address: 40BH, 1035 IA32_MC2_MISC MC2_MISC If IA32_MC3_CAP_CNT >2 Register Address: 40CH, 1036 IA32_MC3_CTL MC3_STATUS If IA32_MC3_CAP_CNT >3 Register Address: 40CH, 1037 IA32_MC3_STATUS MC3_STATUS If IA32_MC3_CAP_CNT >3 Register Address: 40CH, 1038 IA32_MC3_MC3_ADDR1 MC3_STATUS If IA32_MC3_CAP_CNT >3 Register Address: 40CH, 1038 IA32_MC3_MC3_MDR1 MC3_STATUS If IA32_MC4_CNT >3 Register Address: 40CH, 1039 IA32_MC3_MISC MC3_MDC If IA32_MC4_CNT >3 Register Address: 40CH, 1039 IA32_MC4_STATUS MC4_CTL If IA32_MC4_CNT >4 Register Address: 410H, 1040 IA32_MC4_STATUS MC4_CTL If IA32_MC4_CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_CTL If IA32_MC4_CAP_CNT >4 Register Address: 413H, 1043 IA32_MC4_STATUS MC4_DDR If IA32_MC4_CAP_CNT >4 Register Address: 413H,	MC2_CTL			If IA32_MCG_CAP.CNT >2
Register Address: 40AH, 1034 IA32_MC2_ADDR ¹ MC2_ADDR IF IA32_MCG_CAP.CNT > 2 Register Address: 40BH, 1035 IA32_MC2_MISC MC2_MISC If IA32_MCG_CAP.CNT > 2 Register Address: 40CH, 1036 IA32_MC3_CTL MC3_CTL If IA32_MCG_CAP.CNT > 3 Register Address: 40DH, 1037 IA32_MC3_STATUS MC3_STATUS If IA32_MCG_CAP.CNT > 3 Register Address: 40DH, 1037 IA32_MC3_ADDR ¹ MC3_ADDR IF IA32_MCG_CAP.CNT > 3 Register Address: 40FH, 1039 IA32_MC3_MISC MC3_MISC If IA32_MCG_CAP.CNT > 3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_STATUS If IA32_MCG_CAP.CNT > 3 Register Address: 410H, 1040 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT > 4 Register Address: 412H, 1042 IA32_MC4_CTL MC4_STATUS If IA32_MCG_CAP.CNT > 4 Register Address: 412H, 1042 IA32_MC4_CTL MC4_STATUS If IA32_MCG_CAP.CNT > 4 Register Address: 412H, 1042 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT > 4 Re	Register Address: 409H, 10	033	IA32_MC2_STATUS	
M22_ADDR If IA32_MCG_CAP.CNT >2 Register Address: 40BH, 1035 IA32_MC2_MISC If IA32_MCG_CAP.CNT >2 Register Address: 40DH, 1036 IA32_MC3_CTL If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1037 IA32_MC3_ADDR ¹ If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1038 IA32_MC3_ADDR ¹ If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC4_CTL If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 410H, 1040 IA32_MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC If IA32_MCG_CAP.CNT >5 Register Address: 413H, 1043 IA32_MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 413H, 10	MC2_STATUS			If IA32_MCG_CAP.CNT >2
Register Address: 40BH, 1035 IA32_MC2_MISC If IA32_MCG_CAP.CNT >2 Register Address: 40CH, 1036 IA32_MC3_CTL If IA32_MCG_CAP.CNT >2 Register Address: 40CH, 1036 IA32_MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40CH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1038 IA32_MC3_ADDR ¹ If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1038 IA32_MC3_MDR ¹ If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1039 IA32_MC3_MDR ¹ If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC4_CTL If IA32_MCG_CAP.CNT >4 MC3_MISC If IA32_MCG_CAP.CNT >4 Register Address: 410H, 1040 IA32_MC4_CTL MC4_TCL If IA32_MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IIA32_MC4_ADDR ¹ MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1043 IA32_MC4_ADDR ¹ MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Regis	Register Address: 40AH, 1	034	IA32_MC2_ADDR ¹	
MC2_MISC If IA32_MCG_CAP_CNT >2 Register Address: 40CH, 1036 IA32_MC3_CTL If IA32_MCG_CAP_CNT >3 Register Address: 40CH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP_CNT >3 Register Address: 40CH, 1038 IA32_MC3_ADDR ¹ If IA32_MCG_CAP_CNT >3 Register Address: 40CH, 1038 IA32_MC3_ADDR ¹ If IA32_MCG_CAP_CNT >3 Register Address: 40CH, 1039 IA32_MC3_MISC If IA32_MCG_CAP_CNT >3 Register Address: 40CH, 1039 IA32_MC4_CTL If IA32_MCG_CAP_CNT >3 Register Address: 410H, 1040 IA32_MC4_CTL If IA32_MCG_CAP_CNT >4 Register Address: 410H, 1040 IA32_MC4_STATUS If IA32_MCG_CAP_CNT >4 Register Address: 410H, 1040 IA32_MC4_STATUS If IA32_MCG_CAP_CNT >4 Register Address: 410H, 1040 IA32_MC4_ADDR ¹ IA32_MCG_CAP_CNT >4 Register Address: 411H, 1041 IA32_MC4_ADDR ¹ IA32_MCG_CAP_CNT >4 Register Address: 412H, 1042 IA32_MC4_MISC If IA32_MCG_CAP_CNT >4 Register Address: 413H, 1043 IA32_MC5_STATUS If IA32_MCG_CAP_CNT >5 Register Address: 413H, 1045 IA32_MC5_STATUS If IA32_MCG_CAP_CNT >5 Register Address: 416	MC2_ADDR			If IA32_MCG_CAP.CNT >2
Register Address: 40CH, 1036 IA32_MC3_CTL If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1038 IA32_MC3_ADDR ¹ If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1038 IA32_MC3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC4_CTL If IA32_MCG_CAP.CNT >3 Register Address: 410H, 1040 IA32_MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_STATUS If IA32_MCG_CAP.CNT	Register Address: 40BH, 10	035	IA32_MC2_MISC	
MG3_CTL If IA32_MCG_CAP.CNT >3 Register Address: 40DH, 1037 IA32_MC3_STATUS MG3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1038 IA32_MC3_ADDR1 MG3_ADDR If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1039 IA32_MC3_MISC MG3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_TL If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR1 MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1042 IA32_MC4_ADDR1 MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC5_CTL If IA32_MC6_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MC6_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MC6_CAP.CNT >5 Register Address:	MC2_MISC			If IA32_MCG_CAP.CNT >2
Register Address: 40DH, 1037 IA32_MC3_STATUS If IA32_MCG_CAP.CNT > 3 Register Address: 40EH, 1038 IA32_MC3_ADDR ¹ If IA32_MCG_CAP.CNT > 3 Register Address: 40EH, 1038 IA32_MC3_MISC If IA32_MCG_CAP.CNT > 3 Register Address: 40FH, 1039 IA32_MC3_MISC If IA32_MCG_CAP.CNT > 3 Register Address: 40FH, 1039 IA32_MC4_CTL If IA32_MCG_CAP.CNT > 3 Register Address: 410H, 1040 IA32_MC4_STATUS Register Address: 411H, 1041 Register Address: 411H, 1041 IA32_MC4_STATUS If IA32_MCG_CAP.CNT > 4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ If IA32_MCG_CAP.CNT > 4 Register Address: 413H, 1043 IA32_MC4_MISC If IA32_MCG_CAP.CNT > 4 Register Address: 413H, 1043 IA32_MC5_CTL MC4_MISC MC4_MISC If IA32_MC5_CTL If IA32_MC6_CAP.CNT > 4 Register Address: 413H, 1043 IA32_MC5_STATUS MC5_CTL MC5_CTL If IA32_MC6_CAP.CNT > 5 Register Address: 413H, 1044 IA32_MC5_STATUS MC5_STATUS IA32_MC5_STATUS If IA32_MC6_CAP.CNT > 5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_STATUS IA32_MC6_CAP.CNT >	Register Address: 40CH, 10	036	IA32_MC3_CTL	·
MC3_STATUS If IA32_MCG_CAP.CNT >3 Register Address: 40EH, 1038 IA32_MC3_ADDR ¹ MC3_ADDR If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC3_MISC MC3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_TCL If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_TCL MC5_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_MISC MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1046 IA32_MC5_MISC MC5_MDR <td>MC3_CTL</td> <td></td> <td></td> <td>If IA32_MCG_CAP.CNT >3</td>	MC3_CTL			If IA32_MCG_CAP.CNT >3
Register Address: 40EH, 1038 IA32_MC3_ADDR ¹ MC3_ADDR If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC3_MISC MC3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MC6_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_STATUS MC5_DDR If IA32_MC6_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_MISC MC5_MISC If IA32_MC6_CAP.CNT >5 Register Addr	Register Address: 40DH, 1	037	IA32_MC3_STATUS	
MC3_ADDR If IA32_MCG_CAP.CNT >3 Register Address: 40FH, 1039 IA32_MC3_MISC MC3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 410H, 1040 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MC5_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_MISC MC5_MDR If IA32_MC6_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MC6_CAP.CNT >5 Register Address: 418H, 1048	MC3_STATUS			If IA32_MCG_CAP.CNT >3
Register Address: 40FH, 1039 IA32_MC3_MISC MC3_MISC If IA32_MCG_CAP.CNT >3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1041 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MC4_ADDR ¹ MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MC6_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC5_CTL If IA32_MC6_CAP.CNT >4 Register Address: 413H, 1044 IA32_MC5_STATUS MC5_STATUS If IA32_MC6_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MC6_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_MISC MC5_ADDR If IA32_MC6_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MC6_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL I	Register Address: 40EH, 10	038	IA32_MC3_ADDR ¹	н
MC3_MISC If IA32_MCG_CAP.CNT > 3 Register Address: 410H, 1040 IA32_MC4_CTL MC4_CTL If IA32_MCG_CAP.CNT > 4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT > 4 Register Address: 412H, 1041 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT > 4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT > 4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT > 4 Register Address: 413H, 1043 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT > 5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT > 5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR IA32_MC5_ADDR ¹ MC5_MISC If IA32_MCG_CAP.CNT > 5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MC6_CAP.CNT > 5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT > 6 Register Address: 419H, 104	MC3_ADDR			If IA32_MCG_CAP.CNT >3
Register Address: 410H, 1040 IA32_MC4_CTL MC4_CTL If IA32_MC4_STATUS Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR IF IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR IF IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 104	Register Address: 40FH, 10	039	IA32_MC3_MISC	
MC4_CTL If IA32_MCG_CAP.CNT >4 Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR1 MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_ADDR1 MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR1 MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MC6_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC5_MISC If IA32_MC6_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MC6_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_STATUS If IA32_MC6_CAP.CNT >6 Register Address: 419H, 1	MC3_MISC			If IA32_MCG_CAP.CNT >3
Register Address: 411H, 1041 IA32_MC4_STATUS MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC5_CTL MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 418H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Addres	Register Address: 410H, 10	040	IA32_MC4_CTL	
MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC4_CTL			If IA32_MCG_CAP.CNT >4
MC4_STATUS If IA32_MCG_CAP.CNT >4 Register Address: 412H, 1042 IA32_MC4_ADDR ¹ MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 411H, 10	041	IA32_MC4_STATUS	
MC4_ADDR If IA32_MCG_CAP.CNT >4 Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_ADDR ¹	MC4_STATUS			If IA32_MCG_CAP.CNT >4
Register Address: 413H, 1043 IA32_MC4_MISC MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >5 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 412H, 10	042	IA32_MC4_ADDR ¹	
MC4_MISC If IA32_MCG_CAP.CNT >4 Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 418H, 1050 IA32_MC6_ADDR ¹	MC4_ADDR			If IA32_MCG_CAP.CNT >4
Register Address: 414H, 1044 IA32_MC5_CTL MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 413H, 10	043	IA32_MC4_MISC	
MC5_CTL If IA32_MCG_CAP.CNT >5 Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MC5_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MC6_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC5_MISC MC6_CTL If IA32_MC6_CTL MC6_CTL If IA32_MC6_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC4_MISC			If IA32_MCG_CAP.CNT >4
Register Address: 415H, 1045 IA32_MC5_STATUS MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 414H, 10	044	IA32_MC5_CTL	1
MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC5_CTL			If IA32_MCG_CAP.CNT >5
MC5_STATUS If IA32_MCG_CAP.CNT >5 Register Address: 416H, 1046 IA32_MC5_ADDR ¹ MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 415H, 10	045	IA32_MC5_STATUS	•
MC5_ADDR If IA32_MCG_CAP.CNT >5 Register Address: 417H, 1047 IA32_MC5_MISC MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC5_STATUS			If IA32_MCG_CAP.CNT >5
Register Address: 417H, 1047IA32_MC5_MISCMC5_MISCIf IA32_MCG_CAP.CNT >5Register Address: 418H, 1048IA32_MC6_CTLMC6_CTLIf IA32_MCG_CAP.CNT >6Register Address: 419H, 1049IA32_MC6_STATUSMC6_STATUSIf IA32_MCG_CAP.CNT >6Register Address: 41AH, 1050IA32_MC6_ADDR1	Register Address: 416H, 10	046	IA32_MC5_ADDR ¹	
MC5_MISC If IA32_MCG_CAP.CNT >5 Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC5_ADDR			If IA32_MCG_CAP.CNT >5
Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 417H, 10	047	IA32_MC5_MISC	
Register Address: 418H, 1048 IA32_MC6_CTL MC6_CTL If IA32_MCG_CAP.CNT >6 Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC5_MISC			If IA32_MCG_CAP.CNT >5
Register Address: 419H, 1049 IA32_MC6_STATUS MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹		048	IA32_MC6_CTL	
MC6_STATUS If IA32_MCG_CAP.CNT >6 Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	MC6_CTL			If IA32_MCG_CAP.CNT >6
Register Address: 41AH, 1050 IA32_MC6_ADDR ¹	Register Address: 419H, 10	049	IA32_MC6_STATUS	
	MC6_STATUS			If IA32_MCG_CAP.CNT >6
MC6_ADDR If IA32_MCG_CAP.CNT >6	Register Address: 41AH, 1	050	IA32_MC6_ADDR ¹	
	MC6_ADDR			If IA32_MCG_CAP.CNT >6

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields MSR/Bit Description** Comment Register Address: 41BH, 1051 IA32_MC6_MISC If IA32_MCG_CAP.CNT >6 MC6 MISC IA32_MC7_CTL Register Address: 41CH, 1052 If IA32_MCG_CAP.CNT >7 MC7 CTL Register Address: 41DH, 1053 IA32 MC7 STATUS MC7 STATUS If IA32 MCG CAP.CNT >7 IA32 MC7 ADDR¹ Register Address: 41EH, 1054 MC7_ADDR If IA32 MCG CAP.CNT >7 Register Address: 41FH, 1055 IA32_MC7_MISC MC7_MISC If IA32_MCG_CAP.CNT >7 Register Address: 420H, 1056 IA32_MC8_CTL MC8_CTL If IA32_MCG_CAP.CNT >8 Register Address: 421H, 1057 IA32_MC8_STATUS If IA32_MCG_CAP.CNT >8 MC8 STATUS Register Address: 422H, 1058 IA32_MC8_ADDR¹ If IA32 MCG CAP.CNT >8 MC8 ADDR Register Address: 423H, 1059 IA32_MC8_MISC MC8 MISC If IA32_MCG_CAP.CNT >8 Register Address: 424H, 1060 IA32 MC9 CTL MC9_CTL If IA32_MCG_CAP.CNT >9 Register Address: 425H, 1061 IA32_MC9_STATUS MC9 STATUS If IA32_MCG_CAP.CNT >9 Register Address: 426H, 1062 IA32_MC9_ADDR¹ MC9_ADDR If IA32_MCG_CAP.CNT >9 Register Address: 427H, 1063 IA32_MC9_MISC MC9 MISC If IA32 MCG CAP.CNT >9 Register Address: 428H, 1064 IA32_MC10_CTL If IA32 MCG CAP.CNT >10 MC10_CTL Register Address: 429H, 1065 IA32 MC10 STATUS MC10_STATUS If IA32_MCG_CAP.CNT >10 Register Address: 42AH, 1066 IA32 MC10 ADDR¹ MC10_ADDR If IA32_MCG_CAP.CNT >10 Register Address: 42BH, 1067 IA32_MC10_MISC MC10_MISC If IA32_MCG_CAP.CNT >10 Register Address: 42CH, 1068 IA32_MC11_CTL If IA32_MCG_CAP.CNT >11 MC11_CTL Register Address: 42DH, 1069 IA32_MC11_STATUS

Register Address: Hex,		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description	on Comment	
MC11_STATUS		If IA32_MCG_CAP.CNT >11	
Register Address: 42EH, 1070	IA32_MC1	11_ADDR ¹	
MC11_ADDR		If IA32_MCG_CAP.CNT >11	
Register Address: 42FH, 1071	IA32_MC1	11_MISC	
MC11_MISC		If IA32_MCG_CAP.CNT >11	
Register Address: 430H, 1072	IA32_MC1	12_CTL	
MC12_CTL		If IA32_MCG_CAP.CNT >12	
Register Address: 431H, 1073	IA32_MC1	12_STATUS	
MC12_STATUS		If IA32_MCG_CAP.CNT >12	
Register Address: 432H, 1074	IA32_MC1	12_ADDR ¹	
MC12_ADDR		If IA32_MCG_CAP.CNT >12	
Register Address: 433H, 1075	IA32_MC1		
MC12_MISC			
 Register Address: 434H, 1076	IA32_MC1		
MC13_CTL			
Register Address: 435H, 1077	IA32 MC1	13_STATUS	
MC13_STATUS	-		
 Register Address: 436H, 1078	IA32 MC1	13_ADDR ¹	
MC13_ADDR	-		
Register Address: 437H, 1079	IA32_MC1		
MC13_MISC			
 Register Address: 438H, 1080	IA32_MC1		
MC14_CTL	_		
Register Address: 439H, 1081	IA32 MC1	14_STATUS	
MC14_STATUS	_		
Register Address: 43AH, 1082	IA32 MC1	14_ADDR ¹	
MC14_ADDR			
 Register Address: 43BH, 1083	IA32_MC1		
MC14_MISC	-		
Register Address: 43CH, 1084	IA32_MC1		
MC15 CTL		If IA32_MCG_CAP.CNT >15	
Register Address: 43DH, 1085	IA32 MC1	15_STATUS	
MC15_STATUS		If IA32_MCG_CAP.CNT >15	
Register Address: 43EH, 1086	IA32 MC1	15_ADDR ¹	
MC15_ADDR		If IA32_MCG_CAP.CNT >15	
Register Address: 43FH, 1087	IA32_MC1		
MC15_MISC		If IA32_MCG_CAP.CNT >15	

	Table 2-2. IA-32 Architectural MSRs (Co	ontd.)
Register Address: Hex, Dec	cimal Architectural	MSR Name (Former MSR Name)
Bit Fields	MSR/Bit Description	Comment
Register Address: 440H, 1088	IA32_MC16_CTL	
MC16_CTL		If IA32_MCG_CAP.CNT >16
Register Address: 441H, 1089	IA32_MC16_STATUS	
MC16_STATUS		If IA32_MCG_CAP.CNT >16
Register Address: 442H, 1090	IA32_MC16_ADDR ¹	
MC16_ADDR		If IA32_MCG_CAP.CNT >16
Register Address: 443H, 1091	IA32_MC16_MISC	
MC16_MISC		If IA32_MCG_CAP.CNT >16
Register Address: 444H, 1092	IA32_MC17_CTL	
MC17_CTL	•	If IA32_MCG_CAP.CNT >17
Register Address: 445H, 1093	IA32_MC17_STATUS	
MC17_STATUS		If IA32_MCG_CAP.CNT >17
Register Address: 446H, 1094	IA32_MC17_ADDR ¹	
MC17_ADDR		If IA32_MCG_CAP.CNT >17
Register Address: 447H, 1095	IA32_MC17_MISC	
MC17_MISC		If IA32_MCG_CAP.CNT >17
Register Address: 448H, 1096	IA32_MC18_CTL	
MC18_CTL		If IA32_MCG_CAP.CNT >18
Register Address: 449H, 1097	IA32_MC18_STATUS	
MC18_STATUS		If IA32_MCG_CAP.CNT >18
Register Address: 44AH, 1098	IA32_MC18_ADDR ¹	
MC18_ADDR		If IA32_MCG_CAP.CNT >18
Register Address: 44BH, 1099	IA32_MC18_MISC	
MC18_MISC		If IA32_MCG_CAP.CNT >18
Register Address: 44CH, 1100	IA32_MC19_CTL	
MC19_CTL		If IA32_MCG_CAP.CNT >19
Register Address: 44DH, 1101	IA32_MC19_STATUS	
MC19_STATUS		If IA32_MCG_CAP.CNT >19
Register Address: 44EH, 1102	IA32_MC19_ADDR ¹	
MC19_ADDR		If IA32_MCG_CAP.CNT >19
Register Address: 44FH, 1103	IA32_MC19_MISC	
MC19_MISC		If IA32_MCG_CAP.CNT >19
Register Address: 450H, 1104	IA32_MC20_CTL	
MC20_CTL		If IA32_MCG_CAP.CNT >20
Register Address: 451H, 1105	IA32_MC20_STATUS	
MC20_STATUS		If IA32_MCG_CAP.CNT >20
Register Address: 452H, 11061106	IA32_MC20_ADDR ¹	

Register Address: Hex,		Architectural MSR (Contu.) Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description	Comment	
MC20_ADDR		If IA32_MCG_CAP.CNT >20	
Register Address: 453H, 1107	IA32_MC20_MISC		
MC20_MISC	I	If IA32_MCG_CAP.CNT >20	
Register Address: 454H, 1108	IA32_MC21_CTL	<u>.</u>	
MC21_CTL	I	If IA32_MCG_CAP.CNT >21	
Register Address: 455H, 1109	IA32_MC21_STATUS	<u>.</u>	
MC21_STATUS		If IA32_MCG_CAP.CNT >21	
Register Address: 456H, 1110	IA32_MC21_ADDR ¹		
MC21_ADDR	I	If IA32_MCG_CAP.CNT >21	
Register Address: 457H, 1111	IA32_MC21_MISC	<u>.</u>	
MC21_MISC		If IA32_MCG_CAP.CNT >21	
Register Address: 458H, 1112	IA32_MC22_CTL	<u>.</u>	
MC22_CTL		If IA32_MCG_CAP.CNT >22	
Register Address: 459H, 1113	IA32_MC22_STATUS	<u>.</u>	
MC22_STATUS		If IA32_MCG_CAP.CNT >22	
Register Address: 45AH, 1114	IA32_MC22_ADDR ¹		
MC22_ADDR	I	If IA32_MCG_CAP.CNT >22	
Register Address: 45BH, 1115	IA32_MC22_MISC		
MC22_MISC		If IA32_MCG_CAP.CNT >22	
Register Address: 45CH, 1116	IA32_MC23_CTL		
MC23_CTL		If IA32_MCG_CAP.CNT >23	
Register Address: 45DH, 1117	IA32_MC23_STATUS		
MC23_STATUS	ŀ	If IA32_MCG_CAP.CNT >23	
Register Address: 45EH, 1118	IA32_MC23_ADDR ¹		
MC23_ADDR		If IA32_MCG_CAP.CNT >23	
Register Address: 45FH, 1119	IA32_MC23_MISC		
MC23_MISC	· · ·	If IA32_MCG_CAP.CNT >23	
Register Address: 460H, 1120	IA32_MC24_CTL		
MC24_CTL	· · ·	If IA32_MCG_CAP.CNT >24	
Register Address: 461H, 1121	IA32_MC24_STATUS		
MC24_STATUS	· · · · · · · · · · · · · · · · · · ·	If IA32_MCG_CAP.CNT >24	
Register Address: 462H, 1122	IA32_MC24_ADDR ¹		
MC24_ADDR	·	If IA32_MCG_CAP.CNT >24	
Register Address: 463H, 1123	IA32_MC24_MISC		
MC24_MISC		If IA32_MCG_CAP.CNT >24	
Register Address: 464H, 1124	IA32_MC25_CTL		
MC25_CTL		If IA32_MCG_CAP.CNT >25	

	Table 2-2. IA-32 Architectural MSRs (Con	ntd.)
Register Address: Hex, Decimal Architectural N		MSR Name (Former MSR Name)
Bit Fields	MSR/Bit Description	Comment
Register Address: 465H, 1125	IA32_MC25_STATUS	
MC25_STATUS		If IA32_MCG_CAP.CNT >25
Register Address: 466H, 1126	IA32_MC25_ADDR ¹	
MC25_ADDR		If IA32_MCG_CAP.CNT >25
Register Address: 467H, 1127	IA32_MC25_MISC	
MC25_MISC		If IA32_MCG_CAP.CNT >25
Register Address: 468H, 1128	IA32_MC26_CTL	
MC26_CTL		If IA32_MCG_CAP.CNT >26
Register Address: 469H, 1129	IA32_MC26_STATUS	
MC26_STATUS		If IA32_MCG_CAP.CNT >26
Register Address: 46AH, 1130	IA32_MC26_ADDR ¹	
MC26_ADDR		If IA32_MCG_CAP.CNT >26
Register Address: 46BH, 1131	IA32_MC26_MISC	
MC26_MISC		If IA32_MCG_CAP.CNT >26
Register Address: 46CH, 1132	IA32_MC27_CTL	
MC27_CTL		If IA32_MCG_CAP.CNT >27
Register Address: 46DH, 1133	IA32_MC27_STATUS	
MC27_STATUS		If IA32_MCG_CAP.CNT >27
Register Address: 46EH, 1134	IA32_MC27_ADDR ¹	<u> </u>
MC27_ADDR		If IA32_MCG_CAP.CNT >27
Register Address: 46FH, 1135	IA32_MC27_MISC	
MC27_MISC		If IA32_MCG_CAP.CNT >27
Register Address: 470H, 1136	IA32_MC28_CTL	
MC28_CTL		If IA32_MCG_CAP.CNT >28
Register Address: 471H, 1137	IA32_MC28_STATUS	
MC28_STATUS		If IA32_MCG_CAP.CNT >28
Register Address: 472H, 1138	IA32_MC28_ADDR ¹	
MC28_ADDR		If IA32_MCG_CAP.CNT >28
Register Address: 473H, 1139	IA32_MC28_MISC	
MC28_MISC		If IA32_MCG_CAP.CNT >28
Register Address: 474H, 1140	IA32_MC29_CTL	· · · · · · · · · · · · · · · · · · ·
MC29_CTL		If IA32_MCG_CAP.CNT >29
Register Address: 475H, 1141	IA32_MC29_STATUS	•
MC29_STATUS		If IA32_MCG_CAP.CNT >29
Register Address: 476H, 1142	IA32_MC29_ADDR	•
MC29_ADDR		If IA32_MCG_CAP.CNT >29
Register Address: 477H, 1143	IA32_MC29_MISC	•

Register Address: Hex, Decimal		Architectural MSR N	lame (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
MC29_MISC			If IA32_MCG_CAP.CNT >29
Register Address: 478H,	1144	IA32_MC30_CTL	
MC30_CTL			If IA32_MCG_CAP.CNT >30
Register Address: 479H,	1145	IA32_MC30_STATUS	
MC30_STATUS			If IA32_MCG_CAP.CNT >30
Register Address: 47AH,	, 1146	IA32_MC30_ADDR	
MC30_ADDR		ł	If IA32_MCG_CAP.CNT >30
Register Address: 47BH,	. 1147	IA32_MC30_MISC	
MC30_MISC			If IA32_MCG_CAP.CNT >30
Register Address: 47CH,	1148	IA32_MC31_CTL	
MC31_CTL			If IA32_MCG_CAP.CNT >31
Register Address: 47DH,	. 1149	IA32_MC31_STATUS	
MC31_STATUS			If IA32_MCG_CAP.CNT >31
Register Address: 47EH,	1150	IA32_MC31_ADDR	
MC31_ADDR			If IA32_MCG_CAP.CNT >31
Register Address: 47FH,	1151	IA32_MC31_MISC	
MC31_MISC			If IA32_MCG_CAP.CNT >31
Register Address: 480H,	1152	IA32_VMX_BASIC	
Reporting Register of Ba	asic VMX Capabilities (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.1, "Basic	: VMX Information."		
Register Address: 481H,	1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Reg	jister of Pin-Based VM-Execution C	ontrols (R/O)	If CPUID.01H:ECX.[5] = 1
See Appendix A.3.1, "Pin	-Based VM-Execution Controls."		
Register Address: 482H,	1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Reg	ister of Primary Processor-Based	VM-Execution Controls (R/O)	If CPUID.01H:ECX.[5] = 1
See Appendix A.3.2, "Pri	mary Processor-Based VM-Executi	on Controls."	
Register Address: 483H,	1155	IA32_VMX_EXIT_CTLS	
	ister of Primary VM-Exit Controls ((R/0)	If CPUID.01H:ECX.[5] = 1
See Appendix A.4.1, "Pri	-		
Register Address: 484H,		IA32_VMX_ENTRY_CTLS	
	ister of VM-Entry Controls (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.5, "VM-E	-		
Register Address: 485H,		IA32_VMX_MISC	
	scellaneous VMX Capabilities (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.6, "Misce		[
Register Address: 486H,		IA32_VMX_CR0_FIXED0	
	jister of CRO Bits Fixed to 0 (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.7, "VMX	-Fixed Bits in CRU."		

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields MSR/Bit Description** Comment Register Address: 487H, 1159 IA32 VMX CR0 FIXED1 Capability Reporting Register of CRO Bits Fixed to 1 (R/O) If CPUID.01H:ECX.[5] = 1 See Appendix A.7, "VMX-Fixed Bits in CR0." Register Address: 488H, 1160 IA32 VMX CR4 FIXEDO Capability Reporting Register of CR4 Bits Fixed to 0 (R/0) If CPUID.01H:ECX.[5] = 1 See Appendix A.8, "VMX-Fixed Bits in CR4." Register Address: 489H, 1161 IA32_VMX_CR4_FIXED1 If CPUID.01H:ECX.[5] = 1 Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, "VMX-Fixed Bits in CR4." IA32 VMX VMCS ENUM Register Address: 48AH, 1162 Capability Reporting Register of VMCS Field Enumeration (R/O) If CPUID.01H:ECX.[5] = 1 See Appendix A.9, "VMCS Enumeration." Register Address: 48BH, 1163 IA32 VMX PROCBASED CTLS2 Capability Reporting Register of Secondary Processor-Based VM-Execution Controls (R/O) If (CPUID.01H:ECX.[5] && IA32 VMX PROCBASED CTLS[63 See Appendix A.3.3, "Secondary Processor-Based VM-Execution Controls." 1) IA32 VMX EPT VPID CAP Register Address: 48CH, 1164 Capability Reporting Register of EPT and VPID (R/O) If (CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTLS[63 See Appendix A.10, "VPID and EPT Capabilities." 1&& (IA32_VMX_PROCBASED_CTLS2[3 3]|| IA32_VMX_PROCBASED_CTLS2[3 71)) Register Address: 48DH, 1165 IA32 VMX TRUE PINBASED CTLS Capability Reporting Register of Pin-Based VM-Execution Flex Controls (R/O) If (CPUID.01H:ECX.[5] && IA32_VMX_BASIC[55]) See Appendix A.3.1, "Pin-Based VM-Execution Controls." Register Address: 48EH, 1166 IA32 VMX TRUE PROCBASED CTLS Capability Reporting Register of Primary Processor-Based VM-Execution Flex Controls (R/O) If(CPUID.01H:ECX.[5] && IA32 VMX BASIC[55]) See Appendix A.3.2, "Primary Processor-Based VM-Execution Controls." IA32_VMX_TRUE_EXIT_CTLS Register Address: 48FH, 1167 If(CPUID.01H:ECX.[5] && Capability Reporting Register of VM-Exit Flex Controls (R/O) IA32_VMX_BASIC[55]) See Appendix A.4, "VM-Exit Controls." Register Address: 490H, 1168 IA32 VMX TRUE ENTRY CTLS If(CPUID.01H:ECX.[5] && Capability Reporting Register of VM-Entry Flex Controls (R/O) IA32_VMX_BASIC[55]) See Appendix A.5, "VM-Entry Controls." IA32 VMX VMFUNC Register Address: 491H, 1169 Capability Reporting Register of VM-Function Controls (R/O) If(CPUID.01H:ECX.[5] && IA32 VMX PROCBASED CTLS[63 1&& IA32_VMX_PROCBASED_CTLS2[4 5])

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
Register Address: 492H	I, 1170	IA32_VMX_PROCBASED_CTLS3	
	gister of Tertiary Processor-Based ertiary Processor-Based VM-Execut		If (CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTLS[49])
Register Address: 493H	ł, 1171	IA32_VMX_EXIT_CTLS2	
	gister of Secondary VM-Exit Contro econdary VM-Exit Controls."	lis (R/O)	If (CPUID.01H:ECX.[5] && IA32_VMX_EXIT_CTLS[63])
Register Address: 4C1H	I, 1217	IA32_A_PMC0	
Full Width Writable IA32	2_PMCO Alias (R/W)		(If CPUID.OAH: EAX[15:8] > 0) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C2H	I, 1218	IA32_A_PMC1	
Full Width Writable IA32	2_PMC1 Alias (R/W)	•	(If CPUID.OAH: EAX[15:8] > 1) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C3H	I, 1219	IA32_A_PMC2	
Full Width Writable IA32	2_PMC2 Alias (R/W)		(If CPUID.OAH: EAX[15:8] > 2) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C4H	I, 1220	IA32_A_PMC3	
Full Width Writable IA32	2_PMC3 Alias (R/W)		(If CPUID.OAH: EAX[15:8] > 3) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C5H	I, 1221	IA32_A_PMC4	
Full Width Writable IA32	2_PMC4 Alias (R/W)	•	(If CPUID.OAH: EAX[15:8] > 4) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C6H	I, 1222	IA32_A_PMC5	
Full Width Writable IA32	2_PMC5 Alias (R/W)		(If CPUID.OAH: EAX[15:8] > 5) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C7H	I, 1223	IA32_A_PMC6	
Full Width Writable IA32	2_PMC6 Alias (R/W)		(If CPUID.OAH: EAX[15:8] > 6) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4C8H	I, 1224	IA32_A_PMC7	
Full Width Writable IA32	2_PMC7 Alias (R/W)	•	(If CPUID.OAH: EAX[15:8] > 7) && IA32_PERF_CAPABILITIES[13] = 1
Register Address: 4D0H	I, 1232	IA32_MCG_EXT_CTL	
-	al some MCEs to only a single logica A32_MCG_EXT_CTL MSR."	al processor in the system. (R/W)	If IA32_MCG_CAP.LMCE_P =1
0	LMCE_EN		
63:1	Reserved.		
Register Address: 500H	l, 1280	IA32_SGX_SVN_STATUS	
Status and SVN Thresh	old of SGX Support for ACM (R/O)		If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1

Register Address: Hex, Decimal Architectu		Architectural MSR N	ame (Former MSR Name)
Bit Fields	MSR/Bi	t Description	Comment
0	Lock.		See Section 39.11.3, "Interactions with Authenticated Code Modules (ACMs)."
15:1	Reserved.		
23:16	SGX_SVN_SINIT		See Section 39.11.3, "Interactions with Authenticated Code Modules (ACMs)."
63:24	Reserved.		
Register Address: 56	50H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base R	Register (R/W)		If ((CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && ((CPUID.(EAX=14H,ECX=0):ECX[0] = 1) (CPUID.(EAX=14H,ECX=0):ECX[2] = 1)))
6:0	Reserved.		
MAXPHYADDR ⁴ -1:7	Base physical address.		
63:MAXPHYADDR	Reserved.		
Register Address: 56	51H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	
	Pointers Register (R/W)		If ((CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && ((CPUID.(EAX=14H,ECX=0):ECX[0] = 1) (CPUID.(EAX=14H,ECX=0):ECX[2] = 1)))
6:0	Reserved.		
31:7	MaskOrTableOffset.		
63:32	Output Offset.		
Register Address: 57	70H, 1392	IA32_RTIT_CTL	
Trace Control Regist	er (R/W)		If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)
0	TraceEn		
1	CYCEn		If (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)
2	OS		
3	User		
4	PwrEvtEn		If (CPUID.(EAX=07H, ECX=1):EBX[5] = 1)
5	FUPonPTW		If (CPUID.(EAX=07H, ECX=1):EBX[4] = 1)
6	FabricEn		If (CPUID.(EAX=07H, ECX=0):ECX[3] = 1)
7	CR3Filter		If (CPUID.(EAX=14H, ECX=0):EBX[0] = 1)

Register Address: Hex, Decimal Architectural MSRS		al MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description	
8	ToPA		
9	MTCEn	MTCEn	
10	TSCEn		
11	DisRETC		
12	PTWEn		If (CPUID.(EAX=07H, ECX=1):EBX[4] = 1)
13	BranchEn		
17:14	MTCFreq.		If (CPUID.(EAX=07H, ECX=0):EBX[3] = 1)
18	Reserved, must be zero.		
22:19	CycThresh		If (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)
23	Reserved, must be zero.		
27:24	PSBFreq		If (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)
30:28	Reserved, must be zero.		
31	EventEn		If (CPUID.(EAX=14H, ECX=0):EBX[7] = 1)
35:32	ADDR0_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
39:36	ADDR1_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
43:40	ADDR2_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
47:44	ADDR3_CFG	ADDR3_CFG	
54:48	Reserved, must be zero.		
55	DisTNT		If (CPUID.(EAX=14H, ECX=0):EBX[8] = 1)
56	InjectPsbPmiOnEnable		If (CPUID.(EAX=07H, ECX=1):EBX[6] = 1)
63:57	Reserved, must be zero.		
Register Address: 5		IA32_RTIT_STATUS	
Tracing Status Register (R/W)		If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)	
0	FilterEn (writes ignored).		If (CPUID.(EAX=07H, ECX=0):EBX[2] = 1)
1	ContexEn (writes ignored).		
2	TriggerEn (writes ignored).		
3	Reserved.		
4	Error		

Regist	er Address: Hex, Decimal	Architectural M	ISR Name (Former MSR Name)
Bit Fields	MSR/6	Bit Description	Comment
5	Stopped		
6	PendPSB	PendPSB	
7	PendToPAPMI		If (CPUID.(EAX=07H, ECX=0):EBX[6] = 1)
31:8	Reserved, must be zero.		
48:32	PacketByteCnt		If (CPUID.(EAX=07H, ECX=0):EBX[1] > 3)
63:49	Reserved.		
Register Address: 5	572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Ma	atch Register (R/W)		If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)
4:0	Reserved.		
63:5	CR3[63:5] value to match.		
Register Address: 5	580H, 1408	IA32_RTIT_ADDR0_A	
Region 0 Start Add	ress (R/W)	is (R/W)	
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 5	581H, 1409	IA32_RTIT_ADDR0_B	
Region 0 End Addre	ess (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 5	582H, 1410	IA32_RTIT_ADDR1_A	
Region 1 Start Add	ress (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 5	583H, 1411	IA32_RTIT_ADDR1_B	
Region 1 End Addre	ess (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 5	584H, 1412	IA32_RTIT_ADDR2_A	
Region 2 Start Add	ress (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 5	585H, 1413	IA32_RTIT_ADDR2_B	

Register	Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description		
Region 2 End Address (R/W)			If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)	
47:0	Virtual Address.			
63:48	SignExt_VA			
Register Address: 58	6Н, 1414	IA32_RTIT_ADDR3_A		
Region 3 Start Addre	ss (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)	
47:0	Virtual Address.			
63:48	SignExt_VA			
Register Address: 58	7H, 1415	IA32_RTIT_ADDR3_B		
Region 3 End Addres	s (R/W)	•	If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)	
47:0	Virtual Address.			
63:48	SignExt_VA			
Register Address: 60	0H, 1536	IA32_DS_AREA	·	
DS Save Area (R/W)			If(CPUID.01H:EDX.DS[21] = 1	
Points to the linear a manage the BTS and		er management area, which is used to		
See Section 20.6.3.4,	"Debug Store (DS) Mechanism."			
63:0	The linear address of the first byte IA-32e mode is active.	The linear address of the first byte of the DS buffer management area, if IA-32e mode is active.		
31:0	The linear address of the first byte not in IA-32e mode.	e of the DS buffer management area, if		
63:32	Reserved if not in IA-32e mode.			
Register Address: 6A	0H, 1696	IA32_U_CET		
Configure User Mode	CET (R/W)		Bits 1:0 are defined if CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1. Bits 5:2 and bits 63:10 are defined	
			if CPUID.(EAX=07H, ECX=0H):EDX.CET_IBT[20] = 1.	
0	SH_STK_EN: When set to 1, enable	e shadow stacks at CPL3.		
1	WR_SHSTK_EN: When set to 1, en	ables the WRSSD/WRSSQ instructions.		
2	ENDBR_EN: When set to 1, enables indirect branch tracking.			
3	LEG_IW_EN: Enable legacy compatibility treatment for indirect branch tracking.			
4	NO_TRACK_EN: When set to 1, ena branch tracking.	ables use of no-track prefix for indirect		
5	SUPPRESS_DIS: When set to 1, dis branch tracking on legacy compati			
9:6	Reserved; must be zero.			

Register Address: Hex, Decimal		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
10	SUPPRESS: When set to 1, indirect branch tracking is suppressed. This bit can be written to 1 only if TRACKER is written as IDLE.		
11	TRACKER: Value of the indirect bra IDLE (0), WAIT_FOR_ENDBRANCH(anch tracking state machine. Values: 1).	
63:12	EB_LEG_BITMAP_BASE: Linear address bits 63:12 of a legacy code page bitmap used for legacy compatibility when indirect branch tracking is enabled. If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are used.		
Register Address: 6A2		IA32_S_CET	
Configure Supervisor N			See IA32_U_CET (6A0H) for reference; similar format.
Register Address: 6A4	Н, 1700	IA32_PL0_SSP	
If the processor does n of the MSRs are reserv represent a non-canon	ed. On processors that support Intel	se fields have only 32 bits; bits 63:32 64 architecture this value cannot 31:0 are loaded. Bits 1:0 of the MSR	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
Register Address: 6A5	H, 1701	IA32_PL1_SSP	
If the processor does n of the MSRs are reserv represent a non-canon	red. On processors that support Intel ical address. In protected mode, only	se fields have only 32 bits; bits 63:32	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
Register Address: 6A6	Н, 1702	IA32_PL2_SSP	
Linear address to be lo If the processor does n	aded into SSP on transition to privile ot support Intel 64 architecture, the red. On processors that support Intel	ege level 2. (R/W) se fields have only 32 bits; bits 63:32 I 64 architecture this value cannot	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
represent a non-canon		v 31:0 are loaded. Bits 1:0 of the MSR vilege level will check that bit 2 is also	
represent a non-canon must be O. Transitions O.	to privilege level 2 from a higher priv		
represent a non-canon must be 0. Transitions 0. Register Address: 6A7	to privilege level 2 from a higher priv	vilege level will check that bit 2 is also IA32_PL3_SSP	If CPUID.(EAX=07H,
represent a non-canon must be 0. Transitions 0. Register Address: 6A7 Linear address to be lo If the processor does n of the MSRs are reserv represent a non-canon	to privilege level 2 from a higher priv H, 1703 aded into SSP on transition to privile ot support Intel 64 architecture, the red. On processors that support Intel	vilege level will check that bit 2 is also IA32_PL3_SSP ege level 3. (R/W) se fields have only 32 bits; bits 63:32	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
represent a non-canon must be 0. Transitions 0. Register Address: 6A7 Linear address to be lo If the processor does n of the MSRs are reserv	to privilege level 2 from a higher priv H, 1703 aded into SSP on transition to privile ot support Intel 64 architecture, the red. On processors that support Intel ical address. In protected mode, only	vilege level will check that bit 2 is also IA32_PL3_SSP ege level 3. (R/W) se fields have only 32 bits; bits 63:32 I 64 architecture this value cannot	ECX=0H):ECX.CET_SS[07] = 1
represent a non-canon must be 0. Transitions 0. Register Address: 6A7 Linear address to be lo If the processor does n of the MSRs are reserv represent a non-canon must be 0. Register Address: 6A8 Linear address of a tab the IST index (when no	to privilege level 2 from a higher privilege level 2 from a higher privile H, 1703 aded into SSP on transition to privile ot support Intel 64 architecture, the red. On processors that support Intel ical address. In protected mode, only H, 1704 He of seven shadow stack pointers the ot 0) from the interrupt gate description	vilege level will check that bit 2 is also IA32_PL3_SSP ege level 3. (R/W) se fields have only 32 bits; bits 63:32 64 architecture this value cannot v 31:0 are loaded. Bits 1:0 of the MSR IA32_INTERRUPT_SSP_TABLE_ADDF hat are selected in IA-32e mode using tor. (R/W)	ECX=0H):ECX.CET_SS[07] = 1
represent a non-canon must be 0. Transitions 0. Register Address: 6A7 Linear address to be lo If the processor does n of the MSRs are reserv represent a non-canon must be 0. Register Address: 6A8 Linear address of a tab the IST index (when no	to privilege level 2 from a higher privilege level 2 from a higher privile H, 1703 aded into SSP on transition to privile ot support Intel 64 architecture, the red. On processors that support Intel ical address. In protected mode, only H, 1704 He of seven shadow stack pointers the ot 0) from the interrupt gate descrip- t on processors that do not support I ical address.	vilege level will check that bit 2 is also IA32_PL3_SSP ege level 3. (R/W) se fields have only 32 bits; bits 63:32 I 64 architecture this value cannot v 31:0 are loaded. Bits 1:0 of the MSR IA32_INTERRUPT_SSP_TABLE_ADDR hat are selected in IA-32e mode using	ECX=0H):ECX.CET_SS[07] = 1

Register Address: Hex, Decimal		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
TSC Target of Local AP	IC's TSC Deadline Mode (R/W)		If CPUID.01H:ECX.[24] = 1
Register Address: 6E1H	H, 1761	IA32_PKRS	
Specifies the PK permis	ssions associated with each protecti	on domain for supervisor pages (R/W)	If CPUID.(EAX=07H, ECX=0H):ECX.PKS [31] = 1
31:0	For domain i (i between 0 and 15), WD permissions, respectively.	bits 2i and 2i+1 contain the AD and	
63:32	Reserved.		
Register Address: 770	H, 1904	IA32_PM_ENABLE	
Enable/disable HWP (R/	/W)		If CPUID.06H:EAX.[7] = 1
0	HWP_ENABLE (R/W)		If CPUID.06H:EAX.[7] = 1
		nce from the default value. Once set, ignored. Only RESET will clear this bit. nabling HWP."	
63:1	Reserved.		
Register Address: 771	H, 1905	IA32_HWP_CAPABILITIES	
HWP Performance Ran	ge Enumeration (R/O)	•	If CPUID.06H:EAX.[7] = 1
7:0	Highest_Performance		If CPUID.06H:EAX.[7] = 1
	See Section 15.4.3, "HWP Perform	ance Range and Dynamic Capabilities."	
15:8	Guaranteed_Performance See Section 15.4.3, "HWP Performance Range and Dynamic Capabilities."		If CPUID.06H:EAX.[7] = 1
23:16	Most_Efficient_Performance		If CPUID.06H:EAX.[7] = 1
	See Section 15.4.3, "HWP Performance Range and Dynamic Capabilities".		
31:24	Lowest_Performance See Section 15.4.3, "HWP Performance Range and Dynamic Capabilities."		If CPUID.06H:EAX.[7] = 1
63:32	Reserved.		
Register Address: 772	H, 1906	IA32_HWP_REQUEST_PKG	
	ntrol Hints for All Logical Processor		If CPUID.06H:EAX.[11] = 1
7:0	Minimum_Performance	3 ()	If CPUID.06H:EAX.[11] = 1
	See Section 15.4.4, "Managing HW	P."	
15:8	Maximum_Performance		If CPUID.06H:EAX.[11] = 1
	See Section 15.4.4, "Managing HW	Ρ."	
23:16	Desired_Performance		If CPUID.06H:EAX.[11] = 1
	See Section 15.4.4, "Managing HW	Ρ."	
31:24	Energy_Performance_Preference		If CPUID.06H:EAX.[11] = 1 &&
	See Section 15.4.4, "Managing HW	Р."	CPUID.06H:EAX.[10] = 1
41:32	Activity_Window		If CPUID.06H:EAX.[11] = 1 &&
	See Section 15.4.4, "Managing HW	Р."	CPUID.06H:EAX.[9] = 1
63:42	Reserved.		
Register Address: 773	Н, 1907	IA32_HWP_INTERRUPT	
Control HWP Native Int	errupts (R/W)		If CPUID.06H:EAX.[8] = 1

Register Address: Hex, Decimal Architectural MSR Name		e (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description	
0		EN_Guaranteed_Performance_Change See Section 15.4.6, "HWP Notifications."	
1	EN_Excursion_Minimum See Section 15.4.6, "HWP Notificat	tions."	If CPUID.06H:EAX.[8] = 1
63:2	Reserved.		
Register Address: 72	74H, 1908	IA32_HWP_REQUEST	
Power Management	Control Hints to a Logical Processor (R	2/W)	If CPUID.06H:EAX.[7] = 1
7:0	Minimum_Performance See Section 15.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1
15:8	Maximum_Performance See Section 15.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1
23:16	Desired_Performance See Section 15.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1
31:24	Energy_Performance_Preference See Section 15.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[10] = 1
41:32	Activity_Window See Section 15.4.4, "Managing HW	Activity_Window See Section 15.4.4, "Managing HWP."	
42	Package_Control See Section 15.4.4, "Managing HW	Package_Control See Section 15.4.4, "Managing HWP."	
63:43	Reserved.		
Register Address: 77	75H, 1909	IA32_PECI_HWP_REQUEST_INFO	
IA32_PECI_HWP_RE	QUEST_INFO	•	
7:0		PERFORMANCE): Used by OS to read performance input. Default value is 0.	
15:8		PERFORMANCE): Used by OS to read performance input. Default value is 0.	
23:16	Reserved.		
31:24		ENCE): Used by OS to read the latest Preference input. Default value is 0.	
59:32	Reserved.		
60	EPP PECI Override (EPP_PECI_OVE	RRIDE):	
	Indicates whether PECI is currently Preference input. If set to '1', PECI Preference input. If clear (0), OS ha Preference input. Default value is		
61	Reserved.		
62	Indicates whether PECI is currently Performance input. If set to '1', PE	Max PECI Override (MAX_PECI_OVERRIDE): Indicates whether PECI is currently overriding the Maximum Performance input. If set to '1', PECI is overriding the Maximum Performance input. If clear (0), OS has control over Maximum	

	Table 2-2. IA-32	2 Architectural MSRs (Contd.)	
Register Address: Hex, Decimal Architectural M		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
63	Min PECI Override (MIN_PECI_OVERRIDE): Indicates whether PECI is currently overriding the Minimum Performance input. If set to '1', PECI is overriding the Minimum Performance input. If clear (0), OS has control over Minimum Performance input. Default value is 0.		
Register Address: 776	H, 1910	IA32_HWP_CTL	
IA32_HWP_CTL			If CPUID.06H:EAX.[22] = 1
0	PKG_CTL_POLARITY Defines which HWP Request MSR is used whether Thread level or package level. When package MSR is used, the thread MSR valid bits define which thread MSR fields override the package. Default value is 0.		If CPUID.06H:EAX.[22] = 1
63:1	Reserved.		
Register Address: 777	Н, 1911	IA32_HWP_STATUS	
Log bits indicating cha	nges to Guaranteed & excursions to	Minimum (R/W)	If CPUID.06H:EAX.[7] = 1
0	-	Guaranteed_Performance_Change (R/WCO) See Section 15.4.5, "HWP Feedback."	
1	Reserved.		
2	Excursion_To_Minimum (R/WCO) See Section 15.4.5, "HWP Feedback."		If CPUID.06H:EAX.[7] = 1
63:3	Reserved.		
Register Address: 802	H, 2050	IA32_X2APIC_APICID	
x2APIC ID Register (R/	0)		If CPUID.01H:ECX[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 803	H, 2051	IA32_X2APIC_VERSION	
x2APIC Version Regist	rer (R/O)	- -	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 808	H, 2056	IA32_X2APIC_TPR	
x2APIC Task Priority R	Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 80A	H, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority Register (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 80BH, 2059		IA32_X2APIC_EOI	
x2APIC EOI Register (W/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 80D	H, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination Register (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 80F	H, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Inter	rupt Vector Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1

	Table 2-2.	IA-32 Architectural MSRs (C	Contd.)
Register	Address: Hex, Decimal	al MSR Name (Former MSR Name)	
Bit Fields	MS	R/Bit Description	Comment
Register Address: 810	H, 2064	IA32_X2APIC_ISR0	
x2APIC In-Service Reg	ster Bits 31:0 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 811	H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service Reg	ster Bits 63:32 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 812	H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service Reg	ster Bits 95:64 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 813	H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service Regi	ster Bits 127:96 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 814	H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service Reg	ster Bits 159:128 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 815	H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service Reg	ster Bits 191:160 (R/O)	-	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 816	H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service Reg	ster Bits 223:192 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 817	H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service Reg	ster Bits 255:224 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 818	H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode F	Register Bits 31:0 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 819	H, 2073	IA32_X2APIC_TMR1	
x2APIC Trigger Mode F	Register Bits 63:32 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81A	H, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode F	Register Bits 95:64 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81B	H, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode F	Register Bits 127:96 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81C	Н, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode F	Register Bits 159:128 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81D	H, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode F	Register Bits 191:160 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1

Register Address: Hex, Decimal		Architectura	al MSR Name (Former MSR Name)
Bit Fields	Bit Fields MSR/Bit Descript		Comment
Register Address: 81EF	1, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode R	egister Bits 223:192 (R/O)		If (CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1)
Register Address: 81FF	ł, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode R	egister Bits 255:224 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 820H	H, 2080	IA32_X2APIC_IRR0	
x2APIC Interrupt Reque	est Register Bits 31:0 (R/O)	-	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 821	H, 2081	IA32_X2APIC_IRR1	
x2APIC Interrupt Reque	est Register Bits 63:32 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 8221	1, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Reque	est Register Bits 95:64 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 823	1, 2083	IA32_X2APIC_IRR3	
x2APIC Interrupt Reque	est Register Bits 127:96 (R/O)	-	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 824	l, 2084	IA32_X2APIC_IRR4	
x2APIC Interrupt Reque	est Register Bits 159:128 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 825	1, 2085	IA32_X2APIC_IRR5	
x2APIC Interrupt Reque	est Register Bits 191:160 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 826	H, 2086	IA32_X2APIC_IRR6	
x2APIC Interrupt Reque	est Register Bits 223:192 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 8271	l, 2087	IA32_X2APIC_IRR7	
x2APIC Interrupt Reque	est Register Bits 255:224 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 828	1, 2088	IA32_X2APIC_ESR	
x2APIC Error Status Re	gister (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 82FF	1, 2095	IA32_X2APIC_LVT_CMCI	
x2APIC LVT Corrected	Machine Check Interrupt Register ((R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 830H	1, 2096	IA32_X2APIC_ICR	
x2APIC Interrupt Comm	hand Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 8321	1, 2098	IA32_X2APIC_LVT_TIME	₹
x2APIC LVT Timer Inter	rrupt Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1

Table 2-2. IA-32 Architectural MSRs (Construction Register Address: Hex, Decimal Architectural			ame (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
Register Address: 833			
x2APIC LVT Thermal Sensor Interrupt Register (R/W)		IA32_X2APIC_LVT_THERMAL	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 834	H, 2100	IA32_X2APIC_LVT_PMI	
x2APIC LVT Performance Monitor Interrupt Register (R/W))	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 835	H, 2101	IA32_X2APIC_LVT_LINTO	
x2APIC LVT LINTO Register (R/W)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 836	H, 2102	IA32_X2APIC_LVT_LINT1	
x2APIC LVT LINT1 Register (R/W)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 837	H, 2103	IA32_X2APIC_LVT_ERROR	
x2APIC LVT Error Register (R/W)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 838	H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 839	H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count Register (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 83EH, 2110 IA32_X2APIC_DIV_CONF		IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration Register (R/W)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 83FH, 2111 IA32_X2APIC_SELF_IPI			
x2APIC Self IPI Register (W/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 981H, 2433 IA32_TME_CAPABILITY		IA32_TME_CAPABILITY	
Memory Encryption Capability MSR			If CPUID.07H:ECX.[13] = 1
0	Support for AES-XTS 128-bit encryption algorithm. (NIST standard)		
1	Support for AES-XTS 128-bit encryption with integrity algorithm.		
2	Support for AES-XTS 256-bit encryption algorithm.		
29:3	Reserved.		
30	SUPPORT_IA32_TME_CLEAR_SAVED_KEY Support for the IA32_TME_CLEAR_SAVED_KEY MSR.		
31	TME encryption bypass supported.		

Table 2-2. IA-32 Architectural MSRs (Contd.) Register Address: Hex, Decimal Architectural MSR Name			e (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
35:32		coninient		
55.52	MK_TME_MAX_KEYID_BITS Number of bits which can be allocated for usage as key identifiers for			
	multi-key memory encryption.			
	4 bits allow for a maximum value of	4 bits allow for a maximum value of 15, which could address 32K keys.		
	Zero if TME-MK is not supported.			
50:36	MK_TME_MAX_KEYS			
	Indicates the maximum number of keys which are available for usage.			
	This value may not be a power of 2.			
	KeyID 0 is specially reserved and i	s not accounted for in this field.		
63:51	Reserved.			
Register Address: 982	H, 2434	IA32_TME_ACTIVATE		
Memory Encryption Ac	tivation MSR		If CPUID.07H:ECX.[13] = 1	
	This MSR is used to lock the MSRs listed below. Any write to the following MSRs will be ignored after they are locked. The lock is reset when CPU is reset.			
IA32_TME_ACTIVAT	E			
IA32_TME_EXCLUDE	_MASK			
IA32_TME_EXCLUDE	_BASE			
Note that IA32_TME_E IA32_TME_ACTIVATE.		LUDE_BASE must be configured before		
0	Lock R/O – Will be set upon succes value ignored.			
1	Hardware Encryption Enable			
	This bit also enables TME-MK; TME-MK cannot be enabled without enabling encryption hardware.			
2	Key Select			
	0: Create a new TME key (expected cold/warm boot).			
	1: Restore the TME key from storage (Expected when resume from standby).			
3	Save TME Key for Standby			
	Save key into storage to be used when resume from standby.			
	Note: This may not be supported in all processors.			
7:4	TME Policy/Encryption Algorithm			
	Only algorithms enumerated in IA32_TME_CAPABILITY are allowed.			
	For example:			
	0000 - AES-XTS-128.			
	0001 - AES-XTS-128 with integrit	ty.		
	0010 – AES-XTS-256.			
	Other values are invalid.			
30:8	Reserved.			

Desister		2 Architectural MSRs (Contd.)	o (Cormor MCD Nomo)
	Register Address: Hex, Decimal Architectural MSR Nar		
Bit Fields	MSR/Bit Description		Comment
31	TME Encryption Bypass Enable		
	When encryption hardware is enabled:		
	 Total Memory Encryption is enable key based on a hardware randouset to 0. Total Memory Encryption is byp KeyIDO) when this bit is set to 1 Software must inspect Hardware 6 encryption bypass Enable (bit 31) the enabled. 		
35:32	MK_TME_KEYID_BITS		
	Reserved if TME-MK is not enumerated, otherwise:		
	The number of key identifier bits to enumeration, this is an encoded va	o allocate to TME-MK usage. Similar to Ilue.	
	Writing a value greater than MK_TME_MAX_KEYID_BITS will result in #GP.		
	Writing a non-zero value to this field will #GP if bit 1 of EAX (Hardware Encryption Enable) is not also set to '1, as encryption hardware must be enabled to use TME-MK.		
	Example: To support 255 keys, this	s field would be set to a value of 8.	
47:36	Reserved.		
63:48	MK_TME_CRYPTO_ALGS		
	Reserved if TME-MK is not enumerated, otherwise:		
	Bit 48: AES-XTS 128.		
	Bit 49: AES-XTS 128 with integrity.		
	Bit 50: AES-XTS 256.		
	Bit 63:51: Reserved (#GP)		
	Bitmask for BIOS to set which encryption algorithms are allowed for TME-MK, would be later enforced by the key loading ISA ('1 = allowed).		
Register Address: 983H, 2435		IA32_TME_EXCLUDE_MASK	
Memory Encryption Exclude Mask			If CPUID.07H:ECX.[13] = 1
10:0	Reserved.		
11	Enable: When set to '1', then TME_EXCLUDE_BASE and TME_EXCLUDE_MASK are used to define an exclusion region for TME/TME-MK (for KeyID=0).		
Maxphyaddr-1:12	TMEEMASK: This field indicates the bits that must match TMEEBASE in order to qualify as a TME/TME-MK (for KeyID=0) exclusion memory range access.		
63:MAXPHYADDR	Reserved; must be zero.		
Register Address: 984H, 2436 IA32_TME_EXCLUDE_BASE			
Memory Encryption Exclude Base		IF CPUID.07H:ECX.[13] = 1	
11:0	Reserved.		
MAXPHYADDR-1:12	TMEEBASE: Base physical address to be excluded for TME/TME-MK (for KeyID=0) encryption.		
63:MAXPHYADDR	Reserved; must be zero.		

Table 2-2. IA-32 Architectural MSRs (Contd.) Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name)				
Bit Fields	MSR/Bit Description		Comment	
Register Address: 985H		IA32_UINTR_RR		
User Interrupt Request Register (R/W)			IF CPUID.07H.01H:EDX[13]=1	
63:0	UIRR			
03.0	Bitmap of requested user interrup	t vectors.		
Register Address: 986H		IA32_UINTR_HANDLER		
User Interrupt Handler			IF CPUID.07H.01H:EDX[13]=1	
63:0	UIHANDLER			
05.0	UIHANDLER User interrupt handler linear address.			
Register Address: 9871		IA32_UINTR_STACKADJUST		
User Interrupt Stack Ac	,		IF CPUID.07H.01H:EDX[13]=1	
0	LOAD_RSP			
2.1	· ·	User interrupt stack mode.		
2:1	Reserved.			
63:3	STACK_ADJUST			
	Stack adjust value.			
Register Address: 988		IA32_UINTR_MISC	-	
	Table Size and Notification Vector (F	₹/₩)	If CPUID.07H.01H:EDX[13]=1	
31:0	UITTSZ			
		The highest index of a valid entry in the user-interrupt target table. Valid entries are indices 0UITTSZ (inclusive).		
39:32	UINV			
	User-interrupt notification vector.			
63:40	Reserved.			
Register Address: 989H, 2441		IA32_UINTR_PD		
User Interrupt PID Add	ress (R/W)	•	If CPUID.07H.01H:EDX[13]=1	
5:0	Reserved.			
63:6	UPIDADDR			
	User-interrupt notification process address.			
Register Address: 98AH	1, 2442	IA32_UINTR_TT		
User-Interrupt Target 1			If CPUID.07H.01H:EDX[13]=1	
0	SENDUIPI_ENABLE			
	User-interrupt target table is valid.			
3:1	Reserved.			
63:4	UITTADDR			
	User-interrupt target table base linear address.			
Register Address: 990H, 2448		IA32_COPY_STATUS ⁵	·	
Status of Most Recent Platform to Local or Local to Platfor			If ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] = 1))	

D! !		2 Architectural MSRs (Contd.)	
Register Address: Hex, Decimal		Architectural MSR Nam	e (Former MSR Name) Comment
Bit Fields		MSR/Bit Description	
0		IWKEY_COPY_SUCCESSFUL Status of most recent copy to or from IWKeyBackup.	
63:1	Reserved.	топтикеураскар.	(CPUID.(07H,0).ECX[23] = 1))
Register Address: 99		IA32_IWKEYBACKUP_STATUS ⁵	
	KeyBackup Register (R/O)		If ((CPUID.19H:EBX[4] = 1) &&
			(CPUID.(07H,0).ECX[23] =1))
0	latest write of IWKeyBackup has b across S3/S4 sleep state. If S3/S4 IWKeyBackup write occurs and wh may not be recovered after S3/S4 (system wake up), this bit is cleare restored from persistent storage a IWKeyBackup (via IA32_COPY_PLATFOF IWKeyBackup (via IA32_COPY_LOC previous write has not yet set this Reserved. Backup Key Storage Read/Write En Updated prior to backup/restore v encountered while backing up or re	en this bit is set, then IWKeyBackup exit. During S3/S4 sleep state exit d. It is set again when IWKeyBackup is and thus available to be copied to RM_TO_LOCAL MSR. Another write to CAL_TO_PLATFORM MSR) may fail if a s bit.	IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] =1)) IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] =1)) IF ((CPUID.19H:EBX[4] = 1) &&
3	platform. This does not indicate th	Set after the previous backup operation has been consumed by the platform. This does not indicate that the system is ready for a second IWKeyBackup write as the previous IWKeyBackup write may still need to	
63:4	Reserved.		
Register Address: 9FBH, 2555 IA32_TME_CLEAR_SAVED_KEY			
IA32_TME_CLEAR_S	AVED_KEY (W/O)		
0	TME_CLEAR_SAVED_KEY Clear saved TME keys.		
63:1	Reserved.		
Register Address: C8	0H, 3200	IA32_DEBUG_INTERFACE	
Silicon Debug Featur	e Control (R/W)		If CPUID.01H:ECX.[11] = 1
0	Enable (R/W) BIOS set 1 to enable Silicon debug	Enable (R/W) BIOS set 1 to enable Silicon debug features. Default is 0.	
29:1	Reserved.		
30		Lock (R/W): If 1, locks any further change to the MSR. The lock bit is set automatically on the first SMI assertion even if not explicitly set by BIOS.	
31	Debug Occurred (R/O): This "sticky status of bit 0. Default is 0.	bit" is set by hardware to indicate the	If CPUID.01H:ECX.[11] = 1
63:32	Reserved.		
Register Address: C8	1H, 3201	IA32_L3_QOS_CFG	

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields** MSR/Bit Description Comment L3 QOS Configuration (R/W) If (CPUID.(EAX=10H, ECX=1):ECX.[2] = 1)0 Enable (R/W) Set 1 to enable L3 CAT masks and CLOS to operate in Code and Data Prioritization (CDP) mode. 63:1 Reserved. Attempts to write to reserved bits result in a #GP(0). Register Address: C82H, 3202 IA32 L2 QOS CFG L2 QOS Configuration (R/W) If (CPUID.(EAX=10H, ECX=2):ECX.[2] = 1) 0 Enable (R/W) Set 1 to enable L2 CAT masks and CLOS to operate in Code and Data Prioritization (CDP) mode. 63:1 Reserved. Attempts to write to reserved bits result in a #GP(0). Register Address: C83H, 3203 1A32 L3 10 00S CFG L3 I/O QOS Configuration (R/W) If (CPUID.(EAX=0FH, ECX=1):EAX.[10:9] = 1) This MSR is used to enable the I/O RDT features. 0 L3 I/O RDT Allocation Enable. L3 I/O RDT Monitoring Enable. 63:2 Reserved. Register Address: C8DH, 3213 IA32 OM EVTSEL Monitoring Event Select Register (R/W) If (CPUID.(EAX=07H, ECX=0:EBX.[12] = 1) 7:0 Event ID: ID of a supported monitoring event to report via IA32 QM CTR. 31:8 Reserved. N+31:32 N = Ceil (Log₂ (CPUID.(EAX= 0FH, Resource Monitoring ID: ID for monitoring hardware to report monitored data via IA32_QM_CTR. ECX=0H).EBX[31:0] +1)) 63:N+32 Reserved. Register Address: C8EH, 3214 IA32_QM_CTR Monitoring Counter Register (R/O) If (CPUID.(EAX=07H, ECX=0):EBX.[12] = 1) 61:0 Resource Monitored Data. 62 Unavailable: If 1, indicates data for this RMID is not available or not monitored for this resource or RMID. 63 Error: If 1, indicates an unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL. Register Address: C8FH, 3215 IA32_PQR_ASSOC If ((CPUID.(EAX=07H, Resource Association Register (R/W) ECX=0):EBX[12] =1) or (CPUID.(EAX=07H, ECX=0):EBX[15]=1))

Table 2-2. IA-32 Architectural MSRs (Contd.)

1

Register Address: Hex, DecimalArchitectural MSR Name (Former MSR Name)Bit FieldsMSR/Bit DescriptionComment31:NReserved.63:32CLOS (R/W): The class of service (CLOS) to enforce (on writes); returns the current CLOS when read.If (CPUID.(EAX=07H, ECX=0):EBX.[15] = 1)Register Address: C90H–D8FH, 3216–3471Reserved MSR Address Space for CAT Mask RegistersECX=0):EBX.[15] = 1)Register Address: C90H–D8FH, 3216–3471Reserved MSR Address Space for CAT Mask RegistersECX=0):EBX.[15] = 1)Register Address: C90H, 3216IA32_L3_MASK_0If (CPUID.(EAX=10H, ECX=0H):EBX.[1] = 0)31:0Capacity Bit Mask (R/W)If (CPUID.(EAX=10H, ECX=10H):EBX.[1] = 0)31:0Capacity Bit Mask (R/W)n = CPUID.(EAX=10H, ECX=11H):EDX.[15:0]31:0Capacity Bit Mask (R/W)n = CPUID.(EAX=10H, ECX=11H):EDX.[15:0]31:0Capacity Bit Mask (R/W)Sace Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology."Register Address: C90H+n, 3216+nIA32_L3_MASK_nL3 CAT Mask for COSn (R/W)n = CPUID.(EAX=10H, ECX=11H):EDX.[15:0]31:0Capacity Bit Mask (R/W)Sace Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology."Register Address: D10H–D4FH, 3344–3407Reserved MSR Address Space for L2 CAT Mask RegistersSee Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology."If (CPUID.(EAX=10H, ECX=0H):EBX.[2] I= 0)31:0Capacity Bit Mask (R/W)Sace Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology."Regi				
31.N Reserved. 63:32 CLOS (R/W): The class of service (CLOS) to enforce (on writes); returns the current CLOS when read. If (CPUID.(EAX=07H, ECX=0);EBX.[15] = 1) Register Address: C90H-D8FH, 3216-3471 Reserved MSR Address Space for CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: C90H, 3216 IA32_L3_MASK_0 L3 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H);EBX[1] != 0) If (CPUID.(EAX=10H, ECX=0H);EBX[1] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) IA32_L3_MASK_n n = CPUID.(EAX=10H, ECX=0H);EBX[1] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H-n 24FH, 3344-3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: D10H, 3344 IA32_L2_MASK_0 If (CPUID.(EAX=10H, ECX=0H);EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H);EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) IA32_L2_MASK_n L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H				. ,
63:32 CLOS (R/W): The class of service (CLOS) to enforce (on writes); returns the current CLOS when read. If (CPUID.(EAX=07H, ECX=0);EBX.[15] = 1) Register Address: C90H-D8FH, 3216-3471 Reserved MSR Address Space for CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." If (CPUID.(EAX=10H, ECX=0);EBX.[15] = 1) Register Address: C90H, 3216 IA32_L3_MASK_0 L3 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H);EBX[1] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) In = CPUID.(EAX=10H, ECX=0H);EBX[1] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=10H; ECX=1H); EDX[15:0] 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H-D4FH, 3344-3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." If (CPUID.(EAX=10H, ECX=0H); EDX[2] != 0) 31:0 Capacity Bit Mask (R/W) IA32_L2_MASK_0	Bit Fields	MSR/Bit	Description	Comment
the current CLOS when read. ECX=0):EBX.[15] = 1) Register Address: C90H—DBFH, 3216—3471 Reserved MSR Address Space for CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." If (CPUID.(EAX=10H, ECX=0H):EBX.[1] = 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX.[1] = 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX.[1] = 0) 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=1H):EDX.[1] = 0) 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=1H):EDX.[15:0] 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=1H):EDX.[15:0] 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=1H):EDX.[15:0] 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=1H):EDX.[15:0] 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=0H):EBX.[2] = 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX.[2] = 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX.[2] = 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX.[2] = 0) 31:0 Capacity Bit Mask (R/W) In a CPUID.(EAX=10H, ECX=0H):EBX.[2] = 0)	31:N	Reserved.		
See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: C90H, 3216 IA32_L3_MASK_0 L3 CAT Mask for COS0 (R/W) If (CPUID,(EAX=10H, ECX=0H):EBX[1]!= 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=10H, ECX=11H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=11H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H-D4FH, 3344-3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: D10H, 3344 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) IA32_L2_MASK_n IC2 CAT Mask for COSn (R/W)	63:32		LOS) to enforce (on writes); returns	
Register Address: C90H, 3216 IA32_L3_MASK_0 L3 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[1]!= 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=1H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H-D4FH, 3344-3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) IA32_L2_MASK_0 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) IA32_L2_MASK_n 63:32 Reserved. If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) In = CPUID.(EAX=10H, ECX=2H):EBX[15:0] 63:32 Reserved. IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) IA32_L2_MASK_n IC2 CAT Mask for COSn (R/W)	Register Address: C90ł	H—D8FH, 3216—3471	Reserved MSR Address Space for CA	T Mask Registers
L3 CAT Mask for COSO (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[1] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Register Address: C90H+n, 3216+n IA32_L3_MASK_n n = CPUID.(EAX=10H, ECX=1H):EDX[15:0] 13:0 Capacity Bit Mask (R/W) n = CPUID.(EAX=10H, ECX=1H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) ECX=1H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) ECX=1H):EDX[15:0] 63:32 Reserved. Image: Capacity Bit Mask (R/W) 63:32 Reserved. Image: Capacity Bit Mask (R/W	See Section 18.19.4.1,	"Enumeration and Detection Support	t of Cache Allocation Technology."	
31:0 Capacity Bit Mask (R/W) ECX=0H):EBX[1] I= 0) 63:32 Reserved. Image: Comparison of	Register Address: C90ł	Н, 3216	IA32_L3_MASK_0	
63:32 Reserved. Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=11H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H-D4FH, 3344-3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." If (CPUID.(EAX=10H, ECX=0H):EBX[2] I= 0) Register Address: D10H, 3344 IA32_L2_MASK_0 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] I= 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] I= 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] I= 0) 31:0 Capacity Bit Mask (R/W) Image: Complexity Bit Mask (R/W) Image: Complexity Bit Mask (R/W) 63:32 Reserved. Image: Complexity Bit Mask (R/W) Image: Complexit	L3 CAT Mask for COSO (R/W)			
Register Address: C90H+n, 3216+n IA32_L3_MASK_n L3 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=1H):EDX[15:0] 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H—D4FH, 3344—3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." If (CPUID.(EAX=10H, ECX=0H):EBX[2] = 0) L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] = 0) 31:0 Capacity Bit Mask (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] = 0) 31:0 Capacity Bit Mask (R/W) If CPUID.(EAX=10H, ECX=0H):EBX[2] = 0) 31:0 Capacity Bit Mask (R/W) In = CPUID.(EAX=10H, ECX=2H):EDX[15:0] Cat Mask for COSn (R/W) IA32_L2_MASK_n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) In = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	31:0	Capacity Bit Mask (R/W)		
L3 CAT Mask for COSn (R/W) 31:0 Gapacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H—D4FH, 3344—3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: D10H, 3344 L2 CAT Mask for COS0 (R/W) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H+n, 3344+n L2 CAT Mask for COSn (R/W) Register Address: D10H+n, 344+n L2 CAT Mask for COSn (R/W) Register Address: D10H+n, 344+n Register Address: D10H+n Register Address:	63:32	Reserved.		
31:0 Capacity Bit Mask (R/W) ECX=1H):EDX[15:0] 33:0 Reserved. ECX=1H):EDX[15:0] 63:32 Reserved. Image: Comparison of Comp	Register Address: C90ł	H+n, 3216+n	IA32_L3_MASK_n	
63:32 Reserved. Register Address: D10H—D4FH, 3344—3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: D10H, 3344 IA32_L2_MASK_0 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) IA32_L2_MASK_n	L3 CAT Mask for COSn	(R/W)		
Register Address: D10H—D4FH, 3344—3407 Reserved MSR Address Space for L2 CAT Mask Registers See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." IA32_L2_MASK_0 Register Address: D10H, 3344 IA32_L2_MASK_0 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2]!= 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) In = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	31:0	Capacity Bit Mask (R/W)		
See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology." Register Address: D10H, 3344 IA32_L2_MASK_0 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) In = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	63:32	Reserved.		
Register Address: D10H, 3344 IA32_L2_MASK_0 L2 CAT Mask for COS0 (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) 63:32 Reserved. Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	Register Address: D10	H—D4FH, 3344—3407	Reserved MSR Address Space for L2	CAT Mask Registers
L2 CAT Mask for COSO (R/W) If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) Image: Comparison of the comparison of	See Section 18.19.4.1,	"Enumeration and Detection Support	t of Cache Allocation Technology."	
31:0 Capacity Bit Mask (R/W) ECX=0H):EBX[2] != 0) 31:0 Capacity Bit Mask (R/W) Image: Comparison of the	Register Address: D10	H, 3344	IA32_L2_MASK_0	
63:32 Reserved. Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	L2 CAT Mask for COSO (R/W)			
Register Address: D10H+n, 3344+n IA32_L2_MASK_n L2 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	31:0	Capacity Bit Mask (R/W)		
L2 CAT Mask for COSn (R/W) n = CPUID.(EAX=10H, ECX=2H):EDX[15:0]	63:32	Reserved.		
ECX=2H):EDX[15:0]	Register Address: D10	H+n, 3344+n	IA32_L2_MASK_n	•
	L2 CAT Mask for COSn	(R/W)		
31:0 Capacity Bit Mask (R/W)	31:0	Capacity Bit Mask (R/W)		
63:32 Reserved.	63:32	Reserved.		
Register Address: D90H, 3472 IA32_BNDCFGS	Register Address: D90	H, 3472	IA32_BNDCFGS	·
Supervisor State of MPX Configuration (R/W) If (CPUID.(EAX=07H, ECX=0H):EBX[14] = 1)				
0 EN: Enable Intel MPX in supervisor mode.	0	EN: Enable Intel MPX in supervisor	mode.	
BNDPRESERVE: Preserve the bounds registers for near branch instructions in the absence of the BND prefix.	1	BNDPRESERVE: Preserve the bounds registers for near branch		
11:2 Reserved, must be zero.	11:2	Reserved, must be zero.		
63:12 Base Address of Bound Directory.	63:12	Base Address of Bound Directory.		
Register Address: D91H, 3473 IA32_COPY_LOCAL_TO_PLATFORM ⁵	Register Address: D91	Н, 3473	IA32_COPY_LOCAL_TO_PLATFORM ⁵	
Copy Local State to Platform State (W) IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))	Copy Local State to Pla	itform State (W)		

Register Address: Hex, Decimal Architectural MSR Nam		e (Former MSR Name)	
Bit Fields	Fields MSR/Bit Description		Comment
0	IWKeyBackup Copy IWKey to IWKeyBackup.		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))
63:1	Reserved.		
Register Address: DS	92H, 3474	IA32_COPY_PLATFORM_TO_LOCAL ⁵	
Copy Platform State	to Local State (W)		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))
0	IWKeyBackup Copy IWKeyBackup to IWKey.		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))
63:1	Reserved.		
Register Address: DS	93H, 3475	IA32_PASID	
Process Address Spa	ce Identifier. (R/W)		
19:0	Process address space identifier (currently running software thread	PASID). Specifies the PASID of the J.	
30:20	Reserved.	Reserved.	
31	Valid. Execution of ENQCMD causes a #GP if this bit is clear.		
63:32	Reserved.		
Register Address: DA	AOH, 3488	IA32_XSS	
Extended Supervisor	State Mask (R/W)		If(CPUID.(ODH, 1):EAX.[3] = 1
7:0	Reserved.		
8	PT State (R/W)		
9	Reserved.		
10	PASID State (R/W)		
11	CET_U State (R/W)		
12	CET_S State (R/W)		
13	HDC State (R/W)		
14	UINTR State (R/W)		
15	LBR State (R/W)		
16	HWP State (R/W)		
63:17	Reserved.		
Register Address: DE	30H, 3504	IA32_PKG_HDC_CTL	
Package Level Enable	e/Disable HDC (R/W)		If CPUID.06H:EAX.[13] = 1
0	HDC_Pkg_Enable (R/W)		If CPUID.06H:EAX.[13] = 1
	Force HDC idling or wake up HDC-idled logical processors in the package. See Section 15.5.2, "Package level Enabling HDC."		
63:1	Reserved.		
Register Address: DE	31H, 3505	IA32_PM_CTL1	
Enable/Disable the H	DC Thread Level Activity (R/W)		If CPUID.06H:EAX.[13] = 1

	Table 2-2. IA-32 Arc	chitectural MSRs (Contd.)	
Register Address: Hex, Decimal Architectural MSR Nat			e (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
0	SDC_ALLOWED (R/W) Set this bit to allow this thread to be forced into HDC idle state. Clearing this bit blocks HDC-enter (HW) request. Default value: 1. See Section 15.5.3.		If CPUID.06H:EAX.[13] = 1
63:1	Reserved.		
Register Address: DB2	2H, 3506 IA3	2_THREAD_STALL	
Per-Logical_Processo	_ID HDC Idle Residency (R/O)		If CPUID.06H:EAX.[13] = 1
63:0	Stall_Cycle_Cnt (R/W) Stalled cycles due to HDC forced idle on Section 15.5.4.1.	this logical processor. See	If CPUID.06H:EAX.[13] = 1
Register Address: 120	0H—121FH, 4608—4639 IA3	2_LBR_x_INFO	
	try X Info Register (R/W) write IA32_LBR_x_INFO such that $x \ge IA$	32_lbr_depth.depth will #gp.	
15:0	CYC_CNT The elapsed CPU cycles (saturating) since the last LBR was recorded. See Section 18.1.3.3.		Reset Value: 0
55:16	Undefined, may be zero or non-zero. Writes of non- zero values do not fault, but reads may return a different value.		Reset Value: 0
59:56	BR_TYPE The branch type recorded by this LBR. Encodings: 0000B: COND 0001B: JMP Indirect 0010B: JMP Direct 0011B: CALL Indirect 0100B: CALL Direct 0100B: CALL Direct 0101B: RET 011xB: Reserved 1xxxB: Other Branch		Reset Value: 0
60	CYC_CNT_VALID CYC_CNT value is valid. See Section 19.	1.3.3.	Reset Value: 0
61	TSX_ABORT This LBR record is a TSX abort. On processors that do not support Intel TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined.		Reset Value: 0
62	IN_TSX This LBR record records a branch that r On processors that do not support Intel 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0	TSX (CPUID.07H.EBX.HLE[bit	Reset Value: 0
63	MISPRED The recorded branch direction (conditio branch) was mispredicted.	nal branch) or target (indirect	Reset Value: 0
Register Address: 140	IA3	2_MCU_CONTROL	

Register	r Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	Bit Fields MSR/Bit Description		Comment
MCU Control (R/W) Controls the behavio	r of the Microcode Update Trigger MSF	R, IA32_BIOS_UPDT_TRIG.	If CPUID.07H.0H:EDX[29]=1 && MSR.IA32_ARCH_CAPABILITIES.M CU_CONTROL=1
0	LOCK		
	Once set, further writes to this MS during SMM if EN_SMM_BYPASS (b	R will cause a #GP(0) fault. Bypassed it 2) is set.	
1	DIS_MCU_LOAD		
	If this bit is set on a given logical p attempts to load a microcode upda silently dropped (WRMSR 0x79 has	te by that logical processor will be	
2	EN_SMM_BYPASS		
	If set, then writes to IA32_MCU_CO regardless of the LOCK bit. This en Bypass functionality.		
63:3	Reserved.		
Register Address: 14	CEH, 5326	IA32_LBR_CTL	
Last Branch Record &	nabling and Configuration Register (R	/W)	
0	LBREn		Reset Value: 0
	When set, enables LBR recording.		
1	OS When set, allows LBR recording wh	nen CPL == 0.	Reset Value: 0
2	USR		Reset Value: 0
	When set, allows LBR recording wh	nen CPL != 0.	
3	CALL_STACK		Reset Value: 0
	When set, records branches in call-	stack mode. See Section 19.1.2.4.	
15:4	Reserved.		Reset Value: 0
16	COND		
	When set, records taken conditiona	al branches. See Section 19.1.2.3.	
17	NEAR_REL_JMP		
	When set, records near relative JM	Ps. See Section 19.1.2.3.	
18	NEAR_IND_JMP		
	When set, records near indirect JMI	Ps. See Section 19.1.2.3.	
19	NEAR_REL_CALL		
	When set, records near relative CA	LLs. See Section 19.1.2.3.	
20	NEAR_IND_CALL		
	When set, records near indirect CA	LLs. See Section 19.1.2.3.	
21	NEAR_RET		
	When set, records near RETs. See S	Section 19.1.2.3.	
22	OTHER_BRANCH		
	When set, records other branches.	See Section 19.1.2.3.	
63:23	Reserved.		

	Table 2-2. IA-3	2 Architectural MSRs (Contd.)	
Register Address: Hex, Decimal		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
Register Address: 140	FH, 5327	IA32_LBR_DEPTH	-
Last Branch Record Ma	eximum Stack Depth Register (R/W)		
N:0	indicated by the bitmap in CPUID.(E	he number of LBRs to be used for recording. Supported values are ndicated by the bitmap in CPUID.(EAX=01CH,ECX=0):EAX[7:0]. The reset alue will match the maximum supported by the CPU. Writes of	
63:N+1	Reserved.		Reset Value: 0
Register Address: 150	0H—151FH, 5376—5407	IA32_LBR_x_FROM_IP	
	FROM_IP	hat $x \ge IA32_LBR_DEPTH.DEPTH$ will nch or event, in canonical form. Writes ignored.	Reset Value: 0
Register Address: 160	0H—161FH, 5632—5663	IA32_LBR_x_TO_IP	
Last Branch Record En	try X Destination IP Register (R/W)		
An attempt to read or write IA32_LBR_x_TO_IP such that $x \ge IA32_LBR_DEPTH.DEPTH$ will #GP.			
63:0	TO_IP The destination IP of the recorded Writes to bits above MAXLINADDR	l branch or event, in canonical form. R-1 are ignored.	Reset Value: 0
Register Address: 17D	0H, 6096	IA32_HW_FEEDBACK_PTR	
Hardware Feedback In	terface Pointer		If CPUID.06H:EAX.[19] = 1
0	Valid (R/W) When set to 1, indicates a valid po field of the MSR.	inter is programmed into the ADDR	
11:1	Reserved.		
(Maxphyaddr-1):12	ADDR (R/W) Physical address of the page frame of the first page of the hardware feedback interface structure.		
63:MAXPHYADDR	Reserved.		
Register Address: 17D	1H, 6097	IA32_HW_FEEDBACK_CONFIG	
Hardware Feedback In	terface Configuration		If CPUID.06H:EAX.[19] = 1
0	Enable (R/W) When set to 1, enables the hardwa	are feedback interface.	
63:1	Reserved.		
63:1 Register Address: 17D		IA32_THREAD_FEEDBACK_CHAR	
	2H, 6098	IA32_THREAD_FEEDBACK_CHAR	If CPUID.06H:EAX.[23] = 1
Register Address: 17D	2H, 6098 acteristics (R/O)	IA32_THREAD_FEEDBACK_CHAR	If CPUID.06H:EAX.[23] = 1

		2 Architectural MSRs (Contd.)	
Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
63	Valid bit. When set to 1 the OS Scheduler can use the Class ID (in bits 7:0) for its scheduling decisions.		
	If this bit is 0, the Class ID field sho the OS uses the last known Class I scheduling decisions.	uld be ignored. It is recommended that D of the software thread for its	
Register Address: 17D	4H, 6100	IA32_HW_FEEDBACK_THREAD_CONF	FIG
Hardware Feedback Th	read Configuration (R/W)		
0	Enables Intel Thread Director. Whe Thread Director is enabled. Defaul	n set to 1, logical processor scope Intel t is 0 (disabled).	
63:1	Reserved.		
Register Address: 17D	AH, 6106	IA32_HRESET_ENABLE	
History Reset Enable (I	R/W)		
0	Enable reset of the Intel Thread Di	irector history.	
31:1	Reserved for other capabilities that instruction.	at can be reset by the HRESET	
63:32	Reserved.		
Register Address: 1B0	1H, 6913	IA32_UARCH_MISC_CTL	
	IA32_UARCH_MISC_CTL		If IA32_ARCH_CAPABILITIES[12]=1
0	Data Operand Independent Timing Mode (DOITM).		If IA32_ARCH_CAPABILITIES[12]=1
63:1	Reserved.		
Register Address: 400	0_0000H—4000_00FFH	Reserved MSR Address Space	
All existing and future	processors will not implement MSRs	in this range.	
Register Address: COO	D_0080H	IA32_EFER	
Extended Feature Ena	bles		If (CPUID.80000001H:EDX.[20] CPUID.80000001H:EDX.[29])
0	SYSCALL Enable: IA32_EFER.SCE (I Enables SYSCALL/SYSRET instruct	,	
7:1	Reserved.		
8	IA-32e Mode Enable: IA32_EFER.LI	ME (R/W)	
9	Enables IA-32e mode operation. Reserved.		
10	Reserved. IA-32e Mode Active: IA32_EFER.LMA (R)		
	IA-32e Mode Active: IA32_EFER.LMA (R) Indicates IA-32e mode is active when set.		
11	Execute Disable Bit Enable: IA32_6	EFER.NXE (R/W)	
63:12			
Register Address: COO	D_0081H	IA32_STAR	
System Call Target Add			If CPUID.80000001:EDX.[29] = 1
Register Address: COO	0082H	IA32_LSTAR	·

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
IA-32e Mode System C	all Target Address (R/W)		If CPUID.80000001:EDX.[29] = 1
Target RIP for the calle	ed procedure when SYSCALL is exec	uted in 64-bit mode.	
Register Address: COO	D_0083H	IA32_CSTAR	
IA-32e Mode System C	all Target Address (R/W)	·	If CPUID.80000001:EDX.[29] = 1
Not used, as the SYSCA	ALL instruction is not recognized in c	compatibility mode.	
Register Address: COO	D_0084H	IA32_FMASK	
System Call Flag Mask ((R/W)	·	If CPUID.80000001:EDX.[29] = 1
Register Address: COO	D_0100H	IA32_FS_BASE	
Map of BASE Address of	of FS (R/W)		If CPUID.80000001:EDX.[29] = 1
Register Address: COO	D_0101H	IA32_GS_BASE	
Map of BASE Address of	of GS (R/W)	•	If CPUID.80000001:EDX.[29] = 1
Register Address: COO	D_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE A	Address of GS (R/W)		If CPUID.80000001:EDX.[29] = 1
Register Address: COO	D_0103H	IA32_TSC_AUX	
Auxiliary TSC (R/W)			If CPUID.80000001H: EDX[27] = 1 or CPUID.(EAX=7,ECX=0):ECX[bit 22] = 1
31:0	AUX: Auxiliary signature of TSC.		
63:32	Reserved.		

NOTES:

1. Some older processors may have supported this MSR as model-specific and do not enumerate it with CPUID.

2. In processors based on Intel NetBurst[®] microarchitecture, MSR addresses 180H-197H are supported, software must treat them as model-specific. Starting with Intel Core Duo processors, MSR addresses 180H-185H, 188H-197H are reserved.

3. The *_ADDR MSRs may or may not be present; this depends on flag settings in IA32_MCi_STATUS. See Section 16.3.2.3 and Section 16.3.2.4 for more information.

4. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].

5. Further details on Key Locker and usage of this MSR can be found here:

https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html.

2.2 MSRS IN THE INTEL[®] CORE[™] 2 PROCESSOR FAMILY

Table 2-3 lists model-specific registers (MSRs) for the Intel Core 2 processor family and for Intel Xeon processors based on Intel Core microarchitecture, architectural MSR addresses are also included in Table 2-3. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_0FH, see Table 2-1.

MSRs listed in Table 2-2 and Table 2-3 are also supported by processors based on the Enhanced Intel Core microarchitecture. Processors based on the Enhanced Intel Core microarchitecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_17H. The column "Shared/Unique" applies to multi-core processors based on Intel Core microarchitecture. "Unique" means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. "Shared" means the MSR or the bit field in an MSR address governs the operation of both processor cores.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium P	rocessors."	Unique
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium P	rocessors."	Unique
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait A	ddress Range Determination," and Table 2-2.	Unique
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Coun	ter," and Table 2-2.	Unique
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Shared
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Shared
7:0	Reserved.	
12:8	Maximum Qualified Ratio (R)	
	The maximum allowed bus ratio.	
49:13	Reserved.	
52:50	See Table 2-2.	
63:53	Reserved.	
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 11.4.4, "Local APIC Status	and Location," and Table 2-2.	Unique
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configurati		Shared
Enables and disables processor featur	es; (R) indicates current processor configuration.	
0	Reserved.	
1	Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Note: Not all processors implement R/W.	
2	Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled.	
2	Note: Not all processor implements R/W.	
3	MCERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Note: Not all processors implement R/W.	

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
4	Address Parity Enable (R/W)	
	1 = Enabled; 0 = Disabled.	
	Note: Not all processors implement R/W.	
5	Reserved.	
6	Reserved.	
7	BINIT# Driver Enable (R/W)	
	1 = Enabled; 0 = Disabled.	
	Note: Not all processors implement R/W.	
8	Output Tri-state Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
9	Execute BIST (R/O)	
	1 = Enabled; 0 = Disabled.	
10	MCERR# Observation Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
11	Intel TXT Capable Chipset. (R/O)	
	1 = Present; 0 = Not Present.	
12	BINIT# Observation Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
13	Reserved.	
14	1 MByte Power on Reset Vector (R/O)	
	1 = 1 MByte; 0 = 4 GBytes.	
15	Reserved.	
17:16	APIC Cluster ID (R/O)	
18	N/2 Non-Integer Bus Ratio (R/O)	
	0 = Integer ratio; 1 = Non-integer ratio.	
19	Reserved.	
21:20	Symmetric Arbitration ID (R/O)	
26:22	Integer Bus Frequency Ratio (R/O)	
Register Address: 3AH, 58	MSR_FEATURE_CONTROL	•
Control Features in Intel 64 Processo	r (R/W)	Unique
See Table 2-2.	· ·	
3	SMRR Enable (R/WL)	Unique
	When this bit is set and the lock bit is set, this makes the SMRR_PHYS_BASE and SMRR_PHYS_MASK registers read visible and writeable while in SMM.	
Register Address: 40H, 64	MSR_LASTBRANCH_O_FROM_IP	

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

	s in Processors Based on Intel® Core™ Microarchitecture (Contd.)	
Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Last Branch Record 0 From IP (R/W)		Unique
One of four pairs of last branch record contains pointers to the source instruct	registers on the last branch record stack. The From_IP part of the stack ction. See also:	
 Last Branch Record Stack TOS at 10 Section 18.5. 	С9Н.	
Register Address: 41H, 65	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)	•	Unique
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 42H, 66	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 43H, 67	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 60H, 96	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record 0 To IP (R/W)	•	Unique
One of four pairs of last branch record pointers to the destination instruction	registers on the last branch record stack. This To_IP part of the stack contains .	
Register Address: 61H, 97	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 62H, 98	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 63H, 99	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Unique
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Unique
See Table 2-2.		
Register Address: A0H, 160	MSR_SMRR_PHYSBASE	
System Management Mode Base Addr	ess register (WO in SMM)	Unique
Model-specific implementation of SMR	R-like interface, read visible and write only in SMM.	
11:0	Reserved.	
11.0		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
63:32	Reserved.	
Register Address: A1H, 161	MSR_SMRR_PHYSMASK	
System Management Mode Physical A	Address Mask register (WO in SMM)	Unique
Model-specific implementation of SMF	R-like interface, read visible and write only in SMM.	
10:0	Reserved.	
11	Valid: Physical address base and range mask are valid.	
31:12	PhysMask: SMRR physical address range mask.	
63:32	Reserved.	
Register Address: C1H, 193	IA32_PMCO	
Performance Counter Register See Table 2-2.		Unique
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register See Table 2-2.		Unique
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Shared
This field indicates the intended scala	ble bus clock speed for processors based on Intel Core microarchitecture.	
2:0	 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 010B: 200 MHz (FSB 800) 000B: 267 MHz (FSB 1067) 100B: 333 MHz (FSB 1333) 	
	133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B.	
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.	
	266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B.	
	333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B.	
63:3	Reserved.	
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O) This field indicates the intended scala microarchitecture.	ble bus clock speed for processors based on Enhanced Intel Core	Shared

Register Address: Hex, Decimal	er Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
2:0	 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 010B: 200 MHz (FSB 800) 000B: 267 MHz (FSB 1067) 100B: 333 MHz (FSB 1333) 110B: 400 MHz (FSB 1600) 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B. 266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B. 	
	333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 111B.	
63:3	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clo	ck Count (R/W)	Unique
See Table 2-2.		
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock C See Table 2-2.	Count (R/W)	Unique
Register Address: FEH, 254	IA32_MTRRCAP	
See Table 2-2.		Unique
11	SMRR Capability Using MSR 0A0H and 0A1H (R)	Unique
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Unique
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.		Unique
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.	l.	Unique
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.		Unique
Register Address: 17AH, 378	IA32_MCG_STATUS	·
Global Machine Check Status		Unique
0	RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address: Hex, Decimal	I Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
1	EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Unique
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Unique
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.	•	Shared
Register Address: 198H, 408	MSR_PERF_STATUS	
Current performance status. See Sect	ion 15.1.1, "Software Interface For Initiating Performance State Transitions."	Shared
15:0	Current Performance State Value	
30:16	Reserved.	
31	XE Operation (R/O). If set, XE operation is enabled. Default is cleared.	
39:32	Reserved.	
44:40	Maximum Bus Ratio (R/O) Indicates maximum bus ratio configured for the processor.	
45	Reserved.	
46	Non-Integer Bus Ratio (R/O) Indicates non-integer bus ratio is enabled. Applies processors based on Enhanced Intel Core microarchitecture.	
63:47	Reserved.	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Unique
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W) See Table 2-2.	originally named IA32_THERM_CONTROL MSR.	Unique

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique	
Thermal Interrupt Control (R/W) See Table 2-2.		Unique	
Register Address: 19CH, 412	IA32_THERM_STATUS		
Thermal Monitor Status (R/W) See Table 2-2.		Unique	
Register Address: 19DH, 413	MSR_THERM2_CTL		
Thermal Monitor 2 Control		Unique	
15:0	Reserved.		
16	 TM_SELECT (R/W) Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle). 1 = Thermal Monitor 2 (thermally-initiated frequency transitions). If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled. 		
63:16	Reserved.		
Register Address: 1A0H, 416	IA32_MISC_ENABLE		
Enable Misc. Processor Features (R/w Allows a variety of processor function 0			
2:1	Reserved.		
3	Automatic Thermal Control Circuit Enable (R/W) See Table 2-2.	Unique	
6:4	Reserved.		
7	Performance Monitoring Available (R) See Table 2-2.	Shared	
8	Reserved.		
9	Hardware Prefetcher Disable (R/W) When set, disables the hardware prefetcher operation on streams of data. When clear (default), enables the prefetch queue. Disabling of the hardware prefetcher may impact processor performance.		
10	 FERR# Multiplexing Enable (R/W) 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage. 	Shared	
11	Branch Trace Storage Unavailable (R/O)	Shared	

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique	
12	Processor Event Based Sampling Unavailable (R/O) See Table 2-2.	Shared	
13	TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.	Shared	
	When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state.		
	The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location.		
	The processor is operating out of specification if both this bit and the TM1 bit are set to 0.		
15:14	Reserved.		
16	Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2.	Shared	
18	ENABLE MONITOR FSM (R/W) See Table 2-2.	Shared	
19	Adjacent Cache Line Prefetch Disable (R/W) When set to 1, the processor fetches the cache line that contains data currently required by the processor. When set to 0, the processor fetches cache lines that comprise a cache line pair (128 bytes). Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing. BIOS may contain a setup option that controls the setting of this bit.	Shared	
20	 Enhanced Intel SpeedStep Technology Select Lock (R/WO) When set, this bit causes the following bits to become read-only: Enhanced Intel SpeedStep Technology Select Lock (this bit). Enhanced Intel SpeedStep Technology Enable bit. The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset. 	Shared	
21	Reserved.		
22	Limit CPUID Maxval (R/W) See Table 2-2.	Shared	
23	xTPR Message Disable (R/W) See Table 2-2.	Shared	
33:24	Reserved.		

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
34	XD Bit Disable (R/W)	Unique
	When set to 1, the Execute Disable Bit feature (XD Bit) is disabled and the XD Bit extended feature flag will be clear (CPUID.80000001H: EDX[20]=0).	
	When set to a 0 (default), the Execute Disable Bit feature (if available) allows the OS to enable PAE paging and take advantage of data only pages.	
	BIOS must not alter the contents of this bit location if XD bit is not supported. Writing this bit to 1 when the XD Bit extended feature flag is set to 0 may generate a #GP exception.	
36:35	Reserved.	
37	DCU Prefetcher Disable (R/W)	Unique
	When set to 1, the DCU L1 data cache prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature.	
	The DCU prefetcher is an L1 data cache prefetcher. When the DCU prefetcher detects multiple loads from the same line done within a time limit, the DCU prefetcher assumes the next line will be required. The next line is prefetched in to the L1 data cache from memory or L2.	
38	IDA Disable (R/W)	Shared
	When set to 1 on processors that support IDA, the Intel Dynamic Acceleration feature (IDA) is disabled and the IDA_Enable feature flag will be cleared (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of IDA is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of IDA. If the power-on default value is 1, IDA is available in the processor. If the power-on default value is 0, IDA is not available.	
39	IP Prefetcher Disable (R/W)	Unique
	When set to 1, the IP prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature.	
	The IP prefetcher is an L1 data cache prefetcher. The IP prefetcher looks for sequential load history to determine whether to prefetch the next expected data into the L1 cache from memory or L2.	
63:40	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)		Unique
	s to the MSR containing the most recent branch record.	
See MSR_LASTBRANCH_0_FROM_IP (at 40H).	
Register Address: 1D9H, 473	IA32_DEBUGCTL	-
Debug Control (R/W) See Table 2-2.		Unique
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
Last Exception Record From Linear IP		Unique
Contains a pointer to the last branch i generated or the last interrupt that w	nstruction that the processor executed prior to the last exception that was as handled.	
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record To Linear IP (R This area contains a pointer to the tar exception that was generated or the	get of the last branch instruction that the processor executed prior to the last	Unique
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Unique
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Unique
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.		Unique
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.	•	Unique
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Unique
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.	•	Unique
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.		Unique
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.	•	Unique
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.	•	Unique
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.	•	Unique
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Unique
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.		Unique
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.		Unique
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Unique
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	

Table 2-3. MSRs in Processors Based on Intel® Core® Microarchitecture (Contd.)Register Address: Hex, DecimalRegister Name		- ()
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Table 2-2.	1	Unique
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.	•	Unique
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.	•	Unique
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.	•	Unique
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.		Unique
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.		Unique
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.	·	Unique
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Unique
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Unique
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	·	Unique
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Unique
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Unique
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.	·	Unique
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Unique
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)		Unique
See Table 2-2.		
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter	Register 0 (R/W)	Unique
See Table 2-2.		
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter	Register 1 (R/W)	Unique
See Table 2-2.		

Register Address: Hex, Decimal	nal Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter	Register 2 (R/W)	Unique
See Table 2-2.		
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 18.4.1, "IA	.32_DEBUGCTL MSR."	Unique
Register Address: 345H, 837	MSR_PERF_CAPABILITIES	
R/O. This applies to processors that d	o not support architectural perfmon version 2.	Unique
5:0	LBR Format. See Table 2-2.	
6	PEBS Record Format.	
7	PEBSSaveArchRegs. See Table 2-2.	
63:8	Reserved.	
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Regis	ter (R/W)	Unique
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 20.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 38EH, 910	MSR_PERF_GLOBAL_STATUS	
See Section 20.6.2.2, "Global Counter	Control Facilities."	Unique
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2. See Section 20.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 38FH, 911	MSR_PERF_GLOBAL_CTRL	
See Section 20.6.2.2, "Global Counter	Control Facilities."	Unique
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2. See Section 20.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 390H, 912	MSR_PERF_GLOBAL_OVF_CTRL	
See Section 20.6.2.2, "Global Counter	Control Facilities."	Unique
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Table 2-2. See Section 20.6.2.4, "	Processor Event Based Sampling (PEBS)."	Unique
0	Enable PEBS on IA32_PMCO. (R/W)	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Unique
Register Address: 401H, 1025	IA32_MC0_STATUS	
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS."	Unique
Register Address: 402H, 1026	IA32_MC0_ADDR	

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Table 2-3. MSR	s in Processors Based on Intel® Core™ Microarchitecture (Contd.)	
Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Section 16.3.2.3, "IA32_MCi_ADDF	R MSRs."	Unique
The IA32_MC0_ADDR register is eithe IA32_MC0_STATUS register is clear.	r not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL N	MSRs."	Unique
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	Unique
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDF	MSRs."	Unique
The IA32_MC1_ADDR register is eithe IA32_MC1_STATUS register is clear.	r not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL I	MSRs."	Unique
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	Unique
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDF	MSRs."	Unique
The IA32_MC2_ADDR register is eithe IA32_MC2_STATUS register is clear.	r not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 40CH, 1036	IA32_MC4_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL N	MSRs."	Unique
Register Address: 40DH, 1037	IA32_MC4_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	Unique
Register Address: 40EH, 1038	IA32_MC4_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDF	R MSRs."	Unique
The MSR_MC4_ADDR register is either MSR_MC4_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 410H, 1040	IA32_MC3_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL I	MSRs."	
Register Address: 411H, 1041	IA32_MC3_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	
Register Address: 412H, 1042	IA32_MC3_ADDR	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Section 16.3.2.3, "IA32_MCi_ADDF	MSRs."	Unique
The MSR_MC3_ADDR register is either MSR_MC3_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processo	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 413H, 1043	IA32_MC3_MISC	
Machine Check Error Reporting Register MISCV flag in the IA32_MCi_STATUS re	er: Contains additional information describing the machine-check error if the egister is set.	Unique
Register Address: 414H, 1044	IA32_MC5_CTL	
Machine Check Error Reporting Registe (or group of hardware units).	er: Controls signaling of #MC for errors produced by a particular hardware unit	Unique
Register Address: 415H, 1045	IA32_MC5_STATUS	
	r: Contains information related to a machine-check error if its VAL (valid) flag is g IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them	Unique
Register Address: 416H, 1046	IA32_MC5_ADDR	
	r: Contains the address of the code or data memory location that produced the in the IA32_MCi_STATUS register is set.	Unique
Register Address: 417H, 1047	IA32_MC5_MISC	
Machine Check Error Reporting Registe MISCV flag in the IA32_MCi_STATUS re	er: Contains additional information describing the machine-check error if the egister is set.	Unique
Register Address: 419H, 1045	IA32_MC6_STATUS	
Applies to Intel Xeon processor 7400 s "IA32_MCi_STATUS MSRS," and Chapte	series (processor signature 06_1D) only. See Section 16.3.2.2, er 24.	Unique
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capal	pilities (R/O)	Unique
See Table 2-2. See Appendix A.1, "Basi	c VMX Information."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-Ba		Unique
See Table 2-2. See Appendix A.3, "VM-		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
	ry Processor-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Cont		
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	11.1
Capability Reporting Register of VM-E> See Table 2-2. See Appendix A.4, "VM-		Unique
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-Er	ntry Controls (R/O)	Unique
See Table 2-2. See Appendix A.5, "VM-	Entry Controls."	
Register Address: 485H, 1157	IA32_VMX_MISC	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Reporting Register of Miscellaneous	/MX Capabilities (R/O)	Unique
See Table 2-2. See Appendix A.6, "Mi	scellaneous Data."	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CR0	Bits Fixed to 0 (R/O)	Unique
See Table 2-2. See Appendix A.7, "VN	IX-Fixed Bits in CRO."	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CR0	Bits Fixed to 1 (R/O)	Unique
See Table 2-2. See Appendix A.7, "VN	IX-Fixed Bits in CRO."	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4	Bits Fixed to 0 (R/O)	Unique
See Table 2-2. See Appendix A.8, "VN	IX-Fixed Bits in CR4."	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4	Bits Fixed to 1 (R/O)	Unique
See Table 2-2. See Appendix A.8, "VN	IX-Fixed Bits in CR4."	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMC		Unique
See Table 2-2. See Appendix A.9, "VN	ICS Enumeration."	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
	ndary Processor-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Cor	ntrols."	
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W)		Unique
See Table 2-2. See Section 20.6.3.4,	'Debug Store (DS) Mechanism."	
Register Address: 107CCH, 67532	MSR_EMON_L3_CTR_CTL0	
GBUSQ Event Control/Counter Regist	er (R/W)	Unique
Applies to Intel Xeon processor 7400	series (processor signature 06_1D) only. See Section 18.2.2.	
Register Address: 107CDH, 67533	MSR_EMON_L3_CTR_CTL1	
GBUSQ Event Control/Counter Regist	er (R/W)	Unique
Applies to Intel Xeon processor 7400	series (processor signature 06_1D) only. See Section 18.2.2.	
Register Address: 107CEH, 67534	MSR_EMON_L3_CTR_CTL2	
GSNPQ Event Control/Counter Regist		Unique
Applies to Intel Xeon processor 7400	series (processor signature 06_1D) only. See Section 18.2.2.	
Register Address: 107CFH, 67535	MSR_EMON_L3_CTR_CTL3	
GSNPQ Event Control/Counter Regist	er (R/W)	Unique
Applies to Intel Xeon processor 7400	series (processor signature 06_1D) only. See Section 18.2.2.	
Register Address: 107D0H, 67536	MSR_EMON_L3_CTR_CTL4	

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
FSB Event Control/Counter Register (F Applies to Intel Xeon processor 7400 s	x/W) series (processor signature 06_1D) only. See Section 18.2.2.	Unique
Register Address: 107D1H, 67537	MSR_EMON_L3_CTR_CTL5	
FSB Event Control/Counter Register (F Applies to Intel Xeon processor 7400	R/W) series (processor signature 06_1D) only. See Section 18.2.2.	Unique
Register Address: 107D2H, 67538	MSR_EMON_L3_CTR_CTL6	
FSB Event Control/Counter Register (R Applies to Intel Xeon processor 7400 s	R/W) series (processor signature 06_1D) only. See Section 18.2.2.	Unique
Register Address: 107D3H, 67539	MSR_EMON_L3_CTR_CTL7	
FSB Event Control/Counter Register (F Applies to Intel Xeon processor 7400	//W) series (processor signature 06_1D) only. See Section 18.2.2.	Unique
Register Address: 107D8H, 67544	MSR_EMON_L3_GL_CTL	
L3/FSB Common Control Register (R/W Applies to Intel Xeon processor 7400 s	/) series (processor signature 06_1D) only. See Section 18.2.2.	Unique
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables See Table 2-2.		Unique
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W) See Table 2-2.		Unique
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Addre See Table 2-2.	ess (R/W)	Unique
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W) See Table 2-2.		Unique
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W) See Table 2-2.		Unique
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W) See Table 2-2.	·	Unique
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (F See Table 2-2.	/W)	Unique

2.3 MSRS IN THE 45 NM AND 32 NM INTEL ATOM® PROCESSOR FAMILY

Table 2-4 lists model-specific registers (MSRs) for 45 nm and 32 nm Intel Atom processors, architectural MSR addresses are also included in Table 2-4. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_1CH, 06_26H, 06_27H, 06_35H, or 06_36H; see Table 2-1.

The column "Shared/Unique" applies to logical processors sharing the same core in processors based on the Intel Atom microarchitecture. "Unique" means each logical processor has a separate MSR, or a bit field in an MSR governs only a logical processor. "Shared" means the MSR or the bit field in an MSR address governs the operation of both logical processors in the same core.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: OH, O	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium P	rocessors."	Shared
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium P	rocessors."	Shared
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait A	ddress Range Determination," and Table 2-2.	Unique
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Cour	nter," and see Table 2-2.	Unique
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Shared
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Shared
7:0	Reserved.	
12:8	Maximum Qualified Ratio (R)	
	The maximum allowed bus ratio.	
63:13	Reserved.	
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 11.4.4, "Local APIC Statu	s and Location," and Table 2-2.	Unique
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configurat	ion (R/W)	Shared
Enables and disables processor feature	res; (R) indicates current processor configuration.	
0	Reserved.	
1	Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Always 0.	
2	Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Always 0.	

Table 2-4. MSRs in the 45 nm and 32 nm Intel Atom® Processor Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
3	AERR# Drive Enable (R/W)	
	1 = Enabled; 0 = Disabled.	
	Always 0.	
4	BERR# Enable for initiator bus requests (R/W)	
	1 = Enabled; 0 = Disabled.	
	Always 0.	
5	Reserved.	
6	Reserved.	
7	BINIT# Driver Enable (R/W)	
	1 = Enabled; 0 = Disabled.	
	Always 0.	
8	Reserved.	
9	Execute BIST (R/O)	
	1 = Enabled; 0 = Disabled.	
10	AERR# Observation Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
	Always 0.	
11	Reserved.	
12	BINIT# Observation Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
	Always 0.	
13	Reserved.	
14	1 MByte Power on Reset Vector (R/O)	
	1 = 1 MByte; 0 = 4 GBytes.	
15	Reserved.	
17:16	APIC Cluster ID (R/O)	
	Always 00B.	
19: 18	Reserved.	
21:20	Symmetric Arbitration ID (R/O)	
	Always 00B.	
26:22	Integer Bus Frequency Ratio (R/O)	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor	- (R/W)	Unique
See Table 2-2.		
Register Address: 40H, 64	MSR_LASTBRANCH_0_FROM_IP	•
Last Branch Record 0 From IP (R/W)		Unique
	rd registers on the last branch record stack. The From_IP part of the stack	
contains pointers to the source instru		
Last Branch Record Stack TOS at 1Section 18.5.	С9Н.	

Ast Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP. Segister Address: 42H, 65 Sec description of MSR_LASTBRANCH_0_FROM_IP. Sec description of MSR_LASTBRANCH_0_TO_IP. Sec description of MSR_L	Register Address: Hex, Decimal	Register Name (Former Register Name)	
Ast Branch Record 1 From IP (R/W) Gee description of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 42H, 66 Unique Ged description of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 43H, 67 Unique Ged escription of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 43H, 67 Unique Ged escription of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 43H, 69 MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 43H, 69 Unique Ged escription of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 45H, 69 Unique Ged escription of MSR_LASTBRANCH_0_FROM_IP. Ged description of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 45H, 69 MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 45H, 70 MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 60H, 96 MSR_LASTBRANCH_0_TO_IP Component IP (R/W) Ged escription of MSR_LASTBRANCH_0_FROM_IP. Gegister Address: 61H, 97 MSR_LASTBRANCH_0_TO_IP Component IP (R/W) Ged escription of MSR_LASTBRANCH_0_TO_IP Component IP (R/W) Ged escription of MSR_LASTBRANCH_0_TO_IP. Component IP (R/W) Ged escription of MSR_LASTBRANCH_0_TO_IP Co	Register Information / Bit Fields	Bit Description	
See description of MSR_LASTBRANCH_0_FROM_JP. Unique Register Address: 42H, 66 MSR_LASTBRANCH_2_FROM_JP. Unique Register Address: 43H, 67 MSR_LASTBRANCH_0_FROM_JP. Unique Register Address: 43H, 67 MSR_LASTBRANCH_0_FROM_JP. Unique Register Address: 43H, 68 MSR_LASTBRANCH_0_FROM_JP. Unique Register Address: 44H, 68 MSR_LASTBRANCH_0_FROM_JP. Unique See description of MSR_LASTBRANCH_0_FROM_JP. Unique See description of MSR_LASTBRANCH_0_FROM_JP. Register Address: 44H, 68 MSR_LASTBRANCH_0_FROM_JP. Unique See description of MSR_LASTBRANCH_0_FROM_JP. Unique See d	Register Address: 41H, 65	MSR_LASTBRANCH_1_FROM_IP	
Register Address: 42H, 66 MSR_LASTBRANCH_2_FROM_IP Unique Register Address: 43H, 67 MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 43H, 67 MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 43H, 67 MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 43H, 68 MSR_LASTBRANCH_4_FROM_IP. Unique Register Address: 45H, 69 MSR_LASTBRANCH_5_FROM_IP. Unique Register Address: 45H, 69 MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 45H, 69 MSR_LASTBRANCH_6_FROM_IP. Unique ast Branch Record 5 From IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 45H, 70 MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 61H, 97 MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 61H, 97 MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 61H, 97 MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 61H, 97	Last Branch Record 1 From IP (R/W)		Unique
Ast Branch Record 2 From IP (R/W) Unique edescription of MSR_LASTBRANCH_0_FROM_IP. Unique edescription of MSR_LASTBRANCH_0_FROM_IP. Ast Branch Record 3 From IP (R/W) Ede description of MSR_LASTBRANCH_0_FROM_IP. Ast Branch Record 4 From IP (R/W) Ede description of MSR_LASTBRANCH_0_FROM_IP. Ast Branch Record 5 From IP (R/W) Ede description of MSR_LASTBRANCH_0_FROM_IP. Edgister Address: 45H, 69 MSR_LASTBRANCH_0_FROM_IP. Edgister Address: 45H, 69 MSR_LASTBRANCH_0_FROM_IP. Edgister Address: 45H, 70 Unique Ede description of MSR_LASTBRANCH_0_FROM_IP. Edgister Address: 45H, 70 MSR_LASTBRANCH_0_FROM_IP. Edgister Address: 60H, 96 MSR_LASTBRANCH_0_FROM_IP. Edgister Address: 60H, 96 MSR_LASTBRANCH_0_TO_IP. Edgister Address: 60H, 90 MSR_LASTBRANCH_0_TO_IP. Edgister Address: 60H,	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 43H, 67 MSR_LASTBRANCH_3_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 44H, 68 MSR_LASTBRANCH_4_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 44H, 69 MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 46H, 70 MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Unique Register Address: 46H, 70 MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique See description of MSR_LASTBRANCH_0_O_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP. Unique <td>Register Address: 42H, 66</td> <td>MSR_LASTBRANCH_2_FROM_IP</td> <td></td>	Register Address: 42H, 66	MSR_LASTBRANCH_2_FROM_IP	
Register Address: 43H, 67 MSR_LASTBRANCH_3_FROM_IP	Last Branch Record 2 From IP (R/W)		Unique
A B B B B B B B B B B B B B B B B B B B	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 44H, 68 MSR_LASTBRANCH_4_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 45H, 69 MSR_LASTBRANCH_5_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 45H, 70 MSR_LASTBRANCH_6_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP.	Register Address: 43H, 67	MSR_LASTBRANCH_3_FROM_IP	
Register Address: 44H, 68 MSR_LASTBRANCH_4_FROM_IP ast Branch Record 4 From IP (R/W) Unique Register Address: 45H, 69 MSR_LASTBRANCH_5_FROM_IP ast Branch Record 5 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 45H, 70 MSR_LASTBRANCH_6_FROM_IP. ast Branch Record 5 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique ast Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. <td>Last Branch Record 3 From IP (R/W)</td> <td></td> <td>Unique</td>	Last Branch Record 3 From IP (R/W)		Unique
Ast Branch Record 4 From IP (R/W) Unique Unique Register Address: 45H, 69 MSR_LASTBRANCH_0_FROM_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP Last Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP Last Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 2 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. LINIQUE LINIQUE LINIQUE LIN	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 45H, 69 MSR_LASTBRANCH_5_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 46H, 70 MSR_LASTBRANCH_6_FROM_IP. Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Unique See description of MSR_LASTBRANCH_0_TO_IP Unique Unique See description of MSR_LASTBRANCH_0_TO_IP Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP.	Register Address: 44H, 68	MSR_LASTBRANCH_4_FROM_IP	
Register Address: 45H, 69 MSR_LASTBRANCH_5_FROM_JP Last Branch Record 5 From IP (R/W) Unique Register Address: 46H, 70 MSR_LASTBRANCH_6_FROM_JP. Register Address: 46H, 70 MSR_LASTBRANCH_6_FROM_JP. Last Branch Record 6 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_JP. Unique Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_JP Last Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_JP. Unique Register Address: 60H, 96 MSR_LASTBRANCH_0_TO_JP .ast Branch Record 0 To IP (R/W) Unique De of eight pairs of last branch record registers on the last branch record stack. The To_JP part of the stack contains pointers to the destination instruction. Unique See description of MSR_LASTBRANCH_0_TO_JP. See description of MSR_LASTBRANCH_0_TO_JP. Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_JP See description of MSR_LA	Last Branch Record 4 From IP (R/W)		Unique
Ast Branch Record 5 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 46H, 70 MSR_LASTBRANCH_6_FROM_IP Ast Branch Record 6 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_IP ast Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Register Address: 60H, 96 MSR_LASTBRANCH_0_TO_IP ast Branch Record 0 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP ast Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP ast Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 62H, 98 MSR_LASTBRANCH_2_TO_IP Register Address: 62H, 98 MSR_LASTBRANCH_2_TO_IP ast Branch Record 2 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_2_TO_IP ast Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP ast Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_4_TO_IP ast Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_4_TO_IP ast Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
See description of MSR_LASTBRANCH_0_FROM_IP. Vinique Register Address: 46H, 70 MSR_LASTBRANCH_6_FROM_IP. Vinique See description of MSR_LASTBRANCH_0_FROM_IP. Vinique Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_IP. Vinique See description of MSR_LASTBRANCH_0_FROM_IP. Vinique Vinique See description of MSR_LASTBRANCH_0_TO_IP. Vinique Vinique See description of INSR_LASTBRANCH_1_TO_IP Vinique Vinique See description of MSR_LASTBRANCH_0_TO_IP. Vinique	Register Address: 45H, 69	MSR_LASTBRANCH_5_FROM_IP	
Register Address: 46H, 70 MSR_LASTBRANCH_6_FROM_IP Unique ast Branch Record 6 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_IP Unique ast Branch Record 7 From IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 60H, 96 MSR_LASTBRANCH_0_T0_IP Unique ast Branch Record 0 To IP (R/W) Unique Unique One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains pointers to the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_T0_IP Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. S	Last Branch Record 5 From IP (R/W)		Unique
ast Branch Record 6 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_IP ast Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 60H, 96 MSR_LASTBRANCH_0_TO_IP ast Branch Record 0 To IP (R/W) Unique One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains bointers to the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP Unique ast Branch Record 1 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. ast Branch Recor	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_IP Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 60H, 96 MSR_LASTBRANCH_0_TO_IP Unique See description of IP (R/W) Unique Unique Doe of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains on the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP Unique See description of MSR_LASTBRANCH_0_TO_IP.	Register Address: 46H, 70	MSR_LASTBRANCH_6_FROM_IP	
Register Address: 47H, 71 MSR_LASTBRANCH_7_FROM_IP ast Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 60H, 96 MSR_LASTBRANCH_0_TO_IP ast Branch Record 0 To IP (R/W) Unique One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains on the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP Unique ast Branch Record 1 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Register Address: 61H, 97 MSR_LASTBRANCH_2_TO_IP Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Register Address: 63H, 98 MSR_LASTBRANCH_3_TO_IP Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_4_TO_IP Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	Last Branch Record 6 From IP (R/W)		Unique
ast Branch Record 7 From IP (R/W) Unique See description of MSR_LASTBRANCH_0_FROM_IP. Unique Register Address: 60H, 96 MSR_LASTBRANCH_0_T0_IP ast Branch Record 0 To IP (R/W) Unique One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains bointers to the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_T0_IP Unique ast Branch Record 1 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique Register Address: 62H, 98 MSR_LASTBRANCH_2_T0_IP Unique ast Branch Record 2 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique ast Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique See description of MSR_LASTBRANCH_0_T0_IP. ast Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique ast Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique ast Branch Record 4 To IP (R/W) Unique </td <td>See description of MSR_LASTBRANCH</td> <td>1_0_FROM_IP.</td> <td></td>	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
See description of MSR_LASTBRANCH_0_FROM_IP. Inique Register Address: 60H, 96 MSR_LASTBRANCH_0_T0_IP Unique .ast Branch Record 0 To IP (R/W) Inique Unique One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains bointers to the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_T0_IP Unique .ast Branch Record 1 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique Register Address: 62H, 98 MSR_LASTBRANCH_2_T0_IP Unique ast Branch Record 2 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique ast Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique ast Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique ast Branch Record 4 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique ast Branch Record 4 To IP (R/W) Unique	Register Address: 47H, 71	MSR_LASTBRANCH_7_FROM_IP	
Register Address: 60H, 96 MSR_LASTBRANCH_0_T0_IP .ast Branch Record 0 To IP (R/W) Unique One of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains bointers to the destination instruction. Unique Register Address: 61H, 97 MSR_LASTBRANCH_1_T0_IP Unique .ast Branch Record 1 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 62H, 98 MSR_LASTBRANCH_2_T0_IP Unique .ast Branch Record 2 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique .ast Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique .ast Branch Record 3 To IP (R/W) Unique Unique .ast Branch Record 3 To IP (R/W) Unique Unique .ast Branch Record 4 To IP (R/W) Unique Unique .ast Branch Record 4 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Unique .ast Branch Record 4 To IP (R/W) Unique Unique See description of M	Last Branch Record 7 From IP (R/W)		Unique
Last Branch Record 0 To IP (R/W) Unique Che of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains cointers to the destination instruction. Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 62H, 98 MSR_LASTBRANCH_2_TO_IP Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	See description of MSR_LASTBRANCH	1_0_FROM_IP.	
Due of eight pairs of last branch record registers on the last branch record stack. The To_IP part of the stack contains bointers to the destination instruction. Image: Content of the stack contains bointers to the destination instruction. Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP Unique Last Branch Record 1 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Last Branch Record 2 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Last Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Last Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Last Branch Record 3 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Last Branch Record 4 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique Last Branch Record 4 To IP (R/W) Unique Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Unique	Register Address: 60H, 96	MSR_LASTBRANCH_0_T0_IP	
bointers to the destination instruction. MSR_LASTBRANCH_1_TO_IP Register Address: 61H, 97 MSR_LASTBRANCH_1_TO_IP Last Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 62H, 98 MSR_LASTBRANCH_2_TO_IP Last Branch Record 2 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	Last Branch Record 0 To IP (R/W)		Unique
Last Branch Record 1 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 62H, 98 MSR_LASTBRANCH_2_T0_IP Unique Last Branch Record 2 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_T0_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_T0_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP.	One of eight pairs of last branch recor pointers to the destination instruction	d registers on the last branch record stack. The To_IP part of the stack contains n.	
See description of MSR_LASTBRANCH_0_T0_IP. Register Address: 62H, 98 MSR_LASTBRANCH_2_T0_IP Last Branch Record 2 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_T0_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_T0_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_T0_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique	Register Address: 61H, 97	MSR_LASTBRANCH_1_TO_IP	
Register Address: 62H, 98 MSR_LASTBRANCH_2_TO_IP Last Branch Record 2 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	Last Branch Record 1 To IP (R/W)		Unique
Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.	See description of MSR_LASTBRANCH	1_0_T0_IP.	
See description of MSR_LASTBRANCH_0_T0_IP. Register Address: 63H, 99 MSR_LASTBRANCH_3_T0_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_T0_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP. Unique	Register Address: 62H, 98	MSR_LASTBRANCH_2_TO_IP	
Register Address: 63H, 99 MSR_LASTBRANCH_3_TO_IP Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	Last Branch Record 2 To IP (R/W)		Unique
Last Branch Record 3 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	See description of MSR_LASTBRANCH	1_0_T0_IP.	
See description of MSR_LASTBRANCH_0_TO_IP. Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	Register Address: 63H, 99	MSR_LASTBRANCH_3_TO_IP	
Register Address: 64H, 100 MSR_LASTBRANCH_4_TO_IP Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_TO_IP. Unique	Last Branch Record 3 To IP (R/W)		Unique
Last Branch Record 4 To IP (R/W) Unique See description of MSR_LASTBRANCH_0_T0_IP.	See description of MSR_LASTBRANCH	1_0_T0_IP.	
See description of MSR_LASTBRANCH_0_T0_IP.	Register Address: 64H, 100	MSR_LASTBRANCH_4_TO_IP	
	Last Branch Record 4 To IP (R/W)		Unique
Register Address: 65H, 101 MSR_LASTBRANCH_5_TO_IP	See description of MSR_LASTBRANCH	1_0_T0_IP.	
	Register Address: 65H, 101	MSR_LASTBRANCH_5_TO_IP	

Register Address: Hex, Decimal	nal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Last Branch Record 5 To IP (R/W)	·	Unique
See description of MSR_LASTBRANC	H_0_T0_IP.	
Register Address: 66H, 102	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Unique
See description of MSR_LASTBRANC	H_0_TO_IP.	
Register Address: 67H, 103	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Unique
See description of MSR_LASTBRANC		
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Shared
See Table 2-2.	1	
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Unique
See Table 2-2.		
Register Address: C1H, 193	IA32_PMC0	- [
Performance counter register		Unique
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register		Unique
See Table 2-2.		
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Shared
	able bus clock speed for processors based on Intel Atom microarchitecture.	
2:0	 111B: 083 MHz (FSB 333) 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 	
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.	
63:3	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Cl See Table 2-2.	ock Count (R/W)	Unique
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock See Table 2-2.	Count (R/W)	Unique
Register Address: FEH, 254	IA32_MTRRCAP	•

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Memory Type Range Register (R) See Table 2-2.		Shared
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Used to configure the L2 Cache.		Shared
0	L2 Hardware Enabled (R/O) 1 = Indicates the L2 is hardware-enabled. 0 = Indicates the L2 is hardware-disabled.	
7:1	Reserved.	
8	L2 Enabled (R/W) 1 = L2 cache has been initialized. 0 = Disabled (default). Until this bit is set, the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.	
22:9	Reserved.	
23	L2 Not Present (R/O) 0 = L2 Present. 1 = L2 Not Present.	
63:24	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Unique
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.	•	Unique
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.		Unique
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.		Unique
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status		Unique
0	RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	
1	EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	

Register Address: Hex, Decimal	egister Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
2	MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Unique
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.	-	Unique
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.	•	Shared
Register Address: 198H, 408	MSR_PERF_STATUS	
Performance Status		Shared
15:0	Current Performance State Value.	
39:16	Reserved.	
44:40	Maximum Bus Ratio (R/O)	
	Indicates maximum bus ratio configured for the processor.	
63:45	Reserved.	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Unique
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W) See Table 2-2. IA32_CLOCK_MODULATION MSR was	originally named IA32_THERM_CONTROL MSR.	Unique
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W) See Table 2-2.		Unique
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.	•	Unique
Register Address: 19DH, 413	MSR_THERM2_CTL	
Thermal Monitor 2 Control		Shared
15:0	Reserved.	

Register Address: Hex, Decimal	r Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Shared/ Unique	
16	 TM_SELECT (R/W) Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle). 1 = Thermal Monitor 2 (thermally-initiated frequency transitions). If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled. 		
63:17	Reserved.		
Register Address: 1A0H, 416	IA32_MISC_ENABLE	L	
Enable Misc. Processor Features (R/W Allows a variety of processor function 0		Unique	
5	See Table 2-2.		
2:1	Reserved.		
3	Automatic Thermal Control Circuit Enable (R/W) See Table 2-2. Default value is 0.	Unique	
6:4	Reserved.		
7	Performance Monitoring Available (R) See Table 2-2.	Shared	
8	Reserved.		
9	Reserved.		
10	 FERR# Multiplexing Enable (R/W) 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage. 	Shared	
11	Branch Trace Storage Unavailable (R/O) See Table 2-2.	Shared	
12	Processor Event Based Sampling Unavailable (R/O) See Table 2-2.	Shared	
13	TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0. When this bit is cleared (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state. The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location. The processor is operating out of specification if both this bit and the TM1 bit are set to 0.	Shared	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Shared/ Unique
15:14	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2.	Shared
18	ENABLE MONITOR FSM (R/W) See Table 2-2.	Shared
19	Reserved.	
20	 Enhanced Intel SpeedStep Technology Select Lock (R/WO) When set, this bit causes the following bits to become read-only: Enhanced Intel SpeedStep Technology Select Lock (this bit). Enhanced Intel SpeedStep Technology Enable bit. The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset. 	Shared
21	Reserved.	
22	Limit CPUID Maxval (R/W) See Table 2-2.	Unique
23	xTPR Message Disable (R/W) See Table 2-2.	Shared
33:24	Reserved.	
34	XD Bit Disable (R/W) See Table 2-3.	Unique
63:35	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that poin See MSR_LASTBRANCH_0_FROM_IP	ts to the MSR containing the most recent branch record. (at 40H).	Unique
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W) See Table 2-2.	•	Unique
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	•
Last Exception Record From Linear IP	P (R)	Unique
Contains a pointer to the last branch generated or the last interrupt that v	instruction that the processor executed prior to the last exception that was vas handled.	
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record To Linear IP (R This area contains a pointer to the ta exception that was generated or the	rget of the last branch instruction that the processor executed prior to the last	Unique
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Shared
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Table 2-2.		Shared
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.		Shared
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.	·	Shared
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Shared
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.		Shared
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.		Shared
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.	•	Shared
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.	•	Shared
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.	•	Shared
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.	•	Shared
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.	•	Shared
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.	•	Shared
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.	·	Shared
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.	•	Shared
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.	•	Shared
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Shared
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.	·	Shared
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.	·	Shared
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.		Shared

Table 2-4. MSRs	s in the 45 nm and 32 nm Intel Atom [®] Processor Family (Contd.)

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.		Shared
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Shared
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Shared
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	•	Shared
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Shared
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Shared
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.	•	Shared
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Unique
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter See Table 2-2.	Register 0 (R/W)	Unique
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter See Table 2-2.	Register 1 (R/W)	Unique
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter See Table 2-2.	Register 2 (R/W)	Unique
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	ł
See Table 2-2. See Section 18.4.1, "IA		Shared
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	ł
Fixed-Function-Counter Control Regis	iter (R/W)	Unique
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 20.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2. See Section 20.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2. See Section 20.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Table 2-2. See Section 20.6.2.4, "Processor Event Based Sampling (PEBS)." Unic		
0	Enable PEBS on IA32_PMC0 (R/W)	
Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs." Shared		
Register Address: 401H, 1025 IA32_MC0_STATUS		
See Section 16.3.2.2, "IA32_MCi_STATUS MSRS." Shared		Shared
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The IA32_MC0_ADDR register is eithe IA32_MC0_STATUS register is clear.	er not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS MSRS." Shared		
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 409H, 1033 IA32_MC2_STATUS		
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear.		
When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 40DH, 1037	IA32_MC3_STATUS	1
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 40EH, 1038	IA32_MC3_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.		
When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 410H, 1040	IA32_MC4_CTL	1
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 411H, 1041 IA32_MC4_STATUS		
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 412H, 1042	IA32_MC4_ADDR	

Table 2-4. MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.)

Register Address: Hex, Decimal	Iress: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Section 16.3.2.3, "IA32_MCi_ADD		Shared
MSR_MC4_STATUS register is clear.	r not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capa	abilities (R/O)	Unique
See Table 2-2. See Appendix A.1, "Bas	sic VMX Information."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-B		Unique
See Table 2-2. See Appendix A.3, "VM	-Execution Controls."	
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Register of Prima	ary Processor-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Con	trols."	
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM-E	xit Controls (R/O)	Unique
See Table 2-2. See Appendix A.4, "VM	-Exit Controls."	
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-E	ntry Controls (R/O)	Unique
See Table 2-2. See Appendix A.5, "VM	-Entry Controls."	
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous \	/MX Capabilities (R/O)	Unique
See Table 2-2. See Appendix A.6, "Mis	cellaneous Data."	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CRO I	Bits Fixed to 0 (R/O)	Unique
See Table 2-2. See Appendix A.7, "VM	X-Fixed Bits in CR0."	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRO I	Bits Fixed to 1 (R/O)	Unique
See Table 2-2. See Appendix A.7, "VM	X-Fixed Bits in CR0."	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 I	Bits Fixed to 0 (R/O)	Unique
See Table 2-2. See Appendix A.8, "VM	X-Fixed Bits in CR4."	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 I		Unique
See Table 2-2. See Appendix A.8, "VM	X-Fixed Bits in CR4."	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMCS	S Field Enumeration (R/O)	Unique
See Table 2-2. See Appendix A.9, "VM	CS Enumeration."	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	

Table 2-4	MSRs in the 45	nm and 32 nm	Intel Atom [®] F	Processor Family	(Contd)
				TOCC3301 Failing	(conta.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Capability Reporting Register of Seco See Appendix A.3, "VM-Execution Cor	ndary Processor-Based VM-Execution Controls (R/O) htrols."	Unique
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W) See Table 2-2. See Section 20.6.3.4, '	" Debug Store (DS) Mechanism."	Unique
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables See Table 2-2.		Unique
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W) See Table 2-2.		Unique
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Add See Table 2-2.	ress (R/W)	Unique
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W) See Table 2-2.	•	Unique
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W) See Table 2-2.		Unique
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W) See Table 2-2.	·	Unique
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS See Table 2-2.	(R/W)	Unique

Table 2-5 lists model-specific registers (MSRs) that are specific to Intel Atom[®] processor with a CPUID Signature DisplayFamily_DisplayModel value of 06_27H.

Table 2-5. MSRs Supported by Intel Atom[®] Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_27H

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3F8H, 1016	MSR_PKG_C2_RESIDENCY	
Package C2 Residency		Package
Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.		

Table 2-5. MSRs Supported by Intel Atom® Processors (Contd.)with a CPUID Signature DisplayFamily_DisplayModel Value of 06_27H (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:0	Package C2 Residency Counter (R/O)	Package
	Time that this package is in processor-specific C2 states since last reset. Counts at 1 Mhz frequency.	
Register Address: 3F9H, 1017	MSR_PKG_C4_RESIDENCY	
Package C4 Residency		Package
Note: C-state values are processor spe ACPI C-States.	ecific C-state code names, unrelated to MWAIT extension C-state parameters or	
63:0	Package C4 Residency Counter. (R/O)	Package
	Time that this package is in processor-specific C4 states since last reset. Counts at 1 Mhz frequency.	
Register Address: 3FAH, 1018	MSR_PKG_C6_RESIDENCY	
Package C6 Residency		Package
Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.		
63:0	Package C6 Residency Counter. (R/O)	Package
	Time that this package is in processor-specific C6 states since last reset. Counts at 1 Mhz frequency.	

2.4 MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE

Table 2-6 lists model-specific registers (MSRs) common to Intel processors based on the Silvermont microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_37H, 06_4AH, 06_4DH, 06_5AH, or 06_5DH; see Table 2-1. The MSRs listed in Table 2-6 are also common to processors based on the Airmont microarchitecture and newer microarchitectures for next generation Intel Atom processors.

Table 2-7 lists MSRs common to processors based on the Silvermont and Airmont microarchitectures, but not newer microarchitectures.

Table 2-8, Table 2-9, and Table 2-10 lists MSRs that are model-specific across processors based on the Silvermont microarchitecture.

In the Silvermont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Silvermont microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: OH, O	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Proc	essors."	Module
Register Address: 1H, 1	IA32_P5_MC_TYPE	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 2.23, "MSRs in Pentium Pro	cessors."	Module
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait Add	ress Range Determination," and Table 2-2.	Соге
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Counte	r," and Table 2-2.	Соге
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 11.4.4, "Local APIC Status a	nd Location," and Table 2-2.	Соге
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configuration	(R/W)	Module
Writes ignored.		
63:0	Reserved.	
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Соге
31:0	SMI Count (R/O)	
	Running count of SMI events since last RESET.	
63:32	Reserved.	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Соге
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Core
See Table 2-2.		
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register		Соге
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	1
Performance Counter Register		Core
See Table 2-2.	-	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	r
Power Management IO Redirection in C-	state (R/W)	Module
See http://biosbits.org.		
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
18:16	C-state Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	100b - C4 is the max C-State to include	
	110b - C6 is the max C-State to include	
	111b - C7 is the max C-State to include	
63:19	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Cloc See Table 2-2.	k Count (R/W)	Core
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Co	bunt (R/W)	Соге
See Table 2-2.		
Register Address: FEH, 254	IA32_MTRRCAP	
Memory Type Range Register (R)		Соге
See Table 2-2.		
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
Privileged post-BIOS agent must provid	e a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction sets availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note: AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.	·	Соге
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.		Соге
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.	•	Соге
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.		Соге
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status		Соге

Register Address: Hex, Decimal	imal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
0	RIPV	
	When set, bit indicates that the instruction addressed by the instruction	
	pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably	
	restarted.	
1	EIPV	
	When set, bit indicates that the instruction addressed by the instruction	
	pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP	
	When set, bit indicates that a machine check has been generated. If a	
	second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after	
	processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.	•	Соге
7:0	Event Select	
15:8	UMask	
16	USR	
17	OS	
18	Edge	
19	PC	
20	INT	
21	Reserved.	
22	EN	
23	INV	
31:24	CMASK	
63:32	Reserved.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	1
See Table 2-2.		Core
Register Address: 198H, 408	IA32_PERF_STATUS	I
See Table 2-2.		Module
Register Address: 199H, 409	IA32_PERF_CTL	T
See Table 2-2.		Соге
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Соге
See Table 2-2.		
	riginally named IA32_THERM_CONTROL MSR.	
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Thermal Interrupt Control (R/W)		Core
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Core
See Table 2-2.		
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R)	
	The default thermal throttling or PROCHOT# activation temperature in degrees C. The effective temperature for thermal throttling or PROCHOT# activation is "Temperature Target" + "Target Offset".	
29:24	Target Offset (R/W)	
	Specifies an offset in degrees C to adjust the throttling and PROCHOT# activation temperature from the default target specified in TEMPERATURE_TARGET (bits 23:16).	
63:30	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	
Offcore Response Event Select Register	г (R/W)	Module
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	•
Offcore Response Event Select Register	г г (R/W)	Module
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Core
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W)	-	Соге
See Table 2-2.		
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
_ast Exception Record From Linear IP (R	//	Core
,	truction that the processor executed prior to the last exception that was	
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
ast Exception Record To Linear IP (R/w) /)	Соге
This area contains a pointer to the targe exception that was generated or the las	et of the last branch instruction that the processor executed prior to the last st interrupt that was handled.	
Register Address: 1F2H, 498	IA32_SMRR_PHYSBASE	
See Table 2-2.	1	Соге
Register Address: 1F3H, 499	IA32_SMRR_PHYSMASK	
See Table 2-2.		Core
	IA32_MTRR_PHYSBASE0	
Register Address: 200H, 512		

Register Address: Hex, Decimal	Register Name (Former Register Name	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Соге
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.	•	Соге
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.	·	Соге
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.	·	Соге
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.	•	Соге
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.	·	Соге
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.		Соге
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.	-	Соге
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.		Соге
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Соге
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.	•	Соге
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.		Соге
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Соге
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.	•	Соге
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Соге
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Соге
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.		Соге
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.		Соге
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Соге
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.		Core
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Соге
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Соге
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.		Соге
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Соге
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.	- F	Соге
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.		Соге
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Соге
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)		Соге
See Table 2-2.		
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter R	legister 0 (R/W)	Соге
See Table 2-2.		
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter R	legister 1 (R/W)	Соге
See Table 2-2.		
Register Address: 30BH, 779	IA32_FIXED_CTR2	F
Fixed-Function Performance Counter R	legister 2 (R/W)	Соге
See Table 2-2.		
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 18.4.1, "IA3	2_DEBUGCTL MSR."	Core
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Registe	er (R/W)	Соге
See Table 2-2.		
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2. See Section 20.6.2.2, "G	lobal Counter Control Facilities."	Соге
Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C6 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency.	
Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Module
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Module
Register Address: 402H, 1026	IA32_MCO_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	MSRs."	Module
IA32_MC0_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 404H, 1028	IA32_MC1_CTL	1
See Section 16.3.2.1, "IA32_MCi_CTL MS		Module
Register Address: 405H, 1029	IA32_MC1_STATUS	1
See Section 16.3.2.2, "IA32_MCi_STATU	IS MSRS."	Module
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Module
Register Address: 409H, 1033	IA32_MC2_STATUS	-
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Module
Register Address: 40AH, 1034	IA32_MC2_ADDR	
IA32_MC2_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	Module
	, all reads and writes to this MSR will cause a general-protection exception.	
-	IA32_MC3_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS		Соге
Register Address: 40DH, 1037	IA32_MC3_STATUS	-
See Section 16.3.2.2, "IA32_MCi_STATU		Соге
Register Address: 40EH, 1038	IA32_MC3_ADDR	1
See Section 16.3.2.3, "IA32_MCi_ADDR I The MSR_MC3_ADDR register is either r MSR_MC3_STATUS register is clear.	MSRs." not implemented or contains no address if the ADDRV flag in the	Core
_	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Соге
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Соге

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	r ISRs."	Соге
The MSR_MC4_ADDR register is either r MSR_MC4_STATUS register is clear.	ot implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Package
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	ISRs."	Package
The MSR_MC4_ADDR register is either r MSR_MC4_STATUS register is clear.	ot implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capabi	ities (R/O)	Соге
See Table 2-2.		
See Appendix A.1, "Basic VMX Information	on."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-Bas	ed VM-Execution Controls (R/O)	Соге
See Table 2-2.		
See Appendix A.3, "VM-Execution Contro		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
	Processor-Based VM-Execution Controls (R/O)	Соге
See Appendix A.3, "VM-Execution Contro		
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM-Exit	Controls (R/O)	Соге
See Table 2-2.		
See Appendix A.4, "VM-Exit Controls."		
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	ſ
Capability Reporting Register of VM-Ent	ry Controls (R/O)	Соге
See Table 2-2.		
See Appendix A.5, "VM-Entry Controls."		
Register Address: 485H, 1157		c
Reporting Register of Miscellaneous VM See Table 2-2.	x capadilities (K/U)	Соге
See Appendix A.6, "Miscellaneous Data."		
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
Capability Reporting Register of CRO Bit	s Fixed to 0 (R/O)	Соге
See Table 2-2.		
See Appendix A.7, "VMX-Fixed Bits in CR		
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRO Bit	s Fixed to 1 (R/O)	Соге
See Table 2-2.	~~ "	
See Appendix A.7, "VMX-Fixed Bits in CF		
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 Bit	s Fixed to 0 (R/0)	Core
See Table 2-2.	DA."	
See Appendix A.8, "VMX-Fixed Bits in CF		
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 Bit See Table 2-2.	is fixed to T (R/U)	Соге
See Appendix A.8, "VMX-Fixed Bits in CF	24 "	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
-		Core
Capability Reporting Register of VMCS F See Table 2-2.		Core
See Appendix A.9, "VMCS Enumeration."		
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
-	ary Processor-Based VM-Execution Controls (R/O)	Core
See Appendix A.3, "VM-Execution Contro		
Register Address: 48CH, 1164	IA32_VMX_EPT_VPID_ENUM	
Capability Reporting Register of EPT and	d VPID (R/O)	Соге
See Table 2-2.		
Register Address: 48DH, 1165	IA32_VMX_TRUE_PINBASED_CTLS	
Capability Reporting Register of Pin-Bas	ed VM-Execution Flex Controls (R/O)	Соге
See Table 2-2.		
Register Address: 48EH, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
Capability Reporting Register of Primary	/ Processor-based VM-Execution Flex Controls (R/O)	Core
See Table 2-2.		
Register Address: 48FH, 1167	IA32_VMX_TRUE_EXIT_CTLS	
Capability Reporting Register of VM-Exit	t Flex Controls (R/O)	Соге
See Table 2-2.		
Register Address: 490H, 1168	IA32_VMX_TRUE_ENTRY_CTLS	
Capability Reporting Register of VM-Ent	ry Flex Controls (R/O)	Соге
See Table 2-2.		
Register Address: 491H, 1169	IA32_VMX_FMFUNC	
Capability Reporting Register of VM-Fun	nction Controls (R/O)	Соге
See Table 2-2.		

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope Register Address: 4C1H, 1217 IA32_A_PMC0 Соге See Table 2-2. Register Address: 4C2H, 1218 IA32_A_PMC1 Соге See Table 2-2 Register Address: 600H, 1536 IA32 DS AREA Соге DS Save Area (R/W) See Table 2-2 and Section 20.6.3.4, "Debug Store (DS) Mechanism." Register Address: 660H, 1632 MSR_CORE_C1_RESIDENCY Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or Соге ACPI C-States. 63:0 CORE C1 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C1 states. Counts at the TSC frequency. Register Address: 6E0H, 1760 IA32_TSC_DEADLINE TSC Target of Local APIC's TSC Deadline Mode (R/W) Соге See Table 2-2. Register Address: COOO 0080H IA32 EFER Extended Feature Enables Соге See Table 2-2 Register Address: COOO 0081H IA32 STAR System Call Target Address (R/W) Соге See Table 2-2. Register Address: COOO 0082H IA32 LSTAR IA-32e Mode System Call Target Address (R/W) Соге See Table 2-2. Register Address: C000 0084H IA32 FMASK System Call Flag Mask (R/W) Соге See Table 2-2. Register Address: C000_0100H IA32_FS_BASE Map of BASE Address of FS (R/W) Соге See Table 2-2. Register Address: C000_0101H IA32_GS_BASE Map of BASE Address of GS (R/W) Соге See Table 2-2. Register Address: C000 0102H IA32 KERNEL GS BASE Swap Target of BASE Address of GS (R/W) Core See Table 2-2. Register Address: C000_0103H IA32_TSC_AUX

Table 2-6.	MSRs Common to Intel	Atom® Processors	(Silvermont and Newer	Microarchitectures)	(Contd.)
------------	----------------------	-------------------------	-----------------------	---------------------	----------

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
AUXILIARY TSC Signature (R/W)		Соге
See Table 2-2.		

Table 2-7 lists model-specific registers (MSRs) that are common to Intel Atom[®] processors based on the Silvermont and Airmont microarchitectures but not newer microarchitectures.

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope MSR PLATFORM ID Register Address: 17H, 23 Model Specific Platform ID (R) Module 7:0 Reserved. 13:8 Maximum Qualified Ratio (R) The maximum allowed bus ratio. 49:13 Reserved. 52:50 See Table 2-2. 63:33 Reserved. Register Address: 3AH, 58 IA32 FEATURE CONTROL Control Features in Intel 64Processor (R/W) Соге See Table 2-2. 0 Lock (R/WL) 1 Reserved. 2 Enable VMX outside SMX operation (R/WL) Register Address: 40H, 64 MSR LASTBRANCH O FROM IP Last Branch Record O From IP (R/W) Соге One of eight pairs of last branch record registers on the last branch record stack. The From_IP part of the stack contains pointers to the source instruction. See also: Last Branch Record Stack TOS at 1C9H. Section 18.5 and record format in Section 18.4.8.1. Register Address: 41H, 65 MSR LASTBRANCH 1 FROM IP Last Branch Record 1 From IP (R/W) Соге See description of MSR LASTBRANCH 0 FROM IP. Register Address: 42H, 66 MSR LASTBRANCH 2 FROM IP Last Branch Record 2 From IP (R/W) Соге See description of MSR_LASTBRANCH_0_FROM_IP. MSR LASTBRANCH 3 FROM IP Register Address: 43H, 67 Last Branch Record 3 From IP (R/W) Соге See description of MSR_LASTBRANCH_0_FROM_IP. MSR LASTBRANCH 4 FROM IP Register Address: 44H, 68 Last Branch Record 4 From IP (R/W) Соге See description of MSR LASTBRANCH 0 FROM IP.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 45H, 69	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)	·	Соге
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 46H, 70	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 47H, 71	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 60H, 96	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record 0 To IP (R/W)		Соге
One of eight pairs of last branch record pointers to the destination instruction.	registers on the last branch record stack. The To_IP part of the stack contains	
Register Address: 61H, 97	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 62H, 98	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 63H, 99	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 64H, 100	MSR_LASTBRANCH_4_TO_IP	
Last Branch Record 4 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 65H, 101	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 66H, 102	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 67H, 103	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Соге
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information: Contains power http://biosbits.org.	management and other model specific features enumeration. See	Package
7:0	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the maximum frequency that does not require turbo. Frequency = ratio * Scalable Bus Frequency.	
63:16	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Module
ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.	1	
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0 (no package C-sate support)	
	001b: C1 (Behavior is the same as 000b)	
	100b: C4	
	110b: C6	
	111b: C7 (Silvermont only)	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Used to configure the L2 Cache.		Module
0	L2 Hardware Enabled (R/O)	
	1 = If the L2 is hardware-enabled.	
	0 = Indicates if the L2 is hardware-disabled.	
7:1	Reserved.	
8	L2 Enabled (R/W)	
	1 = L2 cache has been initialized.	
	0 = Disabled (default).	
	Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.	
22:9	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23	L2 Not Present (R/O)	
	0 = L2 Present.	
	1 = L2 Not Present.	
63:24	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W)		
Allows a variety of processor function	s to be enabled and disabled.	
0	Fast-Strings Enable	Соге
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Module
	See Table 2-2. Default value is 0.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Соге
	See Table 2-2.	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	Соге
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Core
	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Module
	See Table 2-2.	
18	ENABLE MONITOR FSM (R/W)	Соге
	See Table 2-2.	
21:19	Reserved.	
22	Limit CPUID Maxval (R/W)	Core
	See Table 2-2.	
23	xTPR Message Disable (R/W)	Module
	See Table 2-2.	
33:24	Reserved.	
34	XD Bit Disable (R/W)	Соге
	See Table 2-3.	
37:35	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
38	Turbo Mode Disable (R/W)	Module
	When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be cleared (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Rec	ister (R/W)	Соге
See Section 18.9.2, "Filtering of Last Br	anch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that points See MSR_LASTBRANCH_0_FROM_IP.	to the MSR containing the most recent branch record.	Core
	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 20.6.2.2, "G		Core
		COLE
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	6
See Table 2-2. See Section 20.6.2.2, "G		Core
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
	rocessor Event Based Sampling (PEBS)."	Соге
0	Enable PEBS for precise event on IA32_PMC0 (R/W)	
Register Address: 3FAH, 1018	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C6 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Counts at the TSC Frequency.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 664H, 1636	MSR_MC6_RESIDENCY_COUNTER	
Module C6 Residency Counter (R/0)		Module
Note: C-state values are processor spec ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	
63:0	Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.	

2.4.1 MSRs with Model-Specific Behavior in the Silvermont Microarchitecture

Table 2-8 lists MSRs that are specific to the Intel Atom[®] processor E3000 Series (CPUID Signature DisplayFamily_DisplayModel value of 06_37H) and Intel Atom processors (CPUID Signature DisplayFamily_DisplayModel value of 06_4AH, 06_5AH, or 06_5DH).

Table 2-8. Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModelValue of 06_37H, 06_4AH, 06_5AH, or 06_5DH

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Module
This field indicates the intended scale	able bus clock speed for processors based on Silvermont microarchitecture.	
2:0	 100B: 080.0 MHz 000B: 083.3 MHz 001B: 100.0 MHz 010B: 133.3 MHz 011B: 116.7 MHz 	
63:3	Reserved.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
	Unit Multipliers used in RAPL Interfaces (R/O)	Package
	See Section 15.10.1, "RAPL Interfaces."	
3:0	Power Units	
	Power related information (in milliWatts) is based on the multiplier, 2^PU; where PU is an unsigned integer represented by bits 3:0. Default value is 0101b, indicating power unit is in 32 milliWatts increment.	
7:4	Reserved.	
12:8	Energy Status Units	
	Energy related information (in microJoules) is based on the multiplier, 2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 00101b, indicating energy unit is in 32 microJoules increment.	
15:13	Reserved.	
19:16	Time Unit	
	The value is 0000b, indicating time unit is in one second.	
63:20	Reserved.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package

Table 2-8. Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel
Value of 06_37H, 06_4AH, 06_5AH, or 06_5DH (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:0	Package Power Limit #1 (R/W)	
	See Section 15.10.3, "Package RAPL Domain," and MSR_RAPL_POWER_UNIT in Table 2-8.	
15	Enable Power Limit #1 (R/W)	
	See Section 15.10.3, "Package RAPL Domain."	
16	Package Clamping Limitation #1 (R/W)	
	See Section 15.10.3, "Package RAPL Domain."	
23:17	Time Window for Power Limit #1 (R/W)	
	In unit of second. If 0 is specified in bits [23:17], defaults to 1 second window.	
63:24	Reserved.	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O)	·	Package
See Section 15.10.3, "Package RAPL De	omain," and MSR_RAPL_POWER_UNIT in Table 2-8.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)	·	Package
See Section 15.10.4, "PPO/PP1 RAPL D	omains," and MSR_RAPL_POWER_UNIT in Table 2-8.	

Table 2-9 lists model-specific registers (MSRs) that are specific to the Intel Atom[®] processor E3000 Series (CPUID Signature DisplayFamily_DisplayModel value of 06_37H).

Table 2-9. Specific MSRs Supported by the Intel Atom® Processor E3000 Series with a CPUID SignatureDisplayFamily_DisplayModel Value of 06_37H

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 668H, 1640	MSR_CC6_DEMOTION_POLICY_CONFIG	
Core C6 Demotion Policy Config MSR		Package
63:0	Controls per-core C6 demotion policy. Writing a value of 0 disables core level HW demotion policy.	
Register Address: 669H, 1641	MSR_MC6_DEMOTION_POLICY_CONFIG	
Module C6 Demotion Policy Config MSR		Package
63:0	Controls module (i.e., two cores sharing the second-level cache) C6 demotion policy. Writing a value of 0 disables module level HW demotion policy.	
Register Address: 664H, 1636	MSR_MC6_RESIDENCY_COUNTER	
Module C6 Residency Counter (R/0)		Module
Note: C-state values are processor specif ACPI C-States.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
63:0	Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.	

Table 2-10 lists model-specific registers (MSRs) that are specific to Intel Atom[®] processor C2000 Series (CPUID Signature DisplayFamily_DisplayModel value of 06_4DH).

Table 2-10. Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signatu	ге
DisplayFamily_DisplayModel Value of 06_4DH	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W) If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	Core
1	Reserved.	
2	DCU Hardware Prefetcher Disable (R/W) If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	Core
63:3	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode (R/	N)	Package
7:0	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.	Package
15:8	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.	Package
23:16	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.	Package
31:24	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.	Package
39:32	Maximum Ratio Limit for 5C Maximum turbo ratio limit of 5 core active.	Package
47:40	Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6 core active.	Package
55:48	Maximum Ratio Limit for 7C Maximum turbo ratio limit of 7 core active.	Package
63:56	Maximum Ratio Limit for 8C Maximum turbo ratio limit of 8 core active.	Package
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers used in RAPL Interfaces	(R/O)	Package
See Section 15.10.1, "RAPL Interfaces."		
3:0	Power Units Power related information (in milliWatts) is based on the multiplier, 2^PU; where PU is an unsigned integer represented by bits 3:0. Default value is 0101b, indicating power unit is in 32 milliWatts increment.	
7:4	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
12:8	Energy Status Units.	
	Energy related information (in microJoules) is based on the multiplier, 2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 00101b, indicating energy unit is in 32 microJoules increment.	
15:13	Reserved.	
19:16	Time Unit	
	The value is 0000b, indicating time unit is in one second.	
63:20	Reserved.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package
See Section 15.10.3, "Package RAPL Do	main."	
Register Address: 66EH, 1646	MSR_PKG_POWER_INFO	
PKG RAPL Parameter (R/0)		Package
14:0	Thermal Spec Power (R/0)	
	The unsigned integer value is the equivalent of the thermal specification power of the package domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.	
63:15	Reserved.	

Table 2-10. Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_4DH (Contd.)

2.4.2 MSRs in Intel Atom[®] Processors Based on Airmont Microarchitecture

Intel Atom processor X7-Z8000 and X5-Z8000 series are based on the Airmont microarchitecture. These processors support MSRs listed in Table 2-6, Table 2-7, Table 2-8, and Table 2-11. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_4CH; see Table 2-1.

Table 2-11.	MSRs in Intel Atom [®] Processors Based on Airmont Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Module
This field indicates the intended scalable	bus clock speed for processors based on Airmont microarchitecture.	
3:0	 0000B: 083.3 MHz 0001B: 100.0 MHz 0010B: 133.3 MHz 0011B: 116.7 MHz 0100B: 080.0 MHz 0101B: 093.3 MHz 0110B: 090.0 MHz 0111B: 088.9 MHz 1000B: 087.5 MHz 	
63:5	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
C-State Configuration Control (R/W)		Module
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.		
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: No limit	
	001b: C1	
	010b: C2	
	110b: C6	
	111b: C7	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Redirection in C-	state (R/W)	Module
See http://biosbits.org.		
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-state Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	000b - C3 is the max C-State to include.	
	001b - Deep Power Down Technology is the max C-State.	
	010b - C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:0	PPO Power Limit #1 (R/W)	
	See Section 15.10.4, "PPO/PP1 RAPL Domains," and MSR_RAPL_POWER_UNIT in Table 2-8.	
15	Enable Power Limit #1 (R/W)	
	See Section 15.10.4, "PPO/PP1 RAPL Domains."	
16	Reserved.	
23:17	Time Window for Power Limit #1 (R/W)	
	Specifies the time duration over which the average power must remain below PP0_POWER_LIMIT #1(14:0). Supported Encodings:	
	0x0: 1 second time duration.	
	0x1: 5 second time duration (Default).	
	0x2: 10 second time duration.	
	0x3: 15 second time duration.	
	0x4: 20 second time duration.	
	0x5: 25 second time duration.	
	0x6: 30 second time duration.	
	0x7: 35 second time duration.	
	0x8: 40 second time duration.	
	0x9: 45 second time duration.	
	0xA: 50 second time duration.	
	0xB-0x7F - reserved.	
63:24	Reserved.	

2.5 MSRS IN INTEL ATOM[®] PROCESSORS BASED ON GOLDMONT MICROARCHITECTURE

Intel Atom processors based on the Goldmont microarchitecture support MSRs listed in Table 2-6 and Table 2-12. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_5CH; see Table 2-1.

In the Goldmont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Goldmont microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Module
49:0	Reserved.	
52:50	See Table 2-2.	

Table 2-12. MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
63:33	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (F	R/W)	Соге
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX inside SMX operation (R/WL)	
2	Enable VMX outside SMX operation (R/WL)	
14:8	SENTER local functions enables (R/WL)	
15	SENTER global functions enable (R/WL)	
18	SGX global functions enable (R/WL)	
63:19	Reserved.	
Register Address: 3BH, 59	IA32_TSC_ADJUST	
Per-Core TSC ADJUST (R/W)		Core
See Table 2-2.		
Register Address: C3H, 195	IA32_PMC2	
Performance Counter Register		Соге
See Table 2-2.		
Register Address: C4H, 196	IA32_PMC3	
Performance Counter Register		Core
See Table 2-2.		
Register Address: CEH, 206	MSR_PLATFORM_INFO	-
Platform Information		Package
	model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the maximum frequency that does not require turbo. Frequency = ratio * 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
30	Programmable TJ OFFSET (R/O)	Package
	When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify a temperature offset.	
39:31	Reserved.	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specie ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.		
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: No limit	
	0001b: C1	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7S	
	0110b: C8 0111b: C9	
	1000b: C10	
9:3	Reserved.	
10		
10	I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by	
	MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO)		Соге
Reports SMM capability enhancement. A	ccessible only while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1 indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.	
59	Long_Flow_Indication (SMM-RO)	
	If set to 1 indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported.	
63:60	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 188H, 392	IA32_PERFEVTSEL2	
See Table 2-2.		Соге
Register Address: 189H, 393	IA32_PERFEVTSEL3	
See Table 2-2.		Соге
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W)		
Allows a variety of processor functions	to be enabled and disabled.	
0	Fast-Strings Enable	Соге
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Package
	See Table 2-2. Default value is 1.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Соге
	See Table 2-2.	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	Core
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Соге
	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Package
	See Table 2-2.	
18	ENABLE MONITOR FSM (R/W)	Соге
	See Table 2-2.	
21:19	Reserved.	
22	Limit CPUID Maxval (R/W)	Core
	See Table 2-2.	
23	xTPR Message Disable (R/W)	Package
22:24	See Table 2-2.	
33:24	Reserved.	
34	XD Bit Disable (R/W)	Соге
27.25	See Table 2-3.	
37:35	Reserved.	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
38	Turbo Mode Disable (R/W)	Package
	When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	Reserved.	
2	DCU Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
63:3	Reserved.	
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management Contro	bl	Package
Various model specific features enumera	tion. See http://biosbits.org.	
0	EIST Hardware Coordination Disable (R/W)	
	When 0, enables hardware coordination of Enhanced Intel Speedstep Technology request from processor cores. When 1, disables hardware coordination of Enhanced Intel Speedstep Technology requests.	
21:1	Reserved.	
22	Thermal Interrupt Coordination Enable (R/W)	
	If set, then thermal interrupt on one core is routed to all cores.	
63:23	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode by C	ore Groups (R/W)	Package
Specifies Maximum Ratio Limit for each C monotonically.	ore Group. Max ratio for groups with more cores must decrease	
For groups with less than 4 cores, the ma 22 or less. For groups with more than 5 c	x ratio must be 32 or less. For groups with 4-5 cores, the max ratio must be cores, the max ratio must be 16 or less.	
7:0	Maximum Ratio Limit for Active Cores in Group 0	Package
	Maximum turbo ratio limit when the number of active cores is less than or	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	egister Information / Bit Fields Bit Description	
15:8	Maximum Ratio Limit for Active Cores in Group 1 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 1 threshold, and greater than the Group 0 threshold.	Package
23:16	Maximum Ratio Limit for Active Cores in Group 2 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 2 threshold, and greater than the Group 1 threshold.	Package
31:24	Maximum Ratio Limit for Active Cores in Group 3 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 3 threshold, and greater than the Group 2 threshold.	Package
39:32	Maximum Ratio Limit for Active Cores in Group 4 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 4 threshold, and greater than the Group 3 threshold.	Package
47:40	Maximum Ratio Limit for Active Cores in Group 5 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 5 threshold, and greater than the Group 4 threshold.	Package
55:48	Maximum Ratio Limit for Active Cores in Group 6 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 6 threshold, and greater than the Group 5 threshold.	Package
63:56	Maximum Ratio Limit for Active Cores in Group 7 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 7 threshold, and greater than the Group 6 threshold.	Package
Register Address: 1AEH, 430	MSR_TURBO_GROUP_CORECNT	
Group Size of Active Cores for Turbo Mod Writes of 0 threshold is ignored.	e Operation (R/W)	Package
7:0	Group 0 Core Count Threshold Maximum number of active cores to operate under the Group 0 Max Turbo Ratio limit.	Package
15:8	Group 1 Core Count Threshold Maximum number of active cores to operate under the Group 1 Max Turbo Ratio limit. Must be greater than the Group 0 Core Count.	Package
23:16	Group 2 Core Count Threshold Maximum number of active cores to operate under the Group 2 Max Turbo Ratio limit. Must be greater than the Group 1 Core Count.	Package
31:24	Group 3 Core Count Threshold Maximum number of active cores to operate under the Group 3 Max Turbo Ratio limit. Must be greater than the Group 2 Core Count.	Package
39:32	Group 4 Core Count Threshold Maximum number of active cores to operate under the Group 4 Max Turbo Ratio limit. Must be greater than the Group 3 Core Count.	Package
47:40	Group 5 Core Count Threshold Maximum number of active cores to operate under the Group 5 Max Turbo Ratio limit. Must be greater than the Group 4 Core Count.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
55:48	Group 6 Core Count Threshold	Package
	Maximum number of active cores to operate under the Group 6 Max Turbo Ratio limit. Must be greater than the Group 5 Core Count.	
63:56	Group 7 Core Count Threshold	Package
	Maximum number of active cores to operate under the Group 7 Max Turbo Ratio limit. Must be greater than the Group 6 Core Count, and not less than the total number of processor cores in the package. E.g., specify 255.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Reg	gister (R/W)	Соге
See Section 18.9.2, "Filtering of Last B	ranch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
9	EN_CALL_STACK	
63:10	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)		Соге
Contains an index (bits 0-4) that points See MSR_LASTBRANCH_0_FROM_IP.	to the MSR containing the most recent branch record.	
Register Address: 1FCH, 508	MSR_POWER_CTL	
Power Control Register		Соге
See http://biosbits.org.		
· · ·	Reserved.	
See http://biosbits.org. 0 1	Reserved. C1E Enable (R/W)	Package
0		Package
0	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores	Package
0 1 63:2	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	Package
0 1 63:2 Register Address: 210H, 528	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved.	Package
0 1 63:2 Register Address: 210H, 528 See Table 2-2.	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved.	
0 1 63:2 Register Address: 210H, 528 See Table 2-2. Register Address: 211H, 529	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved. IA32_MTRR_PHYSBASE8	
0	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved. IA32_MTRR_PHYSBASE8	Core

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address:	IA32_MTRR_PHYSMASK9	
213H, 531	See Table 2-2.	Соге
Register Address:	IA32_MCO_CTL2	
280H, 640	See Table 2-2.	Module
Register Address:	IA32_MC1_CTL2	
281H, 641	See Table 2-2.	Module
Register Address:	IA32_MC2_CTL2	
282H, 642	See Table 2-2.	Соге
Register Address: 283H, 643	IA32_MC3_CTL2	
See Table 2-2.	•	Module
Register Address: 284H, 644	IA32_MC4_CTL2	
See Table 2-2.		Package
Register Address: 285H, 645	IA32_MC5_CTL2	·
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.	+	Package
Register Address: 300H, 768	MSR_SGXOWNEREPOCHO	
Lower 64 Bit CR_SGXOWNEREPOCH (W)	Package
Writes do not update CR_SGXOWNEREF	OCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	
63:0	Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 301H, 769	MSR_SGXOWNEREPOCH1	
Upper 64 Bit CR_SGXOWNEREPOCH (W Writes do not update CR SGXOWNEREF) OCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	Package
63:0	Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	ł
	itectural Performance Monitoring Version 4."	Соге
0	Ovf_PMC0	
1	Ovf_PMC1	
2	Ovf_PMC2	
3	Ovf_PMC3	
21.4	Reserved.	
31:4		
31:4	Ovf_FixedCtr0	
	Ovf_FixedCtr0 Ovf_FixedCtr1	
32		
32 33	Ovf_FixedCtr1	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
57:56	Reserved.	
58	LBR_Frz	
59	CTR_Frz	
60	ASCI	
61	Ovf_Uncore	
62	Ovf_BufDSSAVE	
63	CondChgd	
Register Address: 390H, 912	IA32_PERF_GLOBAL_STATUS_RESET	
See Table 2-2 and Section 20.2.4, "Archi	tectural Performance Monitoring Version 4."	Core
0	Set 1 to clear Ovf_PMCO.	
1	Set 1 to clear Ovf_PMC1.	
2	Set 1 to clear Ovf_PMC2.	
3	Set 1 to clear Ovf_PMC3.	
31:4	Reserved.	
32	Set 1 to clear Ovf_FixedCtr0.	
33	Set 1 to clear Ovf_FixedCtr1.	
34	Set 1 to clear Ovf_FixedCtr2.	
54:35	Reserved.	
55	Set 1 to clear Trace_ToPA_PMI.	
57:56	Reserved.	
58	Set 1 to clear LBR_Frz.	
59	Set 1 to clear CTR_Frz.	
60	Set 1 to clear ASCI.	
61	Set 1 to clear Ovf_Uncore.	
62	Set 1 to clear Ovf_BufDSSAVE.	
63	Set 1 to clear CondChgd.	
Register Address: 391H, 913	IA32_PERF_GLOBAL_STATUS_SET	
See Table 2-2 and Section 20.2.4, "Archi	itectural Performance Monitoring Version 4."	Core
0	Set 1 to cause Ovf_PMC0 = 1.	
1	Set 1 to cause Ovf_PMC1 = 1.	
2	Set 1 to cause Ovf_PMC2 = 1.	
3	Set 1 to cause Ovf_PMC3 = 1.	
31:4	Reserved.	
32	Set 1 to cause Ovf_FixedCtrO = 1.	
33	Set 1 to cause Ovf_FixedCtr1 = 1.	
34	Set 1 to cause Ovf_FixedCtr2 = 1.	
54:35	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
55	Set 1 to cause Trace_ToPA_PMI = 1.	
57:56	Reserved.	
58	Set 1 to cause LBR_Frz = 1.	
59	Set 1 to cause CTR_Frz = 1.	
60	Set 1 to cause ASCI = 1.	
61	Set 1 to cause Ovf_Uncore.	
62	Set 1 to cause Ovf_BufDSSAVE.	
63	Reserved.	
Register Address: 392H, 914	IA32_PERF_GLOBAL_INUSE	
See Table 2-2.		Соге
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	•
See Table 2-2 and Section 20.6.2.4, "Pro	cessor Event Based Sampling (PEBS)."	Соге
0	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC0. (R/W)	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C3 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C6 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C3 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	MSRs."	Module
The IA32_MC2_ADDR register is either I IA32_MC2_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs."	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS," and Chapter 17.	Package

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 4C3H, 1219	IA32_A_PMC2	
See Table 2-2.		Core
Register Address: 4C4H, 1220	IA32_A_PMC3	
See Table 2-2.		Соге
Register Address: 4E0H, 1248	MSR_SMM_FEATURE_CONTROL	
Enhanced SMM Feature Control (SMM-R	W)	Package
Reports SMM capability Enhancement. <i>I</i>	Accessible only while in SMM.	
0	Lock (SMM-RWO)	
	When set to '1' locks this register from further changes.	
1	Reserved.	
2	SMM_Code_Chk_En (SMM-RW)	
	This control bit is available only if MSR_SMM_MCA_CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR.	
	When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.	
63:3	Reserved.	
Register Address: 4E2H, 1250	MSR_SMM_DELAYED	
SMM Delayed (SMM-RO)		Package
Reports the interruptible state of all log MSR_SMM_MCA_CAP[LONG_FLOW_IND	gical processors in the package. Available only while in SMM and ICATION] == 1.	
N-1:0	LOG_PROC_STATE (SMM-RO)	
	Each bit represents a processor core of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle.	
	The bit is automatically cleared at the end of each long event. The reset value of this field is 0.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 4E3H, 1251	MSR_SMM_BLOCKED	
SMM Blocked (SMM-RO) Reports the blocked state of all logical (processors in the package. Available only while in SMM.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope	
N-1:0	LOG_PROC_STATE (SMM-RO)		
	Each bit represents a processor core of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep.		
	The reset value of this field is 0FFFH.		
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.		
63:N	Reserved.		
Register Address: 500H, 1280	IA32_SGX_SVN_STATUS		
Status and SVN Threshold of SGX Suppor	t for ACM (R/O)	Соге	
0	Lock		
	See Section 39.11.3, "Interactions with Authenticated Code Modules (ACMs)."		
15:1	Reserved.		
23:16	SGX_SVN_SINIT		
	See Section 39.11.3, "Interactions with Authenticated Code Modules (ACMs)."		
63:24	Reserved.		
Register Address: 560H, 1376	IA32_RTIT_OUTPUT_BASE		
Trace Output Base Register (R/W) See Table 2-2.		Core	
Register Address: 561H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	1	
Trace Output Mask Pointers Register (R/N See Table 2-2.		Соге	
Register Address: 570H, 1392	IA32_RTIT_CTL		
Trace Control Register (R/W)		Core	
0	TraceEn		
1	CYCEn		
2	OS		
3	User		
6:4	Reserved, must be zero.		
7	CR3Filter		
8	ToPA Writing 0 will #GP if also setting TraceEn.		
9	MTCEn		
10	TSCEn		
11	DisRETC		
12	Reserved, must be zero.		
13	BranchEn		
17:14	MTCFreq		
<u></u>			

Register Address: Hex, Decimal	ess: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
18	Reserved, must be zero.	
22:19	CycThresh	
23	Reserved, must be zero.	
27:24	PSBFreq	
31:28	Reserved, must be zero.	
35:32	ADDR0_CFG	
39:36	ADDR1_CFG	
63:40	Reserved, must be zero.	
Register Address: 571H, 1393	IA32_RTIT_STATUS	
Tracing Status Register (R/W)	-	Core
0	FilterEn	
	Writes ignored.	
1	ContextEn	
	Writes ignored.	
2	TriggerEn	
	Writes ignored.	
3	Reserved	
4	Error (R/W)	
5	Stopped	
31:6	Reserved, must be zero.	
48:32	PacketByteCnt	
63:49	Reserved, must be zero.	
Register Address: 572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Match Register (R/W)		Core
4:0	Reserved	
63:5	CR3[63:5] value to match.	
Register Address: 580H, 1408	IA32_RTIT_ADDR0_A	
Region 0 Start Address (R/W)		Core
63:0	See Table 2-2.	
Register Address: 581H, 1409	IA32_RTIT_ADDR0_B	
Region 0 End Address (R/W)		Соге
63:0	See Table 2-2.	
Register Address: 582H, 1410	IA32_RTIT_ADDR1_A	
Region 1 Start Address (R/W)		Core
63:0	See Table 2-2.	
Register Address: 583H, 1411	IA32_RTIT_ADDR1_B	
Region 1 End Address (R/W)		Core
63:0	See Table 2-2.	

Register Address: Hex, Decimal	er Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers used in RAPL Interfaces	(R/O)	Package
See Section 15.10.1, "RAPL Interfaces."		
3:0	Power Units	
	Power related information (in Watts) is in unit of 1W/2 ^{PU} ; where PU is an unsigned integer represented by bits 3:0. Default value is 1000b, indicating power unit is in 3.9 milliWatts increment.	
7:4	Reserved.	
12:8	Energy Status Units	
	Energy related information (in Joules) is in unit of 1Joule/ (2^ESU); where ESU is an unsigned integer represented by bits 12:8. Default value is 01110b, indicating energy unit is in 61 microJoules.	
15:13	Reserved.	
19:16	Time Unit	
	Time related information (in seconds) is in unit of 1S/2 ^{TU} ; where TU is an unsigned integer represented by bits 19:16. Default value is 1010b, indicating power unit is in 0.977 millisecond.	
63:20	Reserved.	
Register Address: 60AH, 1546	MSR_PKGC3_IRTL	
Package C3 Interrupt Response Limit (R/ Note: C-state values are processor speci ACPI C-States.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C3 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60BH, 1547	MSR_PKGC_IRTL1	
Package C6/C7S Interrupt Response Lim	it 1 (R/W)	Package
This MSR defines the interrupt response C7S state.	time limit used by the processor to manage a transition to a package C6 or	
Note: C-state values are processor specit ACPI C-states.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 or C7S state.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60CH, 1548	MSR_PKGC_IRTL2	
Package C7 Interrupt Response Limit 2 (R/W)	Package
This MSR defines the interrupt response state.	time limit used by the processor to manage a transition to a package C7	
Note: C-state values are processor specil ACPI C-States.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C7 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60DH, 1549	MSR_PKG_C2_RESIDENCY	
Note: C-state values are processor specif ACPI C-states.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C2 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C2 states. Count at the same frequency as the TSC.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package
See Section 15.10.3, "Package RAPL Dor	nain."	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O)		Package
See Section 15.10.3, "Package RAPL Dor	nain."	
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	
PKG Perf Status (R/O)		Package
See Section 15.10.3, "Package RAPL Dor	nain."	
Register Address: 614H, 1556	MSR_PKG_POWER_INFO	
PKG RAPL Parameters (R/W)		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:0	Thermal Spec Power (R/W)	
	See Section 15.10.3, "Package RAPL Domain."	
15	Reserved.	
30:16	Minimum Power (R/W)	
	See Section 15.10.3, "Package RAPL Domain."	
31	Reserved.	
46:32	Maximum Power (R/W)	
	See Section 15.10.3, "Package RAPL Domain."	
47	Reserved.	
54:48	Maximum Time Window (R/W)	
	Specified by 2 ^Y * (1.0 + Z/4.0) * Time_Unit, where "Y" is the unsigned	
	integer value represented by bits 52:48, "Z" is an unsigned integer	
	represented by bits 54:53. "Time_Unit" is specified by the "Time Units" field of MSR_RAPL_POWER_UNIT.	
63:55	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	I
DRAM RAPL Power Limit Control (R/W)		Package
See Section 15.10.5, "DRAM RAPL Doma	n."	·····g·
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	I
DRAM Energy Status (R/O)		Package
See Section 15.10.5, "DRAM RAPL Doma	n."	·g-
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	L
DRAM Performance Throttling Status (R/	0)	Package
See Section 15.10.5, "DRAM RAPL Doma	n."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
See Section 15.10.5, "DRAM RAPL Doma	n."	
Register Address: 632H, 1586	MSR_PKG_C10_RESIDENCY	
Note: C-state values are processor specif ACPI C-states.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C10 Residency Counter (R/O)	
	Value since last reset that the entire SOC is in an SOi3 state. Count at the same frequency as the TSC.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 15.10.4, "PPO/PP1 RAPL Do	nains."	
Register Address: 641H, 1601	MSR_PP1_ENERGY_STATUS	
PP1 Energy Status (R/O)		Package
		-
See Section 15.10.4, "PPO/PP1 RAPL Do	nains."	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Fields Bit Description	
ConfigTDP Control (R/W)	•	Package
7:0	MAX_NON_TURBO_RATIO (RW/L)	
	System BIOS can program this field.	
30:8	Reserved.	
31	TURBO_ACTIVATION_RATIO_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: 64FH, 1615	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proces	sor Cores (R/W)	Package
(Frequency refers to processor core freq	juency.)	
0	PROCHOT Status (R0)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
2	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
3	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
8:4	Reserved.	
9	Core Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to domain-level power limiting.	
10	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
11	Max Turbo Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to multi-core turbo limits.	
12	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
13	Turbo Transition Attenuation Status (R0)	
	When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.	
14	Maximum Efficiency Frequency Status (R0)	
	When set, frequency is reduced below the maximum efficiency frequency.	
15	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
18	Package-Level PL1 Power Limiting Log	
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
24:20	Reserved.	
25	Core Power Limiting Log	
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
26	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
30	Maximum Efficiency Frequency Log	
	When set, indicates that the Maximum Efficiency Frequency Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:31	Reserved.	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	

Register Address: Hex, Decimal	I Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record O From IP (R/W) One of 32 pairs of last branch record regis pointers to the source instruction. See als	ters on the last branch record stack. The From_IP part of the stack contains ;o:	Core
 Last Branch Record Stack TOS at 1C9+ Section 18.6 and record format in Section 		
0:47	From Linear Address (R/W)	
62:48	Signed extension of bits 47:0.	
63	Mispred	
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_	_ _FROM_IP.	Соге
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Core
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_	_ _FROM_IP.	Соге
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Соге
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_	_FROM_IP.	Соге
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP	•
Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_O	_FROM_IP.	Соге
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_O_	FROM_IP.	Core
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP	
Last Branch Record 8 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0		
Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP	
Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_O_	_FROM_IP.	Core
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP	
Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0	_FROM_IP.	Соге
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Nam	ne)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 11 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP	
Last Branch Record 12 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP	
Last Branch Record 13 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 68EH, 1678	MSR_LASTBRANCH_14_FROM_IP	
Last Branch Record 14 From IP (R/W)	•	Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP	
Last Branch Record 15 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 690H, 1680	MSR_LASTBRANCH_16_FROM_IP	
Last Branch Record 16 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 691H, 1681	MSR_LASTBRANCH_17_FROM_IP	
Last Branch Record 17 From IP (R/W)	•	Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 692H, 1682	MSR_LASTBRANCH_18_FROM_IP	
Last Branch Record 18 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 693H, 1683	MSR_LASTBRANCH_19_FROM_IP	
Last Branch Record 19From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 694H, 1684	MSR_LASTBRANCH_20_FROM_IP	
Last Branch Record 20 From IP (R/W)	•	Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 695H, 1685	MSR_LASTBRANCH_21_FROM_IP	
Last Branch Record 21 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 696H, 1686	MSR_LASTBRANCH_22_FROM_IP	
Last Branch Record 22 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 697H, 1687	MSR_LASTBRANCH_23_FROM_IP	
Last Branch Record 23 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 698H, 1688	MSR_LASTBRANCH_24_FROM_IP	

 Table 2-12.
 MSRs in Intel Atom[®] Processors Based on Goldmont Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 24 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 699H, 1689	MSR_LASTBRANCH_25_FROM_IP	
Last Branch Record 25 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69AH, 1690	MSR_LASTBRANCH_26_FROM_IP	
Last Branch Record 26 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69BH, 1691	MSR_LASTBRANCH_27_FROM_IP	
Last Branch Record 27 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69CH, 1692	MSR_LASTBRANCH_28_FROM_IP	
Last Branch Record 28 From IP (R/W)	·	Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69DH, 1693	MSR_LASTBRANCH_29_FROM_IP	
Last Branch Record 29 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69EH, 1694	MSR_LASTBRANCH_30_FROM_IP	
Last Branch Record 30 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69FH, 1695	MSR_LASTBRANCH_31_FROM_IP	
Last Branch Record 31 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_TO_IP	
Last Branch Record 0 To IP (R/W)		Соге
	sters on the last branch record stack. The To_IP part of the stack contains d elapsed cycles from last LBR update. See Section 18.6.	
0:47	Target Linear Address (R/W)	
63:48	Elapsed cycles from last update to the LBR.	
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6C4H, 1732	 MSR_LASTBRANCH_4_TO_IP	

Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 4 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C	_T0_IP.	
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C	_T0_IP.	
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C	_T0_IP.	
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP	
Last Branch Record 8 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP	
Last Branch Record 9 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP	
Last Branch Record 10 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP	
Last Branch Record 11 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_TO_IP	
Last Branch Record 12 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP	
Last Branch Record 13 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP	
Last Branch Record 14 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_T0_IP	
Last Branch Record 15 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6D0H, 1744	MSR_LASTBRANCH_16_T0_IP	
Last Branch Record 16 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6D1H, 1745	MSR_LASTBRANCH_17_T0_IP	

 Table 2-12.
 MSRs in Intel Atom[®] Processors Based on Goldmont Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 17 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D2H, 1746	MSR_LASTBRANCH_18_TO_IP	
Last Branch Record 18 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D3H, 1747	MSR_LASTBRANCH_19_TO_IP	
Last Branch Record 19To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D4H, 1748	MSR_LASTBRANCH_20_TO_IP	
Last Branch Record 20 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D5H, 1749	MSR_LASTBRANCH_21_TO_IP	
Last Branch Record 21 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D6H, 1750	MSR_LASTBRANCH_22_TO_IP	
Last Branch Record 22 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D7H, 1751	MSR_LASTBRANCH_23_TO_IP	
Last Branch Record 23 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D8H, 1752	MSR_LASTBRANCH_24_TO_IP	
Last Branch Record 24 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6D9H, 1753	MSR_LASTBRANCH_25_T0_IP	
Last Branch Record 25 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6DAH, 1754	MSR_LASTBRANCH_26_T0_IP	
Last Branch Record 26 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6DBH, 1755	MSR_LASTBRANCH_27_TO_IP	
Last Branch Record 27 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6DCH, 1756	MSR_LASTBRANCH_28_TO_IP	
Last Branch Record 28 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_		
Register Address: 6DDH, 1757	MSR_LASTBRANCH_29_TO_IP	
Last Branch Record 29 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6DEH, 1758	MSR_LASTBRANCH_30_TO_IP	

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 30 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_	0_TO_IP.	
Register Address: 6DFH, 1759	MSR_LASTBRANCH_31_TO_IP	
Last Branch Record 31 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_	0_TO_IP.	
Register Address: 802H, 2050	IA32_X2APIC_APICID	
x2APIC ID register (R/0)		Соге
Register Address: 803H, 2051	IA32_X2APIC_VERSION	
x2APIC Version register (R/O)		Соге
Register Address: 808H, 2056	IA32_X2APIC_TPR	
x2APIC Task Priority register (R/W)	-	Соге
Register Address: 80AH, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority register (R/O))	Соге
Register Address: 80BH, 2059	IA32_X2APIC_EOI	
x2APIC EOI register (W/O)		Core
Register Address: 80DH, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination register (R/C))	Core
Register Address: 80FH, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Interrupt Vector regist	er (R/W)	Core
Register Address: 810H, 2064	IA32_X2APIC_ISR0	
x2APIC In-Service register bits [31:0] (R	/0)	Core
Register Address: 811H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service register bits [63:32] (R/0)	Core
Register Address: 812H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service register bits [95:64] (R/0)	Соге
Register Address: 813H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service register bits [127:96]	(R/O)	Соге
Register Address: 814H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service register bits [159:128		Соге
Register Address: 815H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service register bits [191:160	 D] (R/O)	Core
Register Address: 816H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service register bits [223:192	2] (R/O)	Соге
Register Address: 817H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service register bits [255:224	4] (R/O)	Соге
Register Address: 818H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode register bits [31:0] (R/O)	Соге
Register Address: 819H, 2073	IA32_X2APIC_TMR1	

 Table 2-12.
 MSRs in Intel Atom[®] Processors Based on Goldmont Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
x2APIC Trigger Mode register bits [63:32] (R/O)	Соге
Register Address: 81AH, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode register bits [95:64] (R/O)	Core
Register Address: 81BH, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode register bits [127:9	6] (R/O)	Соге
Register Address: 81CH, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode register bits [159:1	28] (R/O)	Соге
Register Address: 81DH, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode register bits [191:1	60] (R/O)	Соге
Register Address: 81EH, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode register bits [223:1	92] (R/O)	Соге
Register Address: 81FH, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode register bits [255:2	24] (R/O)	Core
Register Address: 820H, 2080	IA32_X2APIC_IRRO	
x2APIC Interrupt Request register bits [3	1:0] (R/O)	Core
Register Address: 821H, 2081	IA32_X2APIC_IRR1	
x2APIC Interrupt Request register bits [6	3:32] (R/O)	Соге
Register Address: 822H, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Request register bits [9	5:64] (R/O)	Core
Register Address: 823H, 2083	IA32_X2APIC_IRR3	
x2APIC Interrupt Request register bits [1	27:96] (R/O)	Core
Register Address: 824H, 2084	IA32_X2APIC_IRR4	
x2APIC Interrupt Request register bits [1	59:128] (R/O)	Соге
Register Address: 825H, 2085	IA32_X2APIC_IRR5	
x2APIC Interrupt Request register bits [1	91:160] (R/O)	Соге
Register Address: 826H, 2086	IA32_X2APIC_IRR6	
x2APIC Interrupt Request register bits [2	23:192] (R/O)	Соге
Register Address: 827H, 2087	IA32_X2APIC_IRR7	
x2APIC Interrupt Request register bits [2	55:224] (R/O)	Соге
Register Address: 828H, 2088	IA32_X2APIC_ESR	
x2APIC Error Status register (R/W)	•	Соге
Register Address: 82FH, 2095	IA32_X2APIC_LVT_CMCI	
x2APIC LVT Corrected Machine Check Inter	errupt register (R/W)	Соге
Register Address: 830H, 2096	IA32_X2APIC_ICR	
x2APIC Interrupt Command register (R/W)	Соге
Register Address: 832H, 2098	IA32_X2APIC_LVT_TIMER	
x2APIC LVT Timer Interrupt register (R/w	V)	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	-
Register Information / Bit Fields	Bit Description	Scope
Register Address: 833H, 2099	IA32_X2APIC_LVT_THERMAL	
x2APIC LVT Thermal Sensor Interrupt r	egister (R/W)	Core
Register Address: 834H, 2100	IA32_X2APIC_LVT_PMI	
x2APIC LVT Performance Monitor regis	ter (R/W)	Core
Register Address: 835H, 2101	IA32_X2APIC_LVT_LINTO	
x2APIC LVT LINTO register (R/W)		Соге
Register Address: 836H, 2102	IA32_X2APIC_LVT_LINT1	
x2APIC LVT LINT1 register (R/W)		Соге
Register Address: 837H, 2103	IA32_X2APIC_LVT_ERROR	
x2APIC LVT Error register (R/W)	+	Core
Register Address: 838H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count register (R/W)		Соге
Register Address: 839H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count register (R/O)		Соге
Register Address: 83EH, 2110	IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration register (R	/w)	Core
Register Address: 83FH, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI register (W/O)		Core
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)		Соге
31:0	Reserved.	
33:32	CLOS (R/W)	
63: 34	Reserved.	
Register Address: D10H, 3344	IA32_L2_QOS_MASK_0	
L2 Class Of Service Mask - CLOS 0 (R/W)	Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	AX[15:0] >=0.	
0:7	CBM: Bit vector of available L2 ways for CLOS 0 enforcement.	
63:8	Reserved.	
Register Address: D11H, 3345	IA32_L2_QOS_MASK_1	
L2 Class Of Service Mask - CLOS 1 (R/W		Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_M		
0:7	CBM: Bit vector of available L2 ways for CLOS 0 enforcement.	
63:8	Reserved.	
Register Address: D12H, 3346	IA32_L2_QOS_MASK_2	
L2 Class Of Service Mask - CLOS 2 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Module
0:7	CBM: Bit vector of available L2 ways for CLOS 0 enforcement.	
63:8	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D13H, 3347	IA32_L2_QOS_MASK_3	
L2 Class Of Service Mask - CLOS 3 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX	K[15:0] >=3.	
0:19	CBM: Bit vector of available L2 ways for CLOS 3 enforcement.	
63:20	Reserved.	
Register Address: D90H, 3472	IA32_BNDCFGS	
See Table 2-2.		Core
Register Address: DA0H, 3488	IA32_XSS	
See Table 2-2.		Соге
See Table 2-6, and Table 2-12 for MSR de of 06_5CH.	finitions applicable to processors with a CPUID Signature DisplayFamily_Disp	layModel value

2.6 MSRS IN INTEL ATOM[®] PROCESSORS BASED ON GOLDMONT PLUS MICROARCHITECTURE

Intel Atom processors based on the Goldmont Plus microarchitecture support MSRs listed in Table 2-6, Table 2-12, and Table 2-13. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_7AH; see Table 2-1. For an MSR listed in Table 2-13 that also appears in the model-specific tables of prior generations, Table 2-13 supersede prior generation tables.

In the Goldmont Plus microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Goldmont Plus microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor (R/	N)	Соге
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX inside SMX operation (R/WL)	
2	Enable VMX outside SMX operation (R/WL)	
14:8	SENTER local functions enables (R/WL)	
15	SENTER global functions enable (R/WL)	
17	SGX Launch Control Enable (R/WL)	
	This bit must be set to enable runtime reconfiguration of SGX Launch Control via IA32_SGXLEPUBKEYHASHn MSR.	
	Valid if CPUID.(EAX=07H, ECX=0H): ECX[30] = 1.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
18	SGX global functions enable (R/WL)	
63:19	Reserved.	
Register Address: 8CH, 140	IA32_SGXLEPUBKEYHASHO	
See Table 2-2.		Core
Register Address: 8DH, 141	IA32_SGXLEPUBKEYHASH1	
See Table 2-2.		Core
Register Address: 8EH, 142	IA32_SGXLEPUBKEYHASH2	
See Table 2-2.		Core
Register Address: 8FH, 143	IA32_SGXLEPUBKEYHASH3	
See Table 2-2.		Соге
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
(R/W) See Table 2-2. See Section 20.6.2.	4, "Processor Event Based Sampling (PEBS)."	Соге
0	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC0.	
1	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC1.	
2	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC2.	
3	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC3.	
31:4	Reserved.	
32	Enable PEBS trigger and recording for IA32_FIXED_CTR0.	
33	Enable PEBS trigger and recording for IA32_FIXED_CTR1.	
34	Enable PEBS trigger and recording for IA32_FIXED_CTR2.	
63:35	Reserved.	
Register Address: 570H, 1392	IA32_RTIT_CTL	
Trace Control Register (R/W)		Core
0	TraceEn	
1	CYCEn	
2	OS	
3	User	
4	PwrEvtEn	
5	FUPonPTW	
6	FabricEn	
7	CR3Filter	
8	ToPA Writing 0 will #GP if also setting TraceEn.	
9	MTCEn	
10	TSCEn	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
11	DisRETC	
12	PTWEn	
13	BranchEn	
17:14	MTCFreq	
18	Reserved, must be zero.	
22:19	CycThresh	
23	Reserved, must be zero.	
27:24	PSBFreq	
31:28	Reserved, must be zero.	
35:32	ADDRO_CFG	
39:36	ADDR1_CFG	
63:40	Reserved, must be zero.	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	1
pointers to the source instruction. See alsLast Branch Record Stack TOS at 1C9F		Core
Register Address: 681H—69FH, 1665— 1695	MSR_LASTBRANCH_i_FROM_IP	
Last Branch Record <i>i</i> From IP (R/W)	I	Соге
See description of MSR_LASTBRANCH_0	_FROM_IP; <i>i</i> = 1-31.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP	
pointers to the Destination instruction. Se		Core
 Section 18.7, "Last Branch, Call Stack, I Microarchitecture." 	nterrupt, and Exception Recording for Processors based on Goldmont Plus	
Register Address: 6C1H—6DFH, 1729— 1759	MSR_LASTBRANCH_i_TO_IP	
Last Branch Record <i>i</i> To IP (R/W)	·	Соге
See description of MSR_LASTBRANCH_0	_TO_IP; <i>i</i> = 1-31.	
Register Address: DCOH, 3520	MSR_LASTBRANCH_INFO_0	
Last Branch Record O Additional Informat One of the three MSRs that make up the 1 elapsed cycle information. See also: Last Branch Record Stack TOS at 1C9F Section 18.9.1, "LBR Stack."	irst entry of the 32-entry LBR stack. This part of the stack contains flag and	Core
Register Address: DC1H, 3521	MSR_LASTBRANCH_INFO_1	
Last Branch Record 1 Additional Informat See description of MSR_LASTBRANCH_IN	ion (R/W)	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	-
Register Information / Bit Fields	Bit Description	Scope
Register Address: DC2H, 3522	MSR_LASTBRANCH_INFO_2	
Last Branch Record 2 Additional Informat	ion (R/W)	Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DC3H, 3523	MSR_LASTBRANCH_INFO_3	
Last Branch Record 3 Additional Informat	ion (R/W)	Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DC4H, 3524	MSR_LASTBRANCH_INFO_4	
Last Branch Record 4 Additional Informat See description of MSR_LASTBRANCH_IN		Соге
Register Address: DC5H, 3525	MSR_LASTBRANCH_INFO_5	
Last Branch Record 5 Additional Informat		Соге
See description of MSR_LASTBRANCH_IN		core
Register Address: DC6H, 3526	MSR_LASTBRANCH_INFO_6	
Last Branch Record 6 Additional Informat		Core
See description of MSR_LASTBRANCH_IN		
Register Address: DC7H, 3527	MSR_LASTBRANCH_INFO_7	
Last Branch Record 7 Additional Informat	ion (R/W)	Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DC8H, 3528	MSR_LASTBRANCH_INFO_8	
Last Branch Record 8 Additional Informat	ion (R/W)	Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DC9H, 3529	MSR_LASTBRANCH_INFO_9	
Last Branch Record 9 Additional Informat	ion (R/W)	Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DCAH, 3530	MSR_LASTBRANCH_INFO_10	
Last Branch Record 10 Additional Informa	tion (R/W)	Core
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DCBH, 3531	MSR_LASTBRANCH_INFO_11	
Last Branch Record 11 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DCCH, 3532	MSR_LASTBRANCH_INFO_12	
Last Branch Record 12 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN		
Register Address: DCDH, 3533	MSR_LASTBRANCH_INFO_13	
Last Branch Record 13 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN		
Register Address: DCEH, 3534	MSR_LASTBRANCH_INFO_14	
Last Branch Record 14 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN	F0_0.	

Register Address: Hex, Decimal	Register Name (Former Register Name	· · · ·
Register Information / Bit Fields	Bit Description	Scope
Register Address: DCFH, 3535	MSR_LASTBRANCH_INFO_15	·
Last Branch Record 15 Additional Informa	tion (R/W)	Соге
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DD0H, 3536	MSR_LASTBRANCH_INFO_16	
Last Branch Record 16 Additional Informa	tion (R/W)	Core
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DD1H, 3537	MSR_LASTBRANCH_INFO_17	
Last Branch Record 17 Additional Informa	tion (R/W)	Core
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DD2H, 3538	MSR_LASTBRANCH_INFO_18	
Last Branch Record 18 Additional Informa	tion (R/W)	Core
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DD3H, 3539	MSR_LASTBRANCH_INFO_19	
Last Branch Record 19 Additional Informa	tion (R/W)	Core
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DD4H, 3520	MSR_LASTBRANCH_INFO_20	
Last Branch Record 20 Additional Informa		Core
See description of MSR_LASTBRANCH_IN	F0_0.	
Register Address: DD5H, 3521	MSR_LASTBRANCH_INFO_21	
Last Branch Record 21 Additional Informa		Core
See description of MSR_LASTBRANCH_IN		
Register Address: DD6H, 3522	MSR_LASTBRANCH_INFO_22	
Last Branch Record 22 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN		
Register Address: DD7H, 3523	MSR_LASTBRANCH_INFO_23	
Last Branch Record 23 Additional Informa		Core
See description of MSR_LASTBRANCH_IN		
Register Address: DD8H, 3524	MSR_LASTBRANCH_INFO_24	
Last Branch Record 24 Additional Informa		Core
See description of MSR_LASTBRANCH_IN		
Register Address: DD9H, 3525	MSR_LASTBRANCH_INFO_25	-
Last Branch Record 25 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN		
Register Address: DDAH, 3526	MSR_LASTBRANCH_INFO_26	<u> </u>
Last Branch Record 26 Additional Informa		Соге
See description of MSR_LASTBRANCH_IN		
Register Address: DDBH, 3527	MSR_LASTBRANCH_INFO_27	Cara
Last Branch Record 27 Additional Informa See description of MSR_LASTBRANCH_IN		Core
שייין איז	i u_u.	

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope Register Address: DDCH, 3528 MSR LASTBRANCH INFO 28 Last Branch Record 28 Additional Information (R/W) Соге See description of MSR LASTBRANCH INFO 0. Register Address: DDDH, 3529 MSR LASTBRANCH INFO 29 Last Branch Record 29 Additional Information (R/W) Соге See description of MSR_LASTBRANCH_INFO_0. Register Address: DDEH, 3530 MSR LASTBRANCH INFO 30 Last Branch Record 30 Additional Information (R/W) Соге See description of MSR_LASTBRANCH_INFO_0 MSR LASTBRANCH INFO 31 Register Address: DDFH, 3531 Last Branch Record 31 Additional Information (R/W) Соге See description of MSR LASTBRANCH INFO 0. See Table 2-6, Table 2-12, and Table 2-13 for MSR definitions applicable to processors with a CPUID Signature DisplayFamily DisplayModel value of 06 7AH.

Table 2-13. MSRs in Intel Atom[®] Processors Based on Goldmont Plus Microarchitecture (Contd.)

2.7 MSRS IN INTEL ATOM[®] PROCESSORS BASED ON TREMONT MICROARCHITECTURE

Processors based on the Tremont microarchitecture support MSRs listed in Table 2-6, Table 2-12, Table 2-13, and Table 2-14. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_86H, 06_96H, or 06_9CH; see Table 2-1. For an MSR listed in Table 2-14 that also appears in the model-specific tables of prior generations, Table 2-14 supersede prior generation tables.

In the Tremont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Tremont microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
28:0	Reserved.	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
30	Reserved.	
31	Reserved.	
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
IA32 Core Capabilities Register If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.		Соге
4:0	Reserved.	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL (MSR address 33H).	
63:6	Reserved.	
Register Address: 2A0H, 672	MSR_PRMRR_BASE_0	
Processor Reserved Memory Range Regis	ter - Physical Base Control Register (R/W)	Соге
2:0	MEMTYPE: PRMRR BASE Memory Type.	
3	CONFIGURED: PRMRR BASE Configured.	
11:4	Reserved.	
51:12	BASE: PRMRR Base Address.	
63:52	Reserved.	
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	·
(R/W) See Table 2-2. See Section 20.6.2.4	, "Processor Event Based Sampling (PEBS)."	Соге
<i>n</i> :0	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMCx. The maximum value n can be determined from CPUID.0AH:EAX[15:8].	
31: <i>n</i> +1	Reserved.	
32+ <i>m</i> :32	Enable PEBS trigger and recording for IA32_FIXED_CTRx. The maximum value m can be determined from CPUID.0AH:EDX[4:0].	
59:33+ <i>m</i>	Reserved.	
60	Pend a PerfMon Interrupt (PMI) after each PEBS event.	
62:61	Specifies PEBS output destination. Encodings: 00B: DS Save Area. 01B: Intel PT trace output. Supported if IA32_PERF_CAPABILITIES.PEBS_OUTPUT_PT_AVAIL[16] and CPUID.07H.0.EBX[25] are set. 10B: Reserved. 11B: Reserved.	
63	Reserved.	
Register Address: 1309H—130BH, 4873—4875	MSR_RELOAD_FIXED_CTRx	·
Reload value for IA32_FIXED_CTRx (R/W)		
47:0	Value loaded into IA32_FIXED_CTRx when a PEBS record is generated while PEBS_EN_FIXEDx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and FIXED_CTRx is overflowed.	
63:48	Reserved.	
Register Address: 14C1H—14C4H, 5313—5316	MSR_RELOAD_PMCx	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Reload value for IA32_PMCx (R/W)		Соге
47:0	Value loaded into IA32_PMCx when a PEBS record is generated while PEBS_EN_PMCx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and PMCx is overflowed.	
63:48	Reserved.	
See Table 2-6, Table 2-12, Table 2-13, a DisplayFamily_DisplayModel value of 06	nd Table 2-14 for MSR definitions applicable to processors with a CPUID Sig _86H.	nature

2.8 MSRS IN PROCESSORS BASED ON NEHALEM MICROARCHITECTURE

Table 2-15 lists model-specific registers (MSRs) that are common for Nehalem microarchitecture. These include the Intel Core i7 and i5 processor family. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, 06_1FH, or 06_2EH; see Table 2-1. Additional MSRs specific to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH are listed in Table 2-16. Some MSRs listed in these tables are used by BIOS. More information about these MSR can be found at http://biosbits.org.

The column "Scope" represents the package/core/thread scope of individual bit field of an MSR. "Thread" means this bit field must be programmed on each logical processor independently. "Core" means the bit field must be programmed on each processor core independently, logical processors in the same core will be affected by change of this bit on the other logical processor in the same core. "Package" means the bit field must be programmed once for each physical package. Change of a bit field with a package scope will affect all logical processors in that physical package.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait Addr	ess Range Determination," and Table 2-2.	Thread
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Counter	," and Table 2-2.	Thread
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Package
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Package
49:0	Reserved.	
52:50	See Table 2-2.	
63:53	Reserved.	
Register Address: 1BH, 27	IA32_APIC_BASE	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 11.4.4, "Local APIC Status a	nd Location," and Table 2-2.	Thread
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Thread
31:0	SMI Count (R/O)	
	Running count of SMI events since last RESET.	
63:32	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor (R	/w)	Thread
See Table 2-2.		
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Соге
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Thread
See Table 2-2.		
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C3H, 195	IA32_PMC2	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C4H, 196	IA32_PMC3	
Performance Counter Register	•	Thread
See Table 2-2.		
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information	•	Package
Contains power management and other	model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. The invariant TSC frequency can be computed by multiplying this ratio by 133.33 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	

Register Address: Hex, Decimal	dress: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	
29	Programmable TDC-TDP Limit for Turbo Mode (R/O) When set to 1, indicates that TDC and TDP Limits for Turbo mode are programmable. When set to 0, indicates TDC and TDP Limits for Turbo mode are not programmable.	Package
39:30	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 133.33MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W) Note: C-state values are processor speci ACPI C-States. See http://biosbits.org.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Core
2:0 9:3 10	Package C-State Limit (R/W)Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.The following C-state code name encodings are supported:000b: C0 (no package C-sate support)001b: C1 (Behavior is the same as 000b)010b: C3011b: C6100b: C7101b and 110b: Reserved111: No package C-state limit.Note: This field cannot be used to limit package C-state to C3.Reserved.I/O MWAIT Redirection Enable (R/W)When set, will map IO_read instructions sent to IO register specified by	
1 4.1 1	MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO) When set, locks bits 15:0 of this register until next reset.	
23:16	Reserved.	
24	Interrupt filtering enable (R/W) When set, processor cores in a deep C-State will wake only when the event message is destined for that core. When 0, all processor cores in a deep C- State will wake for an event message.	
25	C3 state auto demotion enable (R/W) When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
26	C1 state auto demotion enable (R/W)	
	When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Redirection in C- See http://biosbits.org.	state (R/W)	Core
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-state Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	000b - C3 is the max C-State to include.	
	001b - C6 is the max C-State to include.	
	010b - C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: E7H, 231	IA32_MPERF	T
Maximum Performance Frequency Clock See Table 2-2.	c Count (R/W)	Thread
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Co See Table 2-2.	unt (R/W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	
See Table 2-2.		Thread
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Thread
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.		Thread
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.		Thread
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status	•	Thread
0	RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	
1	EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Thread
7:0	Event Select	
15:8	UMask	
16	USR	
17	OS	
18	Edge	
19	PC	
20	INT	
21	AnyThread	
22	EN	
23	INV	
31:24	CMASK	
63:32	Reserved.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.	1	Thread
Register Address: 188H, 392	IA32_PERFEVTSEL2	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Thread
Register Address: 189H, 393	IA32_PERFEVTSEL3	
See Table 2-2.		Thread
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.		Соге
15:0	Current Performance State Value.	

Register Address: Hex, Decimal	Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:16	Reserved.	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Thread
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
IA32_CLOCK_MODULATION MSR was or	iginally named IA32_THERM_CONTROL MSR.	
0	Reserved.	
3:1	On demand Clock Modulation Duty Cycle (R/W)	
4	On demand Clock Modulation Enable (R/W)	
63:5	Reserved.	
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)		Соге
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	E
Thermal Monitor Status (R/W)		Соге
See Table 2-2.		
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W)		
Allows a variety of processor functions		
0	Fast-Strings Enable	Thread
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Thread
	See Table 2-2. Default value is 1.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Thread
	See Table 2-2.	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	Thread
12	See Table 2-2.	These d
12	Processor Event Based Sampling Unavailable (R/O) See Table 2-2.	Thread
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Dadrage
10	See Table 2-2.	Package
18	ENABLE MONITOR FSM. (R/W) See Table 2-2.	Thread
21:19	Reserved.	111000

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
22	Limit CPUID Maxval (R/W) See Table 2-2.	Thread
23	xTPR Message Disable (R/W) See Table 2-2.	Thread
22:24	Reserved.	
33:24		Thread
34	XD Bit Disable (R/W) See Table 2-3.	meau
37:35	Reserved.	
38	 Turbo Mode Disable (R/W) When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. 	Package
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Thread
15:0	Reserved.	
23:16	Temperature Target (R) The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
63:24	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W) If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	Core
1	L2 Adjacent Cache Line Prefetcher Disable (R/W) If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	Core
2	DCU Hardware Prefetcher Disable (R/W) If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	Соге
3	DCU IP Prefetcher Disable (R/W) If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	Core
63:4	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	

Register Address: Hex, Decimal	imal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Offcore Response Event Select Register	(R/W)	Thread
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management Contr	ol	
Various model specific features enumera	ation. See http://biosbits.org.	
0	EIST Hardware Coordination Disable (R/W)	Package
	When 0, enables hardware coordination of Enhanced Intel Speedstep Technology request from processor cores. When 1, disables hardware coordination of Enhanced Intel Speedstep Technology requests.	
1	Energy/Performance Bias Enable (R/W)	Thread
	This bit makes the IA32_ENERGY_PERF_BIAS register (MSR 1B0h) visible to software with Ring 0 privileges. This bit's status (1 or 0) is also reflected by CPUID.(EAX=06h):ECX[3].	
63:2	Reserved.	
Register Address: 1ACH, 428	MSR_TURBO_POWER_CURRENT_LIMIT	
See http://biosbits.org.		
14:0	TDP Limit (R/W)	Package
	TDP limit in 1/8 Watt granularity.	
15	TDP Limit Override Enable (R/W)	Package
	A value = 0 indicates override is not active; a value = 1 indicates override is active.	
30:16	TDC Limit (R/W)	Package
	TDC limit in 1/8 Amp granularity.	
31	TDC Limit Override Enable (R/W)	Package
	A value = 0 indicates override is not active; a value = 1 indicates override is active.	
63:32	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.		Package
7:0	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.	Package
15:8	Maximum Ratio Limit for 2C	Package
13.0	Maximum turbo ratio limit of 2 core active.	1 denoge
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	5-
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
63:32	Reserved.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record Filtering Select Rec	ister (R/W)	Соге
See Section 18.9.2, "Filtering of Last Br	anch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
See MSR_LASTBRANCH_0_FROM_IP (a	to the MSR containing the most recent branch record. t 680H).	Thread
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W) See Table 2-2.		Thread
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record From Linear IP (I Contains a pointer to the last branch in generated or the last interrupt that wa	struction that the processor executed prior to the last exception that was	Thread
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
exception that was generated or the la	et of the last branch instruction that the processor executed prior to the last st interrupt that was handled. IA32_SMRR_PHYSBASE	Thread
Register Address: 1F2H, 498	IA32_SMRK_PHTSBASE	C
See Table 2-2.		Соге
Register Address: 1F3H, 499	IA32_SMRR_PHYSMASK	
See Table 2-2.		Core
Register Address: 1FCH, 508	MSR_POWER_CTL	
Power Control Register See http://biosbits.org.		Core
0	Reserved.	
1	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	Package
63:2	Reserved.	

Register Address: Hex, Decimal	ss: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Thread
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Thread
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.		Thread
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.		Thread
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Thread
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.		Thread
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.		Thread
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.		Thread
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.	-	Thread
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.		Thread
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Thread
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.	-	Thread
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.		Thread
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Thread
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Thread
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Thread
Register Address: 210H, 528	IA32_MTRR_PHYSBASE8	
See Table 2-2.		Thread
Register Address: 211H, 529	IA32_MTRR_PHYSMASK8	
See Table 2-2.		Thread
Register Address: 212H, 530	IA32_MTRR_PHYSBASE9	

Register Address: Hex, Decimal Register Name (Former Register Name)		ame)
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Thread
Register Address: 213H, 531	IA32_MTRR_PHYSMASK9	
See Table 2-2.		Thread
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.	·	Thread
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.	•	Thread
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.	-	Thread
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.	•	Thread
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.	·	Thread
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Thread
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Thread
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	+	Thread
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Thread
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Thread
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	·
See Table 2-2.	-	Thread
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Thread
Register Address: 280H, 640	IA32_MCO_CTL2	·
See Table 2-2.		Package
Register Address: 281H, 641	IA32_MC1_CTL2	•
See Table 2-2.		Package
Register Address: 282H, 642	IA32_MC2_CTL2	
See Table 2-2.		Соге
Register Address: 283H, 643	IA32_MC3_CTL2	•
See Table 2-2.		Core
Register Address: 284H, 644	IA32_MC4_CTL2	
See Table 2-2.	+	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 285H, 645	IA32_MC5_CTL2	·
See Table 2-2.		Соге
Register Address: 286H, 646	IA32_MC6_CTL2	•
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W) See Table 2-2.		Thread
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter R See Table 2-2.	legister 0 (R/W)	Thread
Register Address: 30AH, 778	IA32_FIXED_CTR1	•
Fixed-Function Performance Counter R See Table 2-2.	egister 1 (R/W)	Thread
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter R See Table 2-2.	egister 2 (R/W)	Thread
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 18.4.1, "IA3	2_DEBUGCTL MSR."	Thread
5:0	LBR Format	
	See Table 2-2.	
6	PEBS Record Format	
7	PEBSSaveArchRegs	
	See Table 2-2.	
11:8	PEBS_REC_FORMAT	
	See Table 2-2.	
12	SMM_FREEZE See Table 2-2.	
63:13	Reserved.	
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Registe See Table 2-2.	er (R/W)	Thread
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 20.6.2.2, "G	lobal Counter Control Facilities."	Thread
Register Address: 38EH, 910	MSR_PERF_GLOBAL_STATUS	
Provides single-bit status used by soft	ware to query the overflow condition of each performance counter. (R/O)	Thread

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
61	UNC_Ovf	
	Uncore overflowed if 1.	
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	-
See Table 2-2. See Section 20.6.2.2, "GI	obal Counter Control Facilities."	Thread
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
	obal Counter Control Facilities." Allows software to clear counter overflow function PMCs (IA32_FIXED_CTRx) or general-purpose PMCs via a single	Thread
Register Address: 390H, 912	MSR_PERF_GLOBAL_OVF_CTRL	
(R/W)		Thread
61	CLR_UNC_Ovf	
	Set 1 to clear UNC_Ovf.	
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Section 20.3.1.1.1, "Processor Ever	t Based Sampling (PEBS)."	Thread
0	Enable PEBS on IA32_PMC0 (R/W)	
1	Enable PEBS on IA32_PMC1 (R/W)	
2	Enable PEBS on IA32_PMC2 (R/W)	
3	Enable PEBS on IA32_PMC3 (R/W)	
31:4	Reserved.	
32	Enable Load Latency on IA32_PMC0 (R/W)	
33	Enable Load Latency on IA32_PMC1 (R/W)	
34	Enable Load Latency on IA32_PMC2 (R/W)	
35	Enable Load Latency on IA32_PMC3 (R/W)	
63:36	Reserved.	
Register Address: 3F6H, 1014	MSR_PEBS_LD_LAT	
See Section 20.3.1.1.2, "Load Latency P	erformance Monitoring Facility."	Thread
15:0	Minimum threshold latency value of tagged load operation that will be counted. (R/W)	
63:36	Reserved.	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C3 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package

Table 2-15. MSRs in Processors Based on Nehalem Microarchitecture (Contd.) Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
63:0	Package C6 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	ł
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C7 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	·
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Core
63:0	CORE C3 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C6 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Package
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	MSRs."	Package
The IA32_MC0_ADDR register is either IA32_MC0_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 403H, 1027	IA32_MCO_MISC	1
See Section 16.3.2.4, "IA32_MCI_MISC M	ISRs."	Package
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCI_CTL MS	SRs."	Package
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Package
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	MSRs."	Package
The IA32_MC1_ADDR register is either IA32_MC1_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	, all reads and writes to this MSR will cause a general-protection exception.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope Register Address: 407H, 1031 IA32 MC1 MISC See Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Register Address: 408H, 1032 IA32_MC2_CTL Соге See Section 16.3.2.1, "IA32 MCi CTL MSRs." Register Address: 409H, 1033 IA32 MC2 STATUS See Section 16.3.2.2, "IA32_MCi_STATUS MSRS." Соге IA32 MC2 ADDR Register Address: 40AH, 1034 See Section 16.3.2.3, "IA32 MCi ADDR MSRs." Соге The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 40BH, 1035 IA32 MC2 MISC See Section 16.3.2.4, "IA32 MCi MISC MSRs." Соге Register Address: 40CH, 1036 IA32 MC3 CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs." Соге Register Address: 40DH, 1037 IA32 MC3 STATUS See Section 16.3.2.2, "IA32_MCi_STATUS MSRS." Соге IA32_MC3_ADDR Register Address: 40EH, 1038 See Section 16.3.2.3, "IA32_MCi_ADDR MSRs." Соге The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR MC4 STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 40FH, 1039 IA32 MC3 MISC Соге See Section 16.3.2.4, "IA32_MCi_MISC MSRs." IA32_MC4_CTL Register Address: 410H, 1040 See Section 16.3.2.1, "IA32_MCi_CTL MSRs." Соге Register Address: 411H, 1041 IA32 MC4 STATUS See Section 16.3.2.2, "IA32 MCi STATUS MSRS." Соге Register Address: 412H, 1042 IA32_MC4_ADDR See Section 16.3.2.3, "IA32_MCi_ADDR MSRs." Соге The MSR MC3 ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR MC3 STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 413H, 1043 IA32_MC4 MISC See Section 16.3.2.4, "IA32_MCi_MISC MSRs." Соге Register Address: 414H, 1044 IA32_MC5_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs." Соге Register Address: 415H, 1045 IA32 MC5 STATUS See Section 16.3.2.2, "IA32_MCi_STATUS MSRS." Соге

Register Address: Hex, Decimal	s in Processors Based on Nehalem Microarchitecture (Lontd.) Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR N	ISRs."	Core
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC M	SRs."	Core
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 17. Package		
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR N	+ 1SRs."	Package
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC M	SRs."	Package
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	s MSRS," and Chapter 17.	Package
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR N	i 1SRs."	Package
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC M	SRs."	Package
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs." Packa		Package
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS," and Chapter 17.	Package
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR N	1SRs."	Package
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC M	SRs."	Package
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capabil		Thread
See Table 2-2 and Appendix A.1, "Basic V	/MX Information."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-based VM-execution Controls (R/O)		Thread
See Table 2-2 and Appendix A.3, "VM-Ex		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
	Processor-Based VM-Execution Controls (R/O)	Thread
See Appendix A.3, "VM-Execution Contro		
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Capability Reporting Register of VM-Ex	it Controls (R/O)	Thread
See Table 2-2 and Appendix A.4, "VM-E	xit Controls."	
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-En	try Controls (R/O)	Thread
See Table 2-2 and Appendix A.5, "VM-E	ntry Controls."	
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous VN	IX Capabilities (R/O)	Thread
See Table 2-2 and Appendix A.6, "Misce	ellaneous Data."	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CRO Bi	ts Fixed to 0 (R/O)	Thread
See Table 2-2 and Appendix A.7, "VMX-	Fixed Bits in CRO."	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRO Bi	ts Fixed to 1 (R/O)	Thread
See Table 2-2 and Appendix A.7, "VMX-	Fixed Bits in CRO."	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 Bi	ts Fixed to 0 (R/O)	Thread
See Table 2-2 and Appendix A.8, "VMX-	Fixed Bits in CR4."	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 Bi	ts Fixed to 1 (R/O)	Thread
See Table 2-2 and Appendix A.8, "VMX-	Fixed Bits in CR4."	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMCS	Field Enumeration (R/O)	Thread
See Table 2-2 and Appendix A.9, "VMCS	S Enumeration."	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
Capability Reporting Register of Second	Jary Processor-Based VM-Execution Controls (R/O)	Thread
See Appendix A.3, "VM-Execution Cont	rols."	
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W)	+	Thread
See Table 2-2 and Section 20.6.3.4, "De	ebug Store (DS) Mechanism."	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record O From IP (R/W)	·	Thread
One of sixteen pairs of last branch reco contains pointers to the source instruc	ord registers on the last branch record stack. The From_IP part of the stack tion. See also:	
 Last Branch Record Stack TOS at 1C See Section 18.9.1 and record formation 		
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_	_O_FROM_IP.	
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Nar	ne)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 2 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP	
Last Branch Record 8 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP	
Last Branch Record 9 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP	
Last Branch Record 10 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP	
Last Branch Record 11 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP	
Last Branch Record 12 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C	LFROM_IP.	
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP	
Last Branch Record 13 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C	LFROM_IP.	
Register Address: 68EH, 1678	MSR_LASTBRANCH_14_FROM_IP	
Last Branch Record 14 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 15 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_FROM_IP.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP	
ast Branch Record 0 To IP (R/W)		Thread
One of sixteen pairs of last branch recon pointers to the destination instruction.	d registers on the last branch record stack. This part of the stack contains	
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_TO_IP.	
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_TO_IP.	
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP	
ast Branch Record 3 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_TO_IP.	
Register Address: 6C4H, 1732	MSR_LASTBRANCH_4_TO_IP	
ast Branch Record 4 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_TO_IP.	
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_TO_IP.	
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_TO_IP.	
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP	
ast Branch Record 7 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_TO_IP.	
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP	
_ast Branch Record 8 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_TO_IP.	
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP	
_ast Branch Record 9 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_TO_IP.	
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP	
ast Branch Record 10 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_TO_IP.	
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP	
_ast Branch Record 11 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_TO_IP.	

Register Address: Hex, Decimal	Rs in Processors Based on Nehalem Microarchitecture (Contd.) Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_TO_IP	I
Last Branch Record 12 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP	·
Last Branch Record 13 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_TO_IP.	
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP	
Last Branch Record 14 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_T0_IP	
Last Branch Record 15 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 802H, 2050	IA32_X2APIC_APICID	
x2APIC ID Register (R/O)		Thread
Register Address: 803H, 2051	IA32_X2APIC_VERSION	
x2APIC Version Register (R/O)		Thread
Register Address: 808H, 2056	IA32_X2APIC_TPR	
x2APIC Task Priority Register (R/W)		Thread
Register Address: 80AH, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority Register (R/O)		Thread
Register Address: 80BH, 2059	IA32_X2APIC_EOI	
x2APIC EOI Register (W/O)		Thread
Register Address: 80DH, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination Register (R/O)	Thread
Register Address: 80FH, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Interrupt Vector Register	er (R/W)	Thread
Register Address: 810H, 2064	IA32_X2APIC_ISR0	
x2APIC In-Service Register Bits [31:0] (R	/0)	Thread
Register Address: 811H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service Register Bits [63:32] (I	⊢ R/0)	Thread
Register Address: 812H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service Register Bits [95:64] (I	R/O)	Thread
Register Address: 813H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service Register Bits [127:96]	(R/0)	Thread
Register Address: 814H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service Register Bits [159:128	3] (R/O)	Thread
Register Address: 815H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service Register Bits [191:160		Thread

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 816H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service Register Bits [223:192	2] (R/O)	Thread
Register Address: 817H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service Register Bits [255:224	4] (R/O)	Thread
Register Address: 818H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode Register Bits [31:0] (R/O)	Thread
Register Address: 819H, 2073	IA32_X2APIC_TMR1	
x2APIC Trigger Mode Register Bits [63:3	2] (R/O)	Thread
Register Address: 81AH, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode Register Bits [95:6	4] (R/O)	Thread
Register Address: 81BH, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode Register Bits [127:	96] (R/O)	Thread
Register Address: 81CH, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode Register Bits [159:	128] (R/O)	Thread
Register Address: 81DH, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode Register Bits [191:	160] (R/O)	Thread
Register Address: 81EH, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode Register Bits [223:	192] (R/O)	Thread
Register Address: 81FH, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode Register Bits [255:	224] (R/O)	Thread
Register Address: 820H, 2080	IA32_X2APIC_IRR0	
x2APIC Interrupt Request Register Bits [31:0] (R/0)	Thread
Register Address: 821H, 2081	IA32_X2APIC_IRR1	
x2APIC Interrupt Request Register Bits [63:32] (R/O)	Thread
Register Address: 822H, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Request Register Bits [95:64] (R/O)	Thread
Register Address: 823H, 2083	IA32_X2APIC_IRR3	
x2APIC Interrupt Request Register Bits [127:96] (R/O)	Thread
Register Address: 824H, 2084	IA32_X2APIC_IRR4	
x2APIC Interrupt Request Register Bits [159:128] (R/O)	Thread
Register Address: 825H, 2085	IA32_X2APIC_IRR5	
x2APIC Interrupt Request Register Bits [191:160] (R/O)	Thread
Register Address: 826H, 2086	IA32_X2APIC_IRR6	
x2APIC Interrupt Request Register Bits [223:192] (R/O)	Thread
Register Address: 827H, 2087	IA32_X2APIC_IRR7	
x2APIC Interrupt Request Register Bits [255:224] (R/O)	Thread
Register Address: 828H, 2088	IA32_X2APIC_ESR	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
x2APIC Error Status Register (R/W)		Thread
Register Address: 82FH, 2095	IA32_X2APIC_LVT_CMCI	
x2APIC LVT Corrected Machine Check In	terrupt Register (R/W)	Thread
Register Address: 830H, 2096	IA32_X2APIC_ICR	
x2APIC Interrupt Command Register (R/	W)	Thread
Register Address: 832H, 2098	IA32_X2APIC_LVT_TIMER	
x2APIC LVT Timer Interrupt Register (R/	/ /W)	Thread
Register Address: 833H, 2099	IA32_X2APIC_LVT_THERMAL	
x2APIC LVT Thermal Sensor Interrupt Re	egister (R/W)	Thread
Register Address: 834H, 2100	IA32_X2APIC_LVT_PMI	
x2APIC LVT Performance Monitor Regist	ter (R/W)	Thread
Register Address: 835H, 2101	IA32_X2APIC_LVT_LINTO	
x2APIC LVT LINTO Register (R/W)	+	Thread
Register Address: 836H, 2102	IA32_X2APIC_LVT_LINT1	
x2APIC LVT LINT1 Register (R/W)	1	Thread
Register Address: 837H, 2103	IA32_X2APIC_LVT_ERROR	·
x2APIC LVT Error Register (R/W)		Thread
Register Address: 838H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count Register (R/W)	+	Thread
Register Address: 839H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count Register (R/O)		Thread
Register Address: 83EH, 2110	IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration Register (RA	/w)	Thread
Register Address: 83FH, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI Register (W/O)	+	Thread
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables		Thread
See Table 2-2.		
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W)		Thread
See Table 2-2.		
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Addres	s (R/W)	Thread
See Table 2-2.	1	
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W)		Thread
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Map of BASE Address of FS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/V	V)	Thread
See Table 2-2.		
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W)		Thread
See Table 2-2 and Section 18.17.2, "IA32	2_TSC_AUX Register and RDTSCP Support."	

2.8.1 Additional MSRs in the Intel[®] Xeon[®] Processor 5500 and 3400 Series

The Intel Xeon Processor 5500 and 3400 series supports additional model-specific registers listed in Table 2-16. These MSRs also apply to the Intel Core i7 and i5 processor family with a CPUID Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH; see Table 2-1.

Table 2-16. Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series

Register Address: Hex, Decimal	Register Name (Former Register Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Actual maximum turbo frequency is multip	lied by 133.33MHz.	Package
(Not available in model 06_2EH.)		
7:0	Maximum Turbo Ratio Limit 1C (R/O)	
	Maximum Turbo mode ratio limit with 1 core active.	
15:8	Maximum Turbo Ratio Limit 2C (R/O)	
	Maximum Turbo mode ratio limit with 2 cores active.	
23:16	Maximum Turbo Ratio Limit 3C (R/O)	
	Maximum Turbo mode ratio limit with 3 cores active.	
31:24	Maximum Turbo Ratio Limit 4C (R/O)	
	Maximum Turbo mode ratio limit with 4 cores active.	
63:32	Reserved.	
Register Address: 301H, 769	MSR_GQ_SNOOP_MESF	
MSR_GQ_SNOOP_MESF	·	Package
0	From M to S (R/W)	
1	From E to S (R/W)	
2	From S to S (R/W)	
3	From F to S (R/W)	
4	From M to I (R/W)	

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope 5 From E to I (R/W) 6 From S to I (R/W) 7 From F to I (R/W) 63:8 Reserved. Register Address: 391H, 913 MSR UNCORE PERF GLOBAL CTRL See Section 20.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 392H, 914 MSR UNCORE PERF GLOBAL STATUS See Section 20.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 393H, 915 MSR_UNCORE_PERF_GLOBAL_OVF_CTRL See Section 20.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 394H, 916 MSR UNCORE FIXED CTRO See Section 20.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 395H, 917 MSR UNCORE FIXED CTR CTRL See Section 20.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 396H, 918 MSR_UNCORE_ADDR_OPCODE_MATCH See Section 20.3.1.2.3, "Uncore Address/Opcode Match MSR." Package Register Address: 3B0H, 960 MSR UNCORE PMCO See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B1H, 961 MSR UNCORE PMC1 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package MSR_UNCORE_PMC2 Register Address: 3B2H, 962 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B3H, 963 MSR UNCORE PMC3 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B4H, 964 MSR UNCORE PMC4 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B5H, 965 MSR UNCORE PMC5 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package MSR UNCORE PMC6 Register Address: 3B6H, 966 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B7H, 967 MSR UNCORE PMC7 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3COH, 944 MSR_UNCORE_PERFEVTSEL0 See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3C1H, 945 MSR UNCORE PERFEVTSEL1 Package See Section 20.3.1.2.2, "Uncore Performance Event Configuration Facility." MSR UNCORE PERFEVTSEL2 Register Address: 3C2H, 946

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C3H, 947	MSR_UNCORE_PERFEVTSEL3	
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C4H, 948	MSR_UNCORE_PERFEVTSEL4	
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C5H, 949	MSR_UNCORE_PERFEVTSEL5	
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C6H, 950	MSR_UNCORE_PERFEVTSEL6	
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C7H, 951	MSR_UNCORE_PERFEVTSEL7	
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package

Table 2-16. Additional MSRs in the Intel[®] Xeon[®] Processor 5500 and 3400 Series (Contd.)

2.8.2 Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series

The Intel Xeon Processor 7500 series supports MSRs listed in Table 2-15 (except MSR address 1ADH) and additional model-specific registers listed in Table 2-17. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2EH.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Reserved. Attempt to read/write will cause	e #UD.	Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal	Register Name (Former	Register Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.	·	Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.	•	Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 294H, 660	IA32_MC20_CTL2	
See Table 2-2.		Package
Register Address: 295H, 661	IA32_MC21_CTL2	
See Table 2-2.	•	Package
Register Address: 394H, 816	MSR_W_PMON_FIXED_CTR	
Uncore W-box perfmon fixed counter.		Package
Register Address: 395H, 817	MSR_W_PMON_FIXED_CTR_CTL	
Uncore U-box perfmon fixed counter contr	ol MSR.	Package
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSR:	<i>n</i>	Package
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS I	ISRS," and Chapter 17.	Package
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MS	Rs."	Package
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSF	s."	Package
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 16.3.2.1, "IA32_MCI_CTL MSR	<i>"</i>	Package
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS I	ISRS," and Chapter 17.	Package
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MS	÷ ₹s.″	Package
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSF	S."	Package
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSR	, , , , , , , , , , , , , , , , , , ,	Package
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS I	ISRS," and Chapter 17.	Package
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MS	Rs."	Package
Register Address: 42FH, 1071	IA32_MC11_MISC	

Table 2-17. Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register I	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.4, "IA32_MCi_MISC MS	SRs."	Package
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 17.	Package
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	SRs."	Package
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	S MSRS," and Chapter 17.	Package
Register Address: 436H, 1078	IA32_MC13_ADDR	·
See Section 16.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	SRS."	Package
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	S MSRS," and Chapter 17.	Package
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	SRS."	Package
Register Address: 43CH, 1084	IA32_MC15_CTL	•
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	5 MSRS," and Chapter 17.	Package
Register Address: 43EH, 1086	IA32_MC15_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	SRs."	Package
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS		Package
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	,
Register Information / Bit Fields	Bit Description	Scope
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs	н	Package
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 17.	Package
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSR	S."	Package
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs	н н	Package
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS M	iSRS," and Chapter 17.	Package
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSR	S."	Package
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs	н	Package
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 17.	Package
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSR	S.″	Package
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs	н	Package
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 17.	Package
Register Address: 452H, 1106	IA32_MC20_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 453H, 1107	IA32_MC20_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSR	S."	Package
Register Address: 454H, 1108	IA32_MC21_CTL	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MSRs	" 	Package
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 17.	Package
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: COOH, 3072	MSR_U_PMON_GLOBAL_CTRL	
Uncore U-box perfmon global control MSR.		Package
Register Address: C01H, 3073	MSR_U_PMON_GLOBAL_STATUS	
Uncore U-box perfmon global status MSR.		Package
Register Address: C02H, 3074	MSR_U_PMON_GLOBAL_OVF_CTRL	
Uncore U-box perfmon global overflow con	trol MSR.	Package
Register Address: C10H, 3088	MSR_U_PMON_EVNT_SEL	
Uncore U-box perfmon event select MSR.		Package
Register Address: C11H, 3089	MSR_U_PMON_CTR	
Uncore U-box perfmon counter MSR.		Package
Register Address: C20H, 3104	MSR_B0_PMON_BOX_CTRL	
Uncore B-box 0 perfmon local box control N	t 1SR.	Package
Register Address: C21H, 3105	MSR_B0_PMON_BOX_STATUS	
Uncore B-box 0 perfmon local box status M	ISR.	Package
Register Address: C22H, 3106	MSR_B0_PMON_BOX_OVF_CTRL	
Uncore B-box 0 perfmon local box overflow	v control MSR.	Package
Register Address: C30H, 3120	MSR_B0_PMON_EVNT_SEL0	
Uncore B-box 0 perfmon event select MSR.		Package
Register Address: C31H, 3121	MSR_B0_PMON_CTR0	
Uncore B-box 0 perfmon counter MSR.		Package
Register Address: C32H, 3122	MSR_B0_PMON_EVNT_SEL1	
Uncore B-box 0 perfmon event select MSR.		Package
Register Address: C33H, 3123	MSR_B0_PMON_CTR1	
Uncore B-box 0 perfmon counter MSR.	+	Package
Register Address: C34H, 3124	MSR_B0_PMON_EVNT_SEL2	
Uncore B-box 0 perfmon event select MSR.	·	Package
Register Address: C35H, 3125	MSR_B0_PMON_CTR2	
Uncore B-box 0 perfmon counter MSR.		Package
Register Address: C36H, 3126	MSR_B0_PMON_EVNT_SEL3	
Uncore B-box 0 perfmon event select MSR.		Package

Register Address: Hex, Decimal	Register Name (Former Register N	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C37H, 3127	MSR_B0_PMON_CTR3	
Uncore B-box 0 perfmon counter MSR.		Package
Register Address: C40H, 3136	MSR_S0_PMON_BOX_CTRL	
Uncore S-box 0 perfmon local box control	MSR.	Package
Register Address: C41H, 3137	MSR_S0_PMON_BOX_STATUS	
Uncore S-box 0 perfmon local box status N	ISR.	Package
Register Address: C42H, 3138	MSR_S0_PMON_BOX_OVF_CTRL	
Uncore S-box 0 perfmon local box overflow	v control MSR.	Package
Register Address: C50H, 3152	MSR_S0_PMON_EVNT_SEL0	
Uncore S-box 0 perfmon event select MSR		Package
Register Address: C51H, 3153	MSR_S0_PMON_CTR0	
Uncore S-box 0 perfmon counter MSR.		Package
Register Address: C52H, 3154	MSR_S0_PMON_EVNT_SEL1	
Uncore S-box 0 perfmon event select MSR		Package
Register Address: C53H, 3155	MSR_S0_PMON_CTR1	
Uncore S-box 0 perfmon counter MSR.		Package
Register Address: C54H, 3156	MSR_S0_PMON_EVNT_SEL2	
Uncore S-box 0 perfmon event select MSR		Package
Register Address: C55H, 3157	MSR_S0_PMON_CTR2	
Uncore S-box 0 perfmon counter MSR.		Package
Register Address: C56H, 3158	MSR_S0_PMON_EVNT_SEL3	
Uncore S-box 0 perfmon event select MSR		Package
Register Address: C57H, 3159	MSR_S0_PMON_CTR3	
Uncore S-box 0 perfmon counter MSR.		Package
Register Address: C60H, 3168	MSR_B1_PMON_BOX_CTRL	
Uncore B-box 1 perfmon local box control	MSR.	Package
Register Address: C61H, 3169	MSR_B1_PMON_BOX_STATUS	
Uncore B-box 1 perfmon local box status N	ISR.	Package
Register Address: C62H, 3170	MSR_B1_PMON_BOX_OVF_CTRL	
Uncore B-box 1 perfmon local box overflow	N control MSR.	Package
Register Address: C70H, 3184	MSR_B1_PMON_EVNT_SEL0	
Uncore B-box 1 perfmon event select MSR	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: C71H, 3185	MSR_B1_PMON_CTR0	
Uncore B-box 1 perfmon counter MSR.		Package
Register Address: C72H, 3186	MSR_B1_PMON_EVNT_SEL1	
Uncore B-box 1 perfmon event select MSR		Package
Register Address: C73H, 3187	MSR_B1_PMON_CTR1	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore B-box 1 perfmon counter MSR.	·	Package
Register Address: C74H, 3188	MSR_B1_PMON_EVNT_SEL2	
Uncore B-box 1 perfmon event select MSR	· ·	Package
Register Address: C75H, 3189	MSR_B1_PMON_CTR2	
Uncore B-box 1 perfmon counter MSR.	•	Package
Register Address: C76H, 3190	MSR_B1_PMON_EVNT_SEL3	
Uncore B-box 1vperfmon event select MSF	т. А.	Package
Register Address: C77H, 3191	MSR_B1_PMON_CTR3	
Uncore B-box 1 perfmon counter MSR.	•	Package
Register Address: C80H, 3120	MSR_W_PMON_BOX_CTRL	
Uncore W-box perfmon local box control M	SR.	Package
Register Address: C81H, 3121	MSR_W_PMON_BOX_STATUS	
Uncore W-box perfmon local box status MS	R.	Package
Register Address: C82H, 3122	MSR_W_PMON_BOX_OVF_CTRL	
Uncore W-box perfmon local box overflow	control MSR.	Package
Register Address: C90H, 3136	MSR_W_PMON_EVNT_SEL0	
Uncore W-box perfmon event select MSR.		Package
Register Address: C91H, 3137	MSR_W_PMON_CTR0	
Uncore W-box perfmon counter MSR.	•	Package
Register Address: C92H, 3138	MSR_W_PMON_EVNT_SEL1	
Uncore W-box perfmon event select MSR.		Package
Register Address: C93H, 3139	MSR_W_PMON_CTR1	
Uncore W-box perfmon counter MSR.		Package
Register Address: C94H, 3140	MSR_W_PMON_EVNT_SEL2	
Uncore W-box perfmon event select MSR.	+	Package
Register Address: C95H, 3141	MSR_W_PMON_CTR2	
Uncore W-box perfmon counter MSR.		Package
Register Address: C96H, 3142	MSR_W_PMON_EVNT_SEL3	
Uncore W-box perfmon event select MSR.		Package
Register Address: C97H, 3143	MSR_W_PMON_CTR3	
Uncore W-box perfmon counter MSR.	+	Package
Register Address: CAOH, 3232	MSR_M0_PMON_BOX_CTRL	
Jncore M-box 0 perfmon local box control	MSR.	Package
Register Address: CA1H, 3233	MSR_M0_PMON_BOX_STATUS	
Uncore M-box 0 perfmon local box status N	1SR.	Package
Register Address: CA2H, 3234	MSR_M0_PMON_BOX_OVF_CTRL	
Uncore M-box 0 perfmon local box overflow	w control MSR.	Package

Register Address: Hex, Decimal	Register Name (Former Register	r Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: CA4H, 3236	MSR_M0_PMON_TIMESTAMP	
Uncore M-box 0 perfmon time stamp unit s	elect MSR.	Package
Register Address: CA5H, 3237	MSR_M0_PMON_DSP	
Uncore M-box 0 perfmon DSP unit select M	SR.	Package
Register Address: CA6H, 3238	MSR_M0_PMON_ISS	
Uncore M-box 0 perfmon ISS unit select MS	R.	Package
Register Address: CA7H, 3239	MSR_M0_PMON_MAP	
Uncore M-box 0 perfmon MAP unit select M	SR.	Package
Register Address: CA8H, 3240	MSR_M0_PMON_MSC_THR	
Uncore M-box 0 perfmon MIC THR select M	SR.	Package
Register Address: CA9H, 3241	MSR_M0_PMON_PGT	
Uncore M-box 0 perfmon PGT unit select M	SR.	Package
Register Address: CAAH, 3242	MSR_M0_PMON_PLD	
Uncore M-box 0 perfmon PLD unit select M	SR.	Package
Register Address: CABH, 3243	MSR_M0_PMON_ZDP	
Uncore M-box 0 perfmon ZDP unit select M	SR.	Package
Register Address: CBOH, 3248	MSR_M0_PMON_EVNT_SEL0	
Uncore M-box 0 perfmon event select MSR		Package
Register Address: CB1H, 3249	MSR_M0_PMON_CTR0	
Uncore M-box 0 perfmon counter MSR.		Package
Register Address: CB2H, 3250	MSR_M0_PMON_EVNT_SEL1	
Uncore M-box 0 perfmon event select MSR		Package
Register Address: CB3H, 3251	MSR_M0_PMON_CTR1	
Uncore M-box 0 perfmon counter MSR.		Package
Register Address: CB4H, 3252	MSR_M0_PMON_EVNT_SEL2	
Uncore M-box 0 perfmon event select MSR		Package
Register Address: CB5H, 3253	MSR_M0_PMON_CTR2	
Uncore M-box 0 perfmon counter MSR.	-	Package
Register Address: CB6H, 3254	MSR_M0_PMON_EVNT_SEL3	
Uncore M-box 0 perfmon event select MSR		Package
Register Address: CB7H, 3255	MSR_M0_PMON_CTR3	
Uncore M-box 0 perfmon counter MSR.		Package
Register Address: CB8H, 3256	MSR_M0_PMON_EVNT_SEL4	
Uncore M-box 0 perfmon event select MSR		Package
Register Address: CB9H, 3257	MSR_M0_PMON_CTR4	
Uncore M-box 0 perfmon counter MSR.		Package
Register Address: CBAH, 3258	MSR_M0_PMON_EVNT_SEL5	

Register Address: Hex, Decimal	Register Name (Former Register	r Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore M-box 0 perfmon event select MSR		Package
Register Address: CBBH, 3259	MSR_M0_PMON_CTR5	
Uncore M-box 0 perfmon counter MSR.		Package
Register Address: CCOH, 3264	MSR_S1_PMON_BOX_CTRL	
Uncore S-box 1 perfmon local box control N	isr.	Package
Register Address: CC1H, 3265	MSR_S1_PMON_BOX_STATUS	
Uncore S-box 1 perfmon local box status M	SR.	Package
Register Address: CC2H, 3266	MSR_S1_PMON_BOX_OVF_CTRL	
Uncore S-box 1 perfmon local box overflow	v control MSR.	Package
Register Address: CD0H, 3280	MSR_S1_PMON_EVNT_SEL0	
Uncore S-box 1 perfmon event select MSR.		Package
Register Address: CD1H, 3281	MSR_S1_PMON_CTR0	
Uncore S-box 1 perfmon counter MSR.	•	Package
Register Address: CD2H, 3282	MSR_S1_PMON_EVNT_SEL1	
Uncore S-box 1 perfmon event select MSR.		Package
Register Address: CD3H, 3283	MSR_S1_PMON_CTR1	
Uncore S-box 1 perfmon counter MSR.		Package
Register Address: CD4H, 3284	MSR_S1_PMON_EVNT_SEL2	
Uncore S-box 1 perfmon event select MSR.	•	Package
Register Address: CD5H, 3285	MSR_S1_PMON_CTR2	
Uncore S-box 1 perfmon counter MSR.		Package
Register Address: CD6H, 3286	MSR_S1_PMON_EVNT_SEL3	
Uncore S-box 1 perfmon event select MSR.		Package
Register Address: CD7H, 3287	MSR_S1_PMON_CTR3	
Uncore S-box 1 perfmon counter MSR.	•	Package
Register Address: CEOH, 3296	MSR_M1_PMON_BOX_CTRL	
Uncore M-box 1 perfmon local box control I	MSR.	Package
Register Address: CE1H, 3297	MSR_M1_PMON_BOX_STATUS	
Uncore M-box 1 perfmon local box status M	isr.	Package
Register Address: CE2H, 3298	MSR_M1_PMON_BOX_OVF_CTRL	
Uncore M-box 1 perfmon local box overflow	v control MSR.	Package
Register Address: CE4H, 3300	MSR_M1_PMON_TIMESTAMP	
Uncore M-box 1 perfmon time stamp unit s	elect MSR.	Package
Register Address: CE5H, 3301	MSR_M1_PMON_DSP	
Uncore M-box 1 perfmon DSP unit select M	SR.	Package
Register Address: CE6H, 3302	MSR_M1_PMON_ISS	
Uncore M-box 1 perfmon ISS unit select MS	; ;R.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CE7H, 3303	MSR_M1_PMON_MAP	
Uncore M-box 1 perfmon MAP unit select M	ISR.	Package
Register Address: CE8H, 3304	MSR_M1_PMON_MSC_THR	
Uncore M-box 1 perfmon MIC THR select M	SR.	Package
Register Address: CE9H, 3305	MSR_M1_PMON_PGT	
Uncore M-box 1 perfmon PGT unit select M	SR.	Package
Register Address: CEAH, 3306	MSR_M1_PMON_PLD	
Uncore M-box 1 perfmon PLD unit select M	SR.	Package
Register Address: CEBH, 3307	MSR_M1_PMON_ZDP	
Uncore M-box 1 perfmon ZDP unit select M	SR.	Package
Register Address: CF0H, 3312	MSR_M1_PMON_EVNT_SEL0	
Uncore M-box 1 perfmon event select MSR		Package
Register Address: CF1H, 3313	MSR_M1_PMON_CTR0	
Uncore M-box 1 perfmon counter MSR.		Package
Register Address: CF2H, 3314	MSR_M1_PMON_EVNT_SEL1	
Uncore M-box 1 perfmon event select MSR		Package
Register Address: CF3H, 3315	MSR_M1_PMON_CTR1	
Uncore M-box 1 perfmon counter MSR.		Package
Register Address: CF4H, 3316	MSR_M1_PMON_EVNT_SEL2	
Uncore M-box 1 perfmon event select MSR		Package
Register Address: CF5H, 3317	MSR_M1_PMON_CTR2	
Uncore M-box 1 perfmon counter MSR.		Package
Register Address: CF6H, 3318	MSR_M1_PMON_EVNT_SEL3	
Uncore M-box 1 perfmon event select MSR		Package
Register Address: CF7H, 3319	MSR_M1_PMON_CTR3	
Uncore M-box 1 perfmon counter MSR.		Package
Register Address: CF8H, 3320	MSR_M1_PMON_EVNT_SEL4	
Uncore M-box 1 perfmon event select MSR	· ·	Package
Register Address: CF9H, 3321	MSR_M1_PMON_CTR4	
Uncore M-box 1 perfmon counter MSR.		Package
Register Address: CFAH, 3322	MSR_M1_PMON_EVNT_SEL5	
Uncore M-box 1 perfmon event select MSR		Package
Register Address: CFBH, 3323	MSR_M1_PMON_CTR5	
Uncore M-box 1 perfmon counter MSR.		Package
Register Address: D00H, 3328	MSR_C0_PMON_BOX_CTRL	
Uncore C-box O perfmon local box control N	ISR.	Package
Register Address: D01H, 3329	MSR_C0_PMON_BOX_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box O perfmon local box status M	SR.	Package
Register Address: D02H, 3330	MSR_CO_PMON_BOX_OVF_CTRL	
Uncore C-box O perfmon local box overflow	/ control MSR.	Package
Register Address: D10H, 3344	MSR_CO_PMON_EVNT_SEL0	
Uncore C-box 0 perfmon event select MSR.		Package
Register Address: D11H, 3345	MSR_CO_PMON_CTR0	
Uncore C-box O perfmon counter MSR.	•	Package
Register Address: D12H, 3346	MSR_CO_PMON_EVNT_SEL1	
Uncore C-box O perfmon event select MSR.	I	Package
Register Address: D13H, 3347	MSR_CO_PMON_CTR1	
Uncore C-box O perfmon counter MSR.	l	Package
Register Address: D14H, 3348	MSR_CO_PMON_EVNT_SEL2	
Uncore C-box O perfmon event select MSR.		Package
Register Address: D15H, 3349	MSR_C0_PMON_CTR2	
Uncore C-box O perfmon counter MSR.		Package
Register Address: D16H, 3350	MSR_CO_PMON_EVNT_SEL3	·
Uncore C-box O perfmon event select MSR.		Package
Register Address: D17H, 3351	MSR_CO_PMON_CTR3	
Uncore C-box O perfmon counter MSR.		Package
Register Address: D18H, 3352	MSR_CO_PMON_EVNT_SEL4	
Uncore C-box O perfmon event select MSR.		Package
Register Address: D19H, 3353	MSR_C0_PMON_CTR4	
Uncore C-box O perfmon counter MSR.		Package
Register Address: D1AH, 3354	MSR_CO_PMON_EVNT_SEL5	·
Uncore C-box O perfmon event select MSR.	ļ	Package
Register Address: D1BH, 3355	MSR_CO_PMON_CTR5	·
Uncore C-box O perfmon counter MSR.		Package
Register Address: D20H, 3360	MSR_C4_PMON_BOX_CTRL	·
Uncore C-box 4 perfmon local box control M	ISR.	Package
Register Address: D21H, 3361	MSR_C4_PMON_BOX_STATUS	·
Uncore C-box 4 perfmon local box status M	sr.	Package
Register Address: D22H, 3362	MSR_C4_PMON_BOX_OVF_CTRL	· · · · · · · · · · · · · · · · · · ·
Uncore C-box 4 perfmon local box overflow	/ control MSR.	Package
Register Address: D30H, 3376	MSR_C4_PMON_EVNT_SEL0	•
Uncore C-box 4 perfmon event select MSR.		Package
Register Address: D31H, 3377	MSR_C4_PMON_CTR0	· · · · · · · · · · · · · · · · · · ·
Uncore C-box 4 perfmon counter MSR.	1	Package

Register Address: Hex, Decimal	Register Name (Form	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D32H, 3378	MSR_C4_PMON_EVNT_SEL1	
Uncore C-box 4 perfmon event select MSR		Package
Register Address: D33H, 3379	MSR_C4_PMON_CTR1	
Uncore C-box 4 perfmon counter MSR.	•	Package
Register Address: D34H, 3380	MSR_C4_PMON_EVNT_SEL2	
Uncore C-box 4 perfmon event select MSR		Package
Register Address: D35H, 3381	MSR_C4_PMON_CTR2	
Uncore C-box 4 perfmon counter MSR.		Package
Register Address: D36H, 3382	MSR_C4_PMON_EVNT_SEL3	
Uncore C-box 4 perfmon event select MSR		Package
Register Address: D37H, 3383	MSR_C4_PMON_CTR3	
Uncore C-box 4 perfmon counter MSR.	·	Package
Register Address: D38H, 3384	MSR_C4_PMON_EVNT_SEL4	
Uncore C-box 4 perfmon event select MSR	·	Package
Register Address: D39H, 3385	MSR_C4_PMON_CTR4	
Uncore C-box 4 perfmon counter MSR.	-	Package
Register Address: D3AH, 3386	MSR_C4_PMON_EVNT_SEL5	
Uncore C-box 4 perfmon event select MSR		Package
Register Address: D3BH, 3387	MSR_C4_PMON_CTR5	
Uncore C-box 4 perfmon counter MSR.		Package
Register Address: D40H, 3392	MSR_C2_PMON_BOX_CTRL	
Uncore C-box 2 perfmon local box control I	ISR.	Package
Register Address: D41H, 3393	MSR_C2_PMON_BOX_STATUS	
Uncore C-box 2 perfmon local box status M	SR.	Package
Register Address: D42H, 3394	MSR_C2_PMON_BOX_OVF_CTRL	
Uncore C-box 2 perfmon local box overflov	r control MSR.	Package
Register Address: D50H, 3408	MSR_C2_PMON_EVNT_SEL0	
Uncore C-box 2 perfmon event select MSR		Package
Register Address: D51H, 3409	MSR_C2_PMON_CTR0	
Uncore C-box 2 perfmon counter MSR.		Package
Register Address: D52H, 3410	MSR_C2_PMON_EVNT_SEL1	
Uncore C-box 2 perfmon event select MSR		Package
Register Address: D53H, 3411	MSR_C2_PMON_CTR1	
Uncore C-box 2 perfmon counter MSR.		Package
Register Address: D54H, 3412	MSR_C2_PMON_EVNT_SEL2	
Uncore C-box 2 perfmon event select MSR		Package
Register Address: D55H, 3413	MSR_C2_PMON_CTR2	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 2 perfmon counter MSR.		Package
Register Address: D56H, 3414	MSR_C2_PMON_EVNT_SEL3	
Uncore C-box 2 perfmon event select MSR		Package
Register Address: D57H, 3415	MSR_C2_PMON_CTR3	
Uncore C-box 2 perfmon counter MSR.		Package
Register Address: D58H, 3416	MSR_C2_PMON_EVNT_SEL4	
Uncore C-box 2 perfmon event select MSR		Package
Register Address: D59H, 3417	MSR_C2_PMON_CTR4	
Uncore C-box 2 perfmon counter MSR.		Package
Register Address: D5AH, 3418	MSR_C2_PMON_EVNT_SEL5	
Uncore C-box 2 perfmon event select MSR).	Package
Register Address: D5BH, 3419	MSR_C2_PMON_CTR5	
Uncore C-box 2 perfmon counter MSR.		Package
Register Address: D60H, 3424	MSR_C6_PMON_BOX_CTRL	
Uncore C-box 6 perfmon local box control l	MSR.	Package
Register Address: D61H, 3425	MSR_C6_PMON_BOX_STATUS	
Uncore C-box 6 perfmon local box status N	1 ISR.	Package
Register Address: D62H, 3426	MSR_C6_PMON_BOX_OVF_CTRL	
Uncore C-box 6 perfmon local box overflow	w control MSR.	Package
Register Address: D70H, 3440	MSR_C6_PMON_EVNT_SEL0	
Uncore C-box 6 perfmon event select MSR	l	Package
Register Address: D71H, 3441	MSR_C6_PMON_CTR0	
Uncore C-box 6 perfmon counter MSR.		Package
Register Address: D72H, 3442	MSR_C6_PMON_EVNT_SEL1	
Uncore C-box 6 perfmon event select MSR		Package
Register Address: D73H, 3443	MSR_C6_PMON_CTR1	
Uncore C-box 6 perfmon counter MSR.		Package
Register Address: D74H, 3444	MSR_C6_PMON_EVNT_SEL2	
Uncore C-box 6 perfmon event select MSR	l	Package
Register Address: D75H, 3445	MSR_C6_PMON_CTR2	
Uncore C-box 6 perfmon counter MSR.		Package
Register Address: D76H, 3446	MSR_C6_PMON_EVNT_SEL3	
Uncore C-box 6 perfmon event select MSR		Package
Register Address: D77H, 3447	MSR_C6_PMON_CTR3	
Uncore C-box 6 perfmon counter MSR.		Package
Register Address: D78H, 3448	MSR_C6_PMON_EVNT_SEL4	
Uncore C-box 6 perfmon event select MSR	<u>.</u>	Package

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: D79H, 3449	MSR_C6_PMON_CTR4	
Uncore C-box 6 perfmon counter MSR.	1	Package
Register Address: D7AH, 3450	MSR_C6_PMON_EVNT_SEL5	
Uncore C-box 6 perfmon event select MSR		Package
Register Address: D7BH, 3451	MSR_C6_PMON_CTR5	
Uncore C-box 6 perfmon counter MSR.		Package
Register Address: D80H, 3456	MSR_C1_PMON_BOX_CTRL	
Uncore C-box 1 perfmon local box control	MSR.	Package
Register Address: D81H, 3457	MSR_C1_PMON_BOX_STATUS	
Uncore C-box 1 perfmon local box status N	isr.	Package
Register Address: D82H, 3458	MSR_C1_PMON_BOX_OVF_CTRL	
Uncore C-box 1 perfmon local box overflow	v control MSR.	Package
Register Address: D90H, 3472	MSR_C1_PMON_EVNT_SEL0	
Uncore C-box 1 perfmon event select MSR		Package
Register Address: D91H, 3473	MSR_C1_PMON_CTR0	
Uncore C-box 1 perfmon counter MSR.	•	Package
Register Address: D92H, 3474	MSR_C1_PMON_EVNT_SEL1	
Uncore C-box 1 perfmon event select MSR		Package
Register Address: D93H, 3475	MSR_C1_PMON_CTR1	
Uncore C-box 1 perfmon counter MSR.		Package
Register Address: D94H, 3476	MSR_C1_PMON_EVNT_SEL2	
Uncore C-box 1 perfmon event select MSR	· ·	Package
Register Address: D95H, 3477	MSR_C1_PMON_CTR2	
Uncore C-box 1 perfmon counter MSR.		Package
Register Address: D96H, 3478	MSR_C1_PMON_EVNT_SEL3	
Uncore C-box 1 perfmon event select MSR		Package
Register Address: D97H, 3479	MSR_C1_PMON_CTR3	
Uncore C-box 1 perfmon counter MSR.		Package
Register Address: D98H, 3480	MSR_C1_PMON_EVNT_SEL4	
Uncore C-box 1 perfmon event select MSR	·	Package
Register Address: D99H, 3481	MSR_C1_PMON_CTR4	
Uncore C-box 1 perfmon counter MSR.		Package
Register Address: D9AH, 3482	MSR_C1_PMON_EVNT_SEL5	
Uncore C-box 1 perfmon event select MSR	·	Package
Register Address: D9BH, 3483	MSR_C1_PMON_CTR5	
Uncore C-box 1 perfmon counter MSR.		Package
Register Address: DAOH, 3488	MSR_C5_PMON_BOX_CTRL	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 5 perfmon local box control M	ISR.	Package
Register Address: DA1H, 3489	MSR_C5_PMON_BOX_STATUS	
Uncore C-box 5 perfmon local box status M	SR.	Package
Register Address: DA2H, 3490	MSR_C5_PMON_BOX_OVF_CTRL	
Uncore C-box 5 perfmon local box overflow	v control MSR.	Package
Register Address: DB0H, 3504	MSR_C5_PMON_EVNT_SEL0	
Uncore C-box 5 perfmon event select MSR.	•	Package
Register Address: DB1H, 3505	MSR_C5_PMON_CTR0	
Uncore C-box 5 perfmon counter MSR.		Package
Register Address: DB2H, 3506	MSR_C5_PMON_EVNT_SEL1	
Uncore C-box 5 perfmon event select MSR.		Package
Register Address: DB3H, 3507	MSR_C5_PMON_CTR1	
Uncore C-box 5 perfmon counter MSR.	•	Package
Register Address: DB4H, 3508	MSR_C5_PMON_EVNT_SEL2	
Uncore C-box 5 perfmon event select MSR.		Package
Register Address: DB5H, 3509	MSR_C5_PMON_CTR2	
Uncore C-box 5 perfmon counter MSR.		Package
Register Address: DB6H, 3510	MSR_C5_PMON_EVNT_SEL3	
Uncore C-box 5 perfmon event select MSR.	•	Package
Register Address: DB7H, 3511	MSR_C5_PMON_CTR3	
Uncore C-box 5 perfmon counter MSR.		Package
Register Address: DB8H, 3512	MSR_C5_PMON_EVNT_SEL4	
Uncore C-box 5 perfmon event select MSR.		Package
Register Address: DB9H, 3513	MSR_C5_PMON_CTR4	
Uncore C-box 5 perfmon counter MSR.		Package
Register Address: DBAH, 3514	MSR_C5_PMON_EVNT_SEL5	
Uncore C-box 5 perfmon event select MSR.		Package
Register Address: DBBH, 3515	MSR_C5_PMON_CTR5	
Uncore C-box 5 perfmon counter MSR.		Package
Register Address: DCOH, 3520	MSR_C3_PMON_BOX_CTRL	
Uncore C-box 3 perfmon local box control M	isr.	Package
Register Address: DC1H, 3521	MSR_C3_PMON_BOX_STATUS	
Uncore C-box 3 perfmon local box status M	SR.	Package
Register Address: DC2H, 3522	MSR_C3_PMON_BOX_OVF_CTRL	
Uncore C-box 3 perfmon local box overflow	v control MSR.	Package
Register Address: DD0H, 3536	MSR_C3_PMON_EVNT_SEL0	
Uncore C-box 3 perfmon event select MSR.		Package

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: DD1H, 3537	MSR_C3_PMON_CTR0	
Uncore C-box 3 perfmon counter MSR.	1	Package
Register Address: DD2H, 3538	MSR_C3_PMON_EVNT_SEL1	
Uncore C-box 3 perfmon event select MSR		Package
Register Address: DD3H, 3539	MSR_C3_PMON_CTR1	
Uncore C-box 3 perfmon counter MSR.		Package
Register Address: DD4H, 3540	MSR_C3_PMON_EVNT_SEL2	
Uncore C-box 3 perfmon event select MSR		Package
Register Address: DD5H, 3541	MSR_C3_PMON_CTR2	
Uncore C-box 3 perfmon counter MSR.	•	Package
Register Address: DD6H, 3542	MSR_C3_PMON_EVNT_SEL3	
Uncore C-box 3 perfmon event select MSR		Package
Register Address: DD7H, 3543	MSR_C3_PMON_CTR3	
Uncore C-box 3 perfmon counter MSR.		Package
Register Address: DD8H, 3544	MSR_C3_PMON_EVNT_SEL4	
Uncore C-box 3 perfmon event select MSR	·	Package
Register Address: DD9H, 3545	MSR_C3_PMON_CTR4	
Uncore C-box 3 perfmon counter MSR.		Package
Register Address: DDAH, 3546	MSR_C3_PMON_EVNT_SEL5	
Uncore C-box 3 perfmon event select MSR		Package
Register Address: DDBH, 3547	MSR_C3_PMON_CTR5	
Uncore C-box 3 perfmon counter MSR.	•	Package
Register Address: DEOH, 3552	MSR_C7_PMON_BOX_CTRL	
Uncore C-box 7 perfmon local box control l	MSR.	Package
Register Address: DE1H, 3553	MSR_C7_PMON_BOX_STATUS	
Uncore C-box 7 perfmon local box status M	ISR.	Package
Register Address: DE2H, 3554	MSR_C7_PMON_BOX_OVF_CTRL	
Uncore C-box 7 perfmon local box overflow	v control MSR.	Package
Register Address: DF0H, 3568	MSR_C7_PMON_EVNT_SEL0	
Uncore C-box 7 perfmon event select MSR		Package
Register Address: DF1H, 3569	MSR_C7_PMON_CTR0	
Uncore C-box 7 perfmon counter MSR.		Package
Register Address: DF2H, 3570	MSR_C7_PMON_EVNT_SEL1	
Uncore C-box 7 perfmon event select MSR		Package
Register Address: DF3H, 3571	MSR_C7_PMON_CTR1	
Uncore C-box 7 perfmon counter MSR.		Package
Register Address: DF4H, 3572	MSR_C7_PMON_EVNT_SEL2	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 7 perfmon event select MSR.		Package
Register Address: DF5H, 3573	MSR_C7_PMON_CTR2	
Uncore C-box 7 perfmon counter MSR.		Package
Register Address: DF6H, 3574	MSR_C7_PMON_EVNT_SEL3	
Uncore C-box 7 perfmon event select MSR.		Package
Register Address: DF7H, 3575	MSR_C7_PMON_CTR3	
Uncore C-box 7 perfmon counter MSR.	•	Package
Register Address: DF8H, 3576	MSR_C7_PMON_EVNT_SEL4	
Uncore C-box 7 perfmon event select MSR.		Package
Register Address: DF9H, 3577	MSR_C7_PMON_CTR4	
Uncore C-box 7 perfmon counter MSR.		Package
Register Address: DFAH, 3578	MSR_C7_PMON_EVNT_SEL5	
Uncore C-box 7 perfmon event select MSR.	•	Package
Register Address: DFBH, 3579	MSR_C7_PMON_CTR5	
Uncore C-box 7 perfmon counter MSR.		Package
Register Address: EOOH, 3584	MSR_R0_PMON_BOX_CTRL	
Uncore R-box O perfmon local box control N	1SR.	Package
Register Address: E01H, 3585	MSR_R0_PMON_BOX_STATUS	
Uncore R-box 0 perfmon local box status M	SR.	Package
Register Address: E02H, 3586	MSR_R0_PMON_BOX_OVF_CTRL	
Uncore R-box 0 perfmon local box overflow	<i>i</i> control MSR.	Package
Register Address: E04H, 3588	MSR_R0_PMON_IPERF0_P0	
Uncore R-box 0 perfmon IPERF0 unit Port 0) select MSR.	Package
Register Address: E05H, 3589	MSR_R0_PMON_IPERF0_P1	
Uncore R-box 0 perfmon IPERF0 unit Port 1	l select MSR.	Package
Register Address: E06H, 3590	MSR_R0_PMON_IPERF0_P2	
Uncore R-box 0 perfmon IPERF0 unit Port 2	2 select MSR.	Package
Register Address: E07H, 3591	MSR_R0_PMON_IPERF0_P3	
Uncore R-box 0 perfmon IPERF0 unit Port	3 select MSR.	Package
Register Address: E08H, 3592	MSR_R0_PMON_IPERF0_P4	
Uncore R-box 0 perfmon IPERF0 unit Port 4	4 select MSR.	Package
Register Address: E09H, 3593	MSR_R0_PMON_IPERF0_P5	
Uncore R-box 0 perfmon IPERF0 unit Port	5 select MSR.	Package
Register Address: EOAH, 3594	MSR_R0_PMON_IPERF0_P6	
Uncore R-box 0 perfmon IPERF0 unit Port 6	5 select MSR.	Package
Register Address: EOBH, 3595	MSR_R0_PMON_IPERF0_P7	
Uncore R-box 0 perfmon IPERF0 unit Port 7	7 select MSR.	Package

Incore R-box 0 perfmon QLX unit Port 0 select MSR. PMON_QLX_P1 Incore R-box 0 perfmon QLX unit Port 1 select MSR. PMON_QLX_P2 Incore R-box 0 perfmon QLX unit Port 1 select MSR. PMON_QLX_P2 Incore R-box 0 perfmon QLX unit Port 2 select MSR. Package Iegister Address: E0FH, 3599 MSR_R0_PMON_QLX_P3 Incore R-box 0 perfmon QLX unit Port 3 select MSR. Package Iegister Address: E10H, 3600 MSR_R0_PMON_QLX_P3 Incore R-box 0 perfmon QLX unit Port 3 select MSR. Package Incore R-box 0 perfmon QLX unit Port 3 select MSR. PACIPMON_VIT_SEL0 Incore R-box 0 perfmon VIX unit Port 3 select MSR. PACIPMON_VIT_SEL0 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL0 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon ounter MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL2 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL3 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL3 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL4 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL5 Incore R-box 0 perfmon coun	Register Address: Hex, Decimal	Register Name (Former Register Name)	
Incore R-box 0 perfmon QLX unit Port 0 select MSR. PMON_QLX_P1 Incore R-box 0 perfmon QLX unit Port 1 select MSR. PMON_QLX_P2 Incore R-box 0 perfmon QLX unit Port 1 select MSR. PMON_QLX_P2 Incore R-box 0 perfmon QLX unit Port 2 select MSR. Package Iegister Address: E0FH, 3599 MSR_R0_PMON_QLX_P3 Incore R-box 0 perfmon QLX unit Port 3 select MSR. Package Iegister Address: E10H, 3600 MSR_R0_PMON_QLX_P3 Incore R-box 0 perfmon QLX unit Port 3 select MSR. Package Incore R-box 0 perfmon QLX unit Port 3 select MSR. PACIPMON_VIT_SEL0 Incore R-box 0 perfmon VIX unit Port 3 select MSR. PACIPMON_VIT_SEL0 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL0 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon vent select MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon ounter MSR. PACIPMON_VIT_SEL1 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL2 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL3 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL3 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL4 Incore R-box 0 perfmon counter MSR. PACIPMON_VIT_SEL5 Incore R-box 0 perfmon coun	Register Information / Bit Fields	Bit Description	Scope
egister Address: E0DH, 3597 MSR_R0_PMON_QLX_P1 incore R-box 0 perfmon QLX unit Port 1 select MSR. Package iegister Address: E0FH, 3598 MSR_R0_PMON_QLX_P2 incore R-box 0 perfmon QLX unit Port 2 select MSR. Package iegister Address: E0FH, 3599 MSR_R0_PMON_QLX_P3 incore R-box 0 perfmon QLX unit Port 3 select MSR. Package iegister Address: E1DH, 3600 MSR_R0_PMON_EVNT_SEL0 incore R-box 0 perfmon counter MSR. Package iegister Address: E12H, 3601 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3603 MSR_R0_PMON_CTR1 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3603 MSR_R0_PMON_CTR1 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3604 MSR_R0_PMON_CTR1 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3604 MSR_R0_PMON_CTR2 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3604 MSR_R0_PMON_CTR2 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3605 MSR_R0_PMON_CTR2 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3606 MSR_R0_PMON_CTR2 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3607 MSR_R0_PMON_CTR3 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3609 MSR_R0_PMON_CTR3 incore R-box 0 perfmon counter MSR. PACN_MON_CTR3 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3609 MSR_R0_PMON_CTR3 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3609 MSR_R0_PMON_CTR3 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3609 MSR_R0_PMON_CTR4 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3609 MSR_R0_PMON_CTR4 incore R-box 0 perfmon counter MSR. Package iegister Address: E13H, 3610 MSR_R0_PMON_CTR4 incore R-box 0 perfmon counter MSR. PacA	Register Address: EOCH, 3596	MSR_R0_PMON_QLX_P0	·
Incore R-box 0 perfmon QLX unit Port 1 select MSR. Package egister Address: E0EH, 3598 MSR_R0_PMON_QLX_P2 egister Address: E0EH, 3599 MSR_R0_PMON_QLX_P3 incore R-box 0 perfmon QLX unit Port 3 select MSR. Package egister Address: E1DH, 3600 MSR_R0_PMON_EVNT_SEL0 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E1H, 3601 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E12H, 3602 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. PACAGE egister Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. PACAGE egister Address: E13H, 3605 MSR_R0_PMON_CTR1 incore R-box 0 perfmon event select MSR. PMON_CTR2 incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. PACAGE egister Address: E15H, 3605 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E15H, 3605 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E15H, 3607 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E15H, 3607 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. PACAGE egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5	Uncore R-box 0 perfmon QLX unit Port 0 se	elect MSR.	Package
egister Address: E0EH, 3598 MSR_R0_PMON_QLX_P2 incore R-box 0 perfmon QLX unit Port 2 select MSR. Package legister Address: E0FH, 3599 MSR_R0_PMON_QLX_P3 incore R-box 0 perfmon QLX unit Port 3 select MSR. Package legister Address: E10H, 3600 MSR_R0_PMON_EVNT_SEL0 incore R-box 0 perfmon event select MSR. Package legister Address: E11H, 3601 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. Package legister Address: E12H, 3602 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. Package legister Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3605 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3605 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3606 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3606 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3606 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3608 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3608 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3608 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3608 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3609 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3610 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3610 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3610 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3611 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon counter MSR. Package legister Addr	Register Address: EODH, 3597	MSR_R0_PMON_QLX_P1	
Incore R-box 0 perfmon QLX unit Port 2 select MSR. Package legister Address: E0FH, 3599 MSR_R0_PMON_QLX_P3 Incore R-box 0 perfmon QLX unit Port 3 select MSR. Package legister Address: E10H, 3600 MSR_R0_PMON_EVNT_SEL0 Incore R-box 0 perfmon event select MSR. Package legister Address: E11H, 3601 MSR_R0_PMON_CTR0 incore R-box 0 perfmon counter MSR. Package legister Address: E12H, 3602 MSR_R0_PMON_EVINT_SEL1 Incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3603 MSR_R0_PMON_EVINT_SEL1 Incore R-box 0 perfmon counter MSR. Package legister Address: E13H, 3603 MSR_R0_PMON_EVINT_SEL2 Incore R-box 0 perfmon event select MSR. Package legister Address: E15H, 3605 MSR_R0_PMON_EVINT_SEL3 Incore R-box 0 perfmon event select MSR. Package legister Address: E15H, 3605 MSR_R0_PMON_EVINT_SEL3 Incore R-box 0 perfmon counter MSR. Package legister Address: E17H, 3607 MSR_R0_PMON_EVINT_SEL3 Incore R-box 0 perfmon counter MSR. Package legister Address: E17H, 3607 MSR_R0_PMON_EVIT_SEL3	Uncore R-box 0 perfmon QLX unit Port 1 se	elect MSR.	Package
egister Address: E10H, 3599 MSR_R0_PMON_QLX_P3 incore R-box 0 perfmon QLX unit Port 3 select MSR. Package incore R-box 0 perfmon event select MSR. Package incore R-box 0 perfmon event select MSR. PAC-PMON_EVNT_SEL0 incore R-box 0 perfmon event select MSR. Package incore R-box 0 perfmon event select MSR. PAC-PMON_CTR0 incore R-box 0 perfmon event select MSR. PAC-PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. PAC-PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. Package iegister Address: E13H, 3603 MSR_R0_PMON_CTR1 incore R-box 0 perfmon event select MSR. Package iegister Address: E14H, 3604 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. Package iegister Address: E16H, 3605 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. Package iegister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon event select MSR. Package iegister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon event select MSR. Package iegister Address: E16H, 3608 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon event select MSR. Package iegister Address: E16H, 3608 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon event select MSR. Package iegister Address: E17H, 3607 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon event select MSR. Package iegister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon event select MSR. Package iegister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon event select MSR. Package iegister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon event select MSR. Package iegister Address: E1AH, 3611 MSR_R0_PMON_EVNT_SEL5 incore R-box 0 perfmon event select MSR. Package iegister Address: E1AH, 3612 MSR_R0_PMON_EVNT_SEL6 incore R-box 0 perfmon event select MSR. Package iegister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 incore R-box 0 perfmon event select MSR. Package	Register Address: EOEH, 3598	MSR_R0_PMON_QLX_P2	
Incore R-box 0 perfmon QLX unit Port 3 select MSR. PMON_EVNT_SEL0 Package register Address: E10H, 3600 MSR_R0_PMON_EVNT_SEL0 Package register Address: E11H, 3601 MSR_R0_PMON_CTR0 Package register Address: E12H, 3602 MSR_R0_PMON_EVNT_SEL1 Package register Address: E12H, 3603 MSR_R0_PMON_EVNT_SEL1 Package register Address: E13H, 3603 MSR_R0_PMON_CTR1 Package register Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL2 Package register Address: E15H, 3605 MSR_R0_PMON_EVNT_SEL2 Package register Address: E15H, 3605 MSR_R0_PMON_CTR2 Package register Address: E16H, 3606 MSR_R0_PMON_CTR2 Package register Address: E16H, 3606 MSR_R0_PMON_CTR3 Package register Address: E17H, 3607 MSR_R0_PMON_CTR3 Package register Address: E17H, 3608 MSR_R0_PMON_CTR3 Package register Address: E18H, 3608 MSR_R0_PMON_CTR3 Package register Address: E18H, 3608 MSR_R0_PMON_CTR3 Package register Address: E18H, 3609 MSR_R0_PMON_CTR3 Package register Address: E18H, 3600 MSR_R0_PMON_CTR3 Package register Address: E18H, 3608 MSR_R0_PMON_CTR3 Package register Address: E18H, 3608 MSR_R0_PMON_CTR3 Package register Address: E18H, 3608 MSR_R0_PMON_CTR4 Package register Address: E18H, 3610 MSR_R0_PMON_CTR4 Package register Address: E18H, 3610 MSR_R0_PMON_CTR5 Package register Address: E18H, 3610 MSR_R0_PMON_CTR5 Package register Address: E18H, 3611 MSR_R0_PMON_CTR5 Package register Address: E18H, 3611 MSR_R0_PMON_CTR5 Package register Address: E16H, 3612 MSR_R0_PMON_CTR5 Package register Address: E16H, 3612 MSR_R0_PMON_CTR5 Package register Address: E16H, 3612 MSR_R0_PMON_CTR5 Package register Address: E1CH, 3612 MSR_R0_PMON_CTR5 Package register Address: E16H, 3612 MSR_R0_PMON_CTR5 Package register Address: E16H, 3612 MSR_R0_PMON_EVNT_SEL6 Package register Address: E16H, 3612 MSR_R0_PMON_EVNT_SEL6 Package register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Package register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Package register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Package Packag	Uncore R-box 0 perfmon QLX unit Port 2 se	elect MSR.	Package
legister Address: E10H, 3600 MSR_R0_PMON_EVNT_SEL0 incore R-box 0 perfmon event select MSR. Package legister Address: E11H, 3601 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon counter MSR. Package legister Address: E12H, 3602 MSR_R0_PMON_EVNT_SEL1 incore R-box 0 perfmon event select MSR. Package legister Address: E13H, 3603 MSR_R0_PMON_CTR1 incore R-box 0 perfmon counter MSR. Package legister Address: E14H, 3604 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon event select MSR. Package legister Address: E15H, 3605 MSR_R0_PMON_EVNT_SEL2 incore R-box 0 perfmon counter MSR. Package legister Address: E16H, 3605 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. Package legister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 incore R-box 0 perfmon counter MSR. Package legister Address: E17H, 3607 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL4	Register Address: EOFH, 3599	MSR_R0_PMON_QLX_P3	
Incore R-box 0 perfmon event select MSR. PMON_CTR0 Package egister Address: E12H, 3601 MSR_R0_PMON_CTR0 Incore R-box 0 perfmon counter MSR. Package egister Address: E13H, 3603 MSR_R0_PMON_CTR1 Incore R-box 0 perfmon counter MSR. Package egister Address: E13H, 3603 MSR_R0_PMON_CTR1 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. Package egister Address: E13H, 3603 MSR_R0_PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL3 Incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL3 Incore R-box 0 perfmon counter MSR. PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL4 Incore R-box 0 perfmon counter MSR. PACABE PACKAGE Egister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL4 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACMADE PACKAGE Egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package Egister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon counter MSR. Package Egister Address: E10H, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. PA	Uncore R-box 0 perfmon QLX unit Port 3 se	elect MSR.	Package
legister Address: E11H, 3601 MSR_R0_PMON_CTR0 Incore R-box 0 perfmon counter MSR. Incore R-box 0 perfmon event select MSR. Incore R-box 0 perfmon counter MSR. Incore R-box 0 perfmon counter MSR. Incore R-box 0 perfmon event select MSR. Incore R-box 0 perfmon counter MSR. I	Register Address: E10H, 3600	MSR_R0_PMON_EVNT_SEL0	
Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_EVNT_SEL1 Incore R-box 0 perfmon event select MSR. MSR_R0_PMON_CTR1 Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_CTR1 Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_CTR2 Incore R-box 0 perfmon event select MSR. MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. PACABE MSR_R0_PMON_CTR3 Incore R-box 0 perfmon event select MSR. PACABE MSR_R0_PMON_CTR3 Incore R-box 0 perfmon event select MSR. PACABE MSR_R0_PMON_CTR3 Incore R-box 0 perfmon event select MSR. PACABE MSR_R0_PMON_CTR3 Incore R-box 0 perfmon event select MSR. PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PACABE MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. PACABE MSR_R0_PMON_CTR4 Incore R-box 0 perfmon event select MSR. PACABE PMON_CTR4 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACABE PMON_CTR4 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL6 Incore R-box 0 perfmon counter MSR. PACABE PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. PACABE PMON_EVNT_SEL6 Incore R-box 0	Uncore R-box 0 perfmon event select MSR.		Package
legister Address: E12H, 3602 MSR_R0_PMON_EVNT_SEL1 Incore R-box 0 perfmon event select MSR. PAckage legister Address: E13H, 3603 MSR_R0_PMON_CTR1 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E14H, 3604 MSR_R0_PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. PAckage legister Address: E15H, 3605 MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3608 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E18H, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. PAckage Incore R-box 0 perfmon counter MSR. PAC	Register Address: E11H, 3601	MSR_R0_PMON_CTR0	
Incore R-box 0 perfmon event select MSR.Packagelegister Address: E13H, 3603MSR_R0_PMON_CTR1Incore R-box 0 perfmon counter MSR.Packagelegister Address: E14H, 3604MSR_R0_PMON_EVNT_SEL2Incore R-box 0 perfmon event select MSR.Packagelegister Address: E15H, 3605MSR_R0_PMON_CTR2legister Address: E16H, 3606MSR_R0_PMON_EVNT_SEL3Incore R-box 0 perfmon counter MSR.Packagelegister Address: E16H, 3606MSR_R0_PMON_EVNT_SEL3Incore R-box 0 perfmon event select MSR.Packagelegister Address: E17H, 3607MSR_R0_PMON_CTR3Incore R-box 0 perfmon counter MSR.Packagelegister Address: E18H, 3608MSR_R0_PMON_EVNT_SEL4Incore R-box 0 perfmon counter MSR.Packagelegister Address: E19H, 3609MSR_R0_PMON_CTR4Incore R-box 0 perfmon counter MSR.Packagelegister Address: E19H, 3610MSR_R0_PMON_EVNT_SEL5Incore R-box 0 perfmon event select MSR.Packagelegister Address: E18H, 3611MSR_R0_PMON_CTR5Incore R-box 0 perfmon counter MSR.Packagelegister Address: E1BH, 3611MSR_R0_PMON_CTR5Incore R-box 0 perfmon counter MSR.Packagelegister Address: E1BH, 3612MSR_R0_PMON_EVNT_SEL6Incore R-box 0 perfmon event select MSR.Packagelegister Address: E1CH, 3612MSR_R0_PMON_EVNT_SEL6Incore R-box 0 perfmon event select MSR.Packagelegister Address: E1CH, 3612MSR_R0_PMON_EVNT_SEL6Incore R-box 0 perfmon event select MSR.Package <td>Uncore R-box 0 perfmon counter MSR.</td> <td></td> <td>Package</td>	Uncore R-box 0 perfmon counter MSR.		Package
legister Address: E13H, 3603 MSR_R0_PMON_CTR1 Incore R-box 0 perfmon counter MSR. MSR_R0_PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E15H, 3605 MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. PAckage legister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. PACAGE legister Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E18H, 3608 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E19H, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E18H, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3611 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1BH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon counter MSR. PACAGE legister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. PACAGE Incore R-bo	Register Address: E12H, 3602	MSR_R0_PMON_EVNT_SEL1	
Incore R-box 0 perfmon counter MSR. Package legister Address: E14H, 3604 MSR_R0_PMON_EVNT_SEL2 lncore R-box 0 perfmon event select MSR. Package tegister Address: E15H, 3605 MSR_R0_PMON_CTR2 lncore R-box 0 perfmon counter MSR. Package tegister Address: E15H, 3606 MSR_R0_PMON_EVNT_SEL3 lncore R-box 0 perfmon counter MSR. Package tegister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 lncore R-box 0 perfmon event select MSR. Package tegister Address: E17H, 3607 MSR_R0_PMON_CTR3 lncore R-box 0 perfmon counter MSR. Package tegister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package tegister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package tegister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package tegister Address: E1BH, 3611 MSR_R0_PMON_CTR5 tegister Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package tegister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6	Uncore R-box 0 perfmon event select MSR.		Package
legister Address: E14H, 3604 MSR_R0_PMON_EVNT_SEL2 Incore R-box 0 perfmon event select MSR. Package legister Address: E15H, 3605 MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. Package legister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. Package legister Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package legister Address: E18H, 3609 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package legister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package legister Address: E19H, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E10H, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package legister Address: E10H, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package legister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Incore R-bo	Register Address: E13H, 3603	MSR_R0_PMON_CTR1	
Incore R-box 0 perfmon event select MSR. MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. Package Iegister Address: E15H, 3605 MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL3 Incore R-box 0 perfmon counter MSR. PAC_PMON_CTR3 Incore R-box 0 perfmon counter MSR. PAC_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL4 Incore R-box 0 perfmon counter MSR. PAC_PMON_CTR4 Incore R-box 0 perfmon counter MSR. PAC_PMON_EVNT_SEL4 Incore R-box 0 perfmon counter MSR. PAC_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. PAC_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PAC_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. PA	Uncore R-box 0 perfmon counter MSR.	•	Package
legister Address: E15H, 3605 MSR_R0_PMON_CTR2 Incore R-box 0 perfmon counter MSR. Package legister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. Package legister Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package legister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package legister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package legister Address: E19H, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package legister Address: E18H, 3610 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E18H, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon counter MSR. Package Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon event sele	Register Address: E14H, 3604	MSR_R0_PMON_EVNT_SEL2	
Incore R-box 0 perfmon counter MSR. Package tegister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 Incore R-box 0 perfmon event select MSR. Package tegister Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. Package tegister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package tegister Address: E18H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package tegister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package tegister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package tegister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package tegister Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package tegister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package tegister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon event select MSR.	·	Package
legister Address: E16H, 3606 MSR_R0_PMON_EVNT_SEL3 Package legister Address: E17H, 3607 MSR_R0_PMON_CTR3 Package legister Address: E17H, 3607 MSR_R0_PMON_CTR3 Package legister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package legister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package legister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package legister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon counter MSR. Package legister Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package legister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon counter MSR. Package Incore R-box 0 perfmon event select MSR. Package I	Register Address: E15H, 3605	MSR_R0_PMON_CTR2	
Incore R-box 0 perfmon event select MSR. Package Register Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. Package Register Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package Register Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package Register Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon event select MSR. Package Register R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon event se	Uncore R-box 0 perfmon counter MSR.	·	Package
Itegister Address: E17H, 3607 MSR_R0_PMON_CTR3 Incore R-box 0 perfmon counter MSR. Package Itegister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package Itegister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon event select MSR. Package Incore R-box 0 perfmon counter MSR. Package Incore R-box 0 perfmon event select MSR. Package	Register Address: E16H, 3606	MSR_R0_PMON_EVNT_SEL3	
Incore R-box 0 perfmon counter MSR. Package Register Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package Register Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package Register Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon event select MSR.	·	Package
tegister Address: E18H, 3608 MSR_R0_PMON_EVNT_SEL4 Incore R-box 0 perfmon event select MSR. Package tegister Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package tegister Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package tegister Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package tegister Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Register Address: E17H, 3607	MSR_R0_PMON_CTR3	
Incore R-box 0 perfmon event select MSR. Package Register Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package Register Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon counter MSR.		Package
Register Address: E19H, 3609 MSR_R0_PMON_CTR4 Incore R-box 0 perfmon counter MSR. Package Register Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Register Address: E18H, 3608	MSR_R0_PMON_EVNT_SEL4	
Incore R-box 0 perfmon counter MSR. Package Register Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon event select MSR.		Package
Register Address: E1AH, 3610 MSR_R0_PMON_EVNT_SEL5 Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Register Address: E19H, 3609	MSR_R0_PMON_CTR4	
Incore R-box 0 perfmon event select MSR. Package Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon counter MSR.	·	Package
Register Address: E1BH, 3611 MSR_R0_PMON_CTR5 Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Register Address: E1AH, 3610	MSR_R0_PMON_EVNT_SEL5	
Incore R-box 0 perfmon counter MSR. Package Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon event select MSR.		Package
Register Address: E1CH, 3612 MSR_R0_PMON_EVNT_SEL6 Incore R-box 0 perfmon event select MSR. Package	Register Address: E1BH, 3611	MSR_R0_PMON_CTR5	
Incore R-box 0 perfmon event select MSR. Package	Uncore R-box 0 perfmon counter MSR.		Package
	Register Address: E1CH, 3612	MSR_R0_PMON_EVNT_SEL6	
egister Address: E1DH, 3613 MSR RO PMON CTR6	Uncore R-box 0 perfmon event select MSR.	·	Package
	Register Address: E1DH, 3613	MSR_R0_PMON_CTR6	
Incore R-box 0 perfmon counter MSR. Package	Uncore R-box 0 perfmon counter MSR.		Package
legister Address: E1EH, 3614 MSR_R0_PMON_EVNT_SEL7	Register Address: E1EH, 3614	MSR_R0_PMON_EVNT_SEL7	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore R-box 0 perfmon event select MSR	•	Package
Register Address: E1FH, 3615	MSR_R0_PMON_CTR7	
Uncore R-box 0 perfmon counter MSR.	•	Package
Register Address: E20H, 3616	MSR_R1_PMON_BOX_CTRL	
Uncore R-box 1 perfmon local box control I	MSR.	Package
Register Address: E21H, 3617	MSR_R1_PMON_BOX_STATUS	
Uncore R-box 1 perfmon local box status M	isr.	Package
Register Address: E22H, 3618	MSR_R1_PMON_BOX_OVF_CTRL	
Uncore R-box 1 perfmon local box overflow	v control MSR.	Package
Register Address: E24H, 3620	MSR_R1_PMON_IPERF1_P8	
Uncore R-box 1 perfmon IPERF1 unit Port	8 select MSR.	Package
Register Address: E25H, 3621	MSR_R1_PMON_IPERF1_P9	
Uncore R-box 1 perfmon IPERF1 unit Port	9 select MSR.	Package
Register Address: E26H, 3622	MSR_R1_PMON_IPERF1_P10	
Uncore R-box 1 perfmon IPERF1 unit Port	10 select MSR.	Package
Register Address: E27H, 3623	MSR_R1_PMON_IPERF1_P11	
Uncore R-box 1 perfmon IPERF1 unit Port	11 select MSR.	Package
Register Address: E28H, 3624	MSR_R1_PMON_IPERF1_P12	
Uncore R-box 1 perfmon IPERF1 unit Port	12 select MSR.	Package
Register Address: E29H, 3625	MSR_R1_PMON_IPERF1_P13	
Uncore R-box 1 perfmon IPERF1 unit Port	13 select MSR.	Package
Register Address: E2AH, 3626	MSR_R1_PMON_IPERF1_P14	
Uncore R-box 1 perfmon IPERF1 unit Port	14 select MSR.	Package
Register Address: E2BH, 3627	MSR_R1_PMON_IPERF1_P15	
Uncore R-box 1 perfmon IPERF1 unit Port	15 select MSR.	Package
Register Address: E2CH, 3628	MSR_R1_PMON_QLX_P4	
Uncore R-box 1 perfmon QLX unit Port 4 s	elect MSR.	Package
Register Address: E2DH, 3629	MSR_R1_PMON_QLX_P5	
Uncore R-box 1 perfmon QLX unit Port 5 s	elect MSR.	Package
Register Address: E2EH, 3630	MSR_R1_PMON_QLX_P6	
Uncore R-box 1 perfmon QLX unit Port 6 s	elect MSR.	Package
Register Address: E2FH, 3631	MSR_R1_PMON_QLX_P7	
Uncore R-box 1 perfmon QLX unit Port 7 s	elect MSR.	Package
Register Address: E30H, 3632	MSR_R1_PMON_EVNT_SEL8	
Uncore R-box 1 perfmon event select MSR	·	Package
Register Address: E31H, 3633	MSR_R1_PMON_CTR8	
Uncore R-box 1 perfmon counter MSR.		Package

Register Information / Bit FieldsBit DescriptionScopeRegister Address: E32H, 3634MSR_R1_PMON_EVNT_SEL9Uncore R-box 1 perfmon event select MSRPackageRegister Address: E33H, 3635MSR_R1_PMON_CTR9Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E34H, 3636MSR_R1_PMON_EVNT_SEL10Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E35H, 3637MSR_R1_PMON_CTR10Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3H, 3642MSR_R1_PMON_CTR13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3H, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3H, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3H, 3643MSR_R1_PMON_C	Register Address: Hex, Decimal	Register Name (Former Register Name)	
Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E33H, 3635MSR_R1_PMON_CTR9Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E34H, 3636MSR_R1_PMON_EVNT_SEL10Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E35H, 3637MSR_R1_PMON_CTR10Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E33H, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_CTR13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Register Information / Bit Fields	Bit Description	Scope
Register Address: E33H, 3635MSR_R1_PMON_CTR9Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E34H, 3636MSR_R1_PMON_EVNT_SEL10Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E35H, 3637MSR_R1_PMON_CTR10Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E38H, 3643MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.<	Register Address: E32H, 3634	MSR_R1_PMON_EVNT_SEL9	
Uncore R-box 1 perfmon counter MSR. MSR_R1_PMON_EVNT_SEL10 Package Register Address: E34H, 3636 MSR_R1_PMON_EVNT_SEL10 Uncore R-box 1 perfmon event select MSR. Package Register Address: E35H, 3637 MSR_R1_PMON_CTR10 Uncore R-box 1 perfmon counter MSR. Package Register Address: E36H, 3638 MSR_R1_PMON_EVNT_SEL11 Uncore R-box 1 perfmon event select MSR. Package Register Address: E37H, 3639 MSR_R1_PMON_CTR11 Uncore R-box 1 perfmon counter MSR. Package Register Address: E38H, 3640 MSR_R1_PMON_EVNT_SEL12 Uncore R-box 1 perfmon event select MSR. Package Register Address: E39H, 3641 MSR_R1_PMON_EVNT_SEL12 Uncore R-box 1 perfmon counter MSR. Package Register Address: E39H, 3641 MSR_R1_PMON_CTR12 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3AH, 3642 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3AH, 3643 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3BH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package Register Addre	Uncore R-box 1 perfmon event select MSR.		Package
Register Address: E34H, 3636MSR_R1_PMON_EVNT_SEL10Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E35H, 3637MSR_R1_PMON_CTR10Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3AH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Register Address: E33H, 3635	MSR_R1_PMON_CTR9	
Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E35H, 3637MSR_R1_PMON_CTR10Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E38H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644M	Uncore R-box 1 perfmon counter MSR.		Package
Register Address: E35H, 3637MSR_R1_PMON_CTR10Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Register Address: E34H, 3636	MSR_R1_PMON_EVNT_SEL10	
Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon counter MSR.Package	Uncore R-box 1 perfmon event select MSR.		Package
Register Address: E36H, 3638MSR_R1_PMON_EVNT_SEL11Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3AH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon counter MSR.Package	Register Address: E35H, 3637	MSR_R1_PMON_CTR10	
Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E37H, 3639MSR_R1_PMON_CTR11Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Uncore R-box 1 perfmon counter MSR.		Package
Register Address: E37H, 3639 MSR_R1_PMON_CTR11 Uncore R-box 1 perfmon counter MSR. Package Register Address: E38H, 3640 MSR_R1_PMON_EVNT_SEL12 Uncore R-box 1 perfmon event select MSR. Package Register Address: E39H, 3641 MSR_R1_PMON_CTR12 Uncore R-box 1 perfmon counter MSR. Package Register Address: E39H, 3641 MSR_R1_PMON_CTR12 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3AH, 3642 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Register Address: E36H, 3638	MSR_R1_PMON_EVNT_SEL11	
Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Uncore R-box 1 perfmon event select MSR.		Package
Register Address: E38H, 3640MSR_R1_PMON_EVNT_SEL12Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Register Address: E37H, 3639	MSR_R1_PMON_CTR11	
Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E39H, 3641MSR_R1_PMON_CTR12Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3BH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Uncore R-box 1 perfmon counter MSR.		Package
Register Address: E39H, 3641 MSR_R1_PMON_CTR12 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3AH, 3642 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Register Address: E38H, 3640	MSR_R1_PMON_EVNT_SEL12	
Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3AH, 3642MSR_R1_PMON_EVNT_SEL13Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3BH, 3643MSR_R1_PMON_CTR13Uncore R-box 1 perfmon counter MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.PackageRegister Address: E3CH, 3644MSR_R1_PMON_EVNT_SEL14Uncore R-box 1 perfmon event select MSR.Package	Uncore R-box 1 perfmon event select MSR.		Package
Register Address: E3AH, 3642 MSR_R1_PMON_EVNT_SEL13 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Register Address: E39H, 3641	MSR_R1_PMON_CTR12	
Uncore R-box 1 perfmon event select MSR. Package Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1 perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Uncore R-box 1 perfmon counter MSR.		Package
Register Address: E3BH, 3643 MSR_R1_PMON_CTR13 Uncore R-box 1perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Register Address: E3AH, 3642	MSR_R1_PMON_EVNT_SEL13	
Uncore R-box 1perfmon counter MSR. Package Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Uncore R-box 1 perfmon event select MSR.		Package
Register Address: E3CH, 3644 MSR_R1_PMON_EVNT_SEL14 Uncore R-box 1 perfmon event select MSR. Package	Register Address: E3BH, 3643	MSR_R1_PMON_CTR13	
Uncore R-box 1 perfmon event select MSR. Package	Uncore R-box 1perfmon counter MSR.		Package
	Register Address: E3CH, 3644	MSR_R1_PMON_EVNT_SEL14	
Pagistar Address: F2DH 2645 MSD D1 DMON CTD14	Uncore R-box 1 perfmon event select MSR.		Package
אראיז איז איז איז איז איז איז איז איז איז	Register Address: E3DH, 3645	MSR_R1_PMON_CTR14	
Uncore R-box 1 perfmon counter MSR. Package	Uncore R-box 1 perfmon counter MSR.		Package
Register Address: E3EH, 3646 MSR_R1_PMON_EVNT_SEL15	Register Address: E3EH, 3646	MSR_R1_PMON_EVNT_SEL15	
Uncore R-box 1 perfmon event select MSR. Package	Uncore R-box 1 perfmon event select MSR.		Package
Register Address: E3FH, 3647 MSR_R1_PMON_CTR15	Register Address: E3FH, 3647	MSR_R1_PMON_CTR15	
Uncore R-box 1 perfmon counter MSR. Package	Uncore R-box 1 perfmon counter MSR.		Package
Register Address: E45H, 3653 MSR_B0_PMON_MATCH	Register Address: E45H, 3653	MSR_B0_PMON_MATCH	
Uncore B-box 0 perfmon local box match MSR. Package	Uncore B-box 0 perfmon local box match M	5R.	Package
Register Address: E46H, 3654 MSR_B0_PMON_MASK	Register Address: E46H, 3654	MSR_B0_PMON_MASK	
Uncore B-box 0 perfmon local box mask MSR. Package	Uncore B-box 0 perfmon local box mask MS	R	Package
Register Address: E49H, 3657 MSR_S0_PMON_MATCH	Register Address: E49H, 3657	MSR_S0_PMON_MATCH	
Uncore S-box 0 perfmon local box match MSR. Package	Uncore S-box 0 perfmon local box match M	SR	Package
Register Address: E4AH, 3658 MSR_S0_PMON_MASK	Register Address: E4AH, 3658	MSR_S0_PMON_MASK	
Uncore S-box 0 perfmon local box mask MSR. Package	Uncore S-box 0 perfmon local box mask MS	R	Package
Register Address: E4DH, 3661 MSR_B1_PMON_MATCH	Register Address: E4DH, 3661	MSR_B1_PMON_MATCH	

Register Address: Hex, Decimal	Register Name (Former Register I	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore B-box 1 perfmon local box match M	SR.	Package
Register Address: E4EH, 3662	MSR_B1_PMON_MASK	
Uncore B-box 1 perfmon local box mask MS	R	Package
Register Address: E54H, 3668	MSR_M0_PMON_MM_CONFIG	
Uncore M-box 0 perfmon local box address	match/mask config MSR.	Package
Register Address: E55H, 3669	MSR_M0_PMON_ADDR_MATCH	
Uncore M-box 0 perfmon local box address	match MSR.	Package
Register Address: E56H, 3670	MSR_M0_PMON_ADDR_MASK	
Uncore M-box 0 perfmon local box address	mask MSR.	Package
Register Address: E59H, 3673	MSR_S1_PMON_MATCH	
Uncore S-box 1 perfmon local box match M	SR.	Package
Register Address: E5AH, 3674	MSR_S1_PMON_MASK	
Uncore S-box 1 perfmon local box mask MS	R.	Package
Register Address: E5CH, 3676	MSR_M1_PMON_MM_CONFIG	
Uncore M-box 1 perfmon local box address	match/mask config MSR.	Package
Register Address: E5DH, 3677	MSR_M1_PMON_ADDR_MATCH	
Uncore M-box 1 perfmon local box address	match MSR.	Package
Register Address: E5EH, 3678	MSR_M1_PMON_ADDR_MASK	
Uncore M-box 1 perfmon local box address	mask MSR.	Package
Register Address: 3B5H, 965	MSR_UNCORE_PMC5	
See Section 20.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package

2.9 MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES BASED ON WESTMERE MICROARCHITECTURE

The Intel[®] Xeon[®] Processor 5600 Series is based on Westmere microarchitecture and supports the MSR interfaces listed in Table 2-15, Table 2-16, plus additional MSRs listed in Table 2-18. These MSRs apply to the Intel Core i7, i5, and i3 processor family with a CPUID Signature DisplayFamily_DisplayModel value of 06_25H or 06_2CH; see Table 2-1.

Table 2-18. Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description		
Register Address: 13CH, 316 MSR_FEATURE_CONFIG			
AES Configuration (RW-L)			
Privileged post-BIOS agent must provide a #GP handler to handle unsuccessful read of this MSR.			

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Register	- (R/W)	Thread
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.		Package
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 core active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
39:32	Maximum Ratio Limit for 5C	Package
	Maximum turbo ratio limit of 5 core active.	
47:40	Maximum Ratio Limit for 6C	Package
	Maximum turbo ratio limit of 6 core active.	
63:48	Reserved.	
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.	•	Package

Table 2-18. Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture (Contd.)

2.10 MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY BASED ON WESTMERE MICROARCHITECTURE

The Intel[®] Xeon[®] Processor E7 Family is based on the Westmere microarchitecture and supports the MSR interfaces listed in Table 2-15 (except MSR address 1ADH), Table 2-16, plus additional MSRs listed in Table 2-19. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2FH.

Register Address: Hex, Decimal	imal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
Privileged post-BIOS agent must provid	e a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Registe	r (R/W)	Thread
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Reserved. Attempt to read/write will ca	ause #UD.	Package
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Package
Register Address: F40H, 3904	MSR_C8_PMON_BOX_CTRL	
Uncore C-box 8 perfmon local box cont	rol MSR.	Package
Register Address: F41H, 3905	MSR_C8_PMON_BOX_STATUS	
Uncore C-box 8 perfmon local box state	us MSR.	Package
Register Address: F42H, 3906	MSR_C8_PMON_BOX_OVF_CTRL	
Uncore C-box 8 perfmon local box over	flow control MSR.	Package
Register Address: F50H, 3920	MSR_C8_PMON_EVNT_SEL0	
Uncore C-box 8 perfmon event select N	isr.	Package
Register Address: F51H, 3921	MSR_C8_PMON_CTR0	
Uncore C-box 8 perfmon counter MSR.	1	Package
Register Address: F52H, 3922	MSR_C8_PMON_EVNT_SEL1	
Uncore C-box 8 perfmon event select N	ISR.	Package
Register Address: F53H, 3923	MSR_C8_PMON_CTR1	
Uncore C-box 8 perfmon counter MSR.		Package
Register Address: F54H, 3924	MSR_C8_PMON_EVNT_SEL2	
Uncore C-box 8 perfmon event select N	1SR.	Package
Register Address: F55H, 3925	MSR_C8_PMON_CTR2	
Uncore C-box 8 perfmon counter MSR.		Package
Register Address: F56H, 3926	MSR_C8_PMON_EVNT_SEL3	
Uncore C-box 8 perfmon event select N	1 1SR.	Package

Table 2-19. Additional MSRs Supported by the Intel® Xeon® Processor E7 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: F57H, 3927	MSR_C8_PMON_CTR3	
Uncore C-box 8 perfmon counter MSR.		Package
Register Address: F58H, 3928	MSR_C8_PMON_EVNT_SEL4	
Uncore C-box 8 perfmon event select M	İSR.	Package
Register Address: F59H, 3929	MSR_C8_PMON_CTR4	
Uncore C-box 8 perfmon counter MSR.		Package
Register Address: F5AH, 3930	MSR_C8_PMON_EVNT_SEL5	
Uncore C-box 8 perfmon event select M	ISR.	Package
Register Address: F5BH, 3931	MSR_C8_PMON_CTR5	
Uncore C-box 8 perfmon counter MSR.	•	Package
Register Address: FC0H, 4032	MSR_C9_PMON_BOX_CTRL	
Uncore C-box 9 perfmon local box contr	ol MSR.	Package
Register Address: FC1H, 4033	MSR_C9_PMON_BOX_STATUS	
Uncore C-box 9 perfmon local box statu	s MSR.	Package
Register Address: FC2H, 4034	MSR_C9_PMON_BOX_OVF_CTRL	
Uncore C-box 9 perfmon local box over	flow control MSR.	Package
Register Address: FD0H, 4048	MSR_C9_PMON_EVNT_SEL0	
Uncore C-box 9 perfmon event select M	ISR.	Package
Register Address: FD1H, 4049	MSR_C9_PMON_CTR0	
Uncore C-box 9 perfmon counter MSR.	•	Package
Register Address: FD2H, 4050	MSR_C9_PMON_EVNT_SEL1	
Uncore C-box 9 perfmon event select M	SR.	Package
Register Address: FD3H, 4051	MSR_C9_PMON_CTR1	
Uncore C-box 9 perfmon counter MSR.	•	Package
Register Address: FD4H, 4052	MSR_C9_PMON_EVNT_SEL2	
Uncore C-box 9 perfmon event select M	ISR.	Package
Register Address: FD5H, 4053	MSR_C9_PMON_CTR2	
Uncore C-box 9 perfmon counter MSR.	·	Package
Register Address: FD6H, 4054	MSR_C9_PMON_EVNT_SEL3	
Uncore C-box 9 perfmon event select M	SR.	Package
Register Address: FD7H, 4055	MSR_C9_PMON_CTR3	
Uncore C-box 9 perfmon counter MSR.		Package
Register Address: FD8H, 4056	MSR_C9_PMON_EVNT_SEL4	
Uncore C-box 9 perfmon event select M	SR.	Package
Register Address: FD9H, 4057	MSR_C9_PMON_CTR4	
Uncore C-box 9 perfmon counter MSR.		Package
Register Address: FDAH, 4058	MSR_C9_PMON_EVNT_SEL5	

Table 2-19. Additional MSRs Supported by the Intel® Xeon® Processor E7 Family (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields		Bit Description	Scope
Uncore C-box 9 perfmon event select N	ISR.		Package
Register Address: FDBH, 4059	MSR_C9_PMON_CTR5		
Uncore C-box 9 perfmon counter MSR.	·		Package

Table 2-19. Additional MSRs Supported by the Intel® Xeon® Processor E7 Family (Contd.)

2.11 MSRS IN THE INTEL® PROCESSOR FAMILY BASED ON SANDY BRIDGE MICROARCHITECTURE

Table 2-20 lists model-specific registers (MSRs) that are common to the Intel[®] processor family based on Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH or 06_2DH; see Table 2-1. Additional MSRs specific to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH are listed in Table 2-21.

Table 2-20. MSRs Supported by Intel[®] Processors Based on Sandy Bridge Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait Addr	ess Range Determination," and Table 2-2.	Thread
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Counter	;" and see Table 2-2.	Thread
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Package
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 11.4.4, "Local APIC Status ar	nd Location," and Table 2-2.	Thread
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Thread
31:0	SMI Count (R/O) Count SMIs.	
63:32	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (R	/W)	Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W) See Table 2-2.		Core
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Thread
See Table 2-2.		
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	•
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C3H, 195	IA32_PMC2	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C4H, 196	ІАЗ2_РМСЗ	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C5H, 197	IA32_PMC4	
Performance Counter Register (if core r	ot shared by threads)	Соге
Register Address: C6H, 198	IA32_PMC5	
Performance Counter Register (if core r	ot shared by threads)	Соге
Register Address: C7H, 199	IA32_PMC6	
Performance Counter Register (if core r	ot shared by threads)	Соге
Register Address: C8H, 200	IA32_PMC7	
Performance Counter Register (if core r	ot shared by threads)	Соге
Register Address: CEH, 206	MSR_PLATFORM_INFO	•
Platform Information		Package
Contains power management and other	model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	
27:16	Reserved.	ľ
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	-

Table 2-20. MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope	
29	Programmable TDP Limit for Turbo Mode (R/O) When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	Package	
39:30	Reserved.		
47:40	Maximum Efficiency Ratio (R/O) This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	Package	
63:48	Reserved.		
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL		
C-State Configuration Control (R/W) Note: C-state values are processor speci ACPI C-States. See http://biosbits.org.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Core	
2:0	Package C-State Limit (R/W) Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported:		
	000b: CO/C1 (no package C-sate support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit Note: This field cannot be used to limit package C-state to C3.		
9:3	Reserved.		
10	I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.		
14:11	Reserved.		
15	CFG Lock (R/WO) When set, locks bits 15:0 of this register until next reset.		
24:16	Reserved.		
25	C3 State Auto Demotion Enable (R/W) When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.		
26	C1 State Auto Demotion Enable (R/W) When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.		
27	Enable C3 Undemotion (R/W) When set, enables undemotion from demoted C3.		

Table 2-20. MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal	egister Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
28	Enable C1 Undemotion (R/W)	
	When set, enables undemotion from demoted C1.	
63:29	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Redirection in C-	state (R/W)	Соге
See http://biosbits.org.		
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-State Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	000b - C3 is the max C-State to include.	
	001b - C6 is the max C-State to include.	
	010b - C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clock See Table 2-2.	Count (R/W)	Thread
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Co See Table 2-2.	unt (R/W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	
See Table 2-2.		Thread
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
	e a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	

Table 2-20. MSRs Supported by Intel[®] Processors Based on Sandy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope Register Address: 175H, 373 IA32_SYSENTER_ESP Thread See Table 2-2 IA32_SYSENTER_EIP Register Address: 176H, 374 Thread See Table 2-2 Register Address: 179H, 377 IA32 MCG CAP See Table 2-2 Thread IA32 MCG STATUS Register Address: 17AH, 378 **Global Machine Check Status** Thread 0 RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted. 1 FIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error. 2 MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception. 63:3 Reserved. Register Address: 186H, 390 IA32 PERFEVTSELO See Table 2-2. Thread IA32 PERFEVTSEL1 Register Address: 187H, 391 Thread See Table 2-2. IA32_PERFEVTSEL2 Register Address: 188H, 392 See Table 2-2 Thread Register Address: 189H, 393 IA32_PERFEVTSEL3 See Table 2-2 Thread Register Address: 18AH, 394 IA32_PERFEVTSEL4 Соге See Table 2-2. If CPUID.0AH:EAX[15:8] > 4. Register Address: 18BH, 395 IA32_PERFEVTSEL5 See Table 2-2. If CPUID.0AH:EAX[15:8] > 5. Соге Register Address: 18CH, 396 IA32 PERFEVTSEL6 See Table 2-2. If CPUID.OAH:EAX[15:8] > 6. Соге IA32 PERFEVTSEL7 Register Address: 18DH, 397 See Table 2-2. If CPUID.0AH:EAX[15:8] > 7. Соге IA32_PERF_STATUS Register Address: 198H, 408

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.	·	Package
15:0	Current Performance State Value	
63:16	Reserved.	
Register Address: 198H, 408	MSR_PERF_STATUS	·
Performance Status		Package
47:32	Core Voltage (R/O)	
	P-state core voltage can be computed by	
	MSR_PERF_STATUS[37:32] * (float) 1/(2^13).	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Thread
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
IA32_CLOCK_MODULATION MSR was o	riginally named IA32_THERM_CONTROL MSR.	
3:0	On demand Clock Modulation Duty Cycle (R/W)	
	In 6.25% increment.	
4	On demand Clock Modulation Enable (R/W)	
63:5	Reserved.	
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)	· ·	Соге
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Соге
See Table 2-2.		
0	Thermal Status (R/O)	
	See Table 2-2.	
1	Thermal Status Log (R/WCO)	
	See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O)	
	See Table 2-2.	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
	See Table 2-2.	
4	Critical Temperature Status (R/O)	
	See Table 2-2.	
5	Critical Temperature Status Log (R/WCO)	
	See Table 2-2.	
6	Thermal Threshold #1 Status (R/O)	
	See Table 2-2.	

Register Address: Hex, Decima	al Register Name (Former Register Nam	e)
Register Information / Bit Field	ds Bit Description	Scope
7	Thermal Threshold #1 Log (R/WC0)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
	See Table 2-2.	
9	Thermal Threshold #2 Log (R/WCO)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
15:12	Reserved.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/	-	
Allows a variety of processor funct		
0	Fast-Strings Enable	Thread
	See Table 2-2.	
6:1	Reserved.	
7	Performance Monitoring Available (R)	Thread
	See Table 2-2.	
10:8	Reserved	
11	Branch Trace Storage Unavailable (R/O)	Thread
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Thread
	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Package
	See Table 2-2.	
		Thread
18	ENABLE MONITOR FSM (R/W)	Thead
18	See Table 2-2.	medu

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
22	Limit CPUID Maxval (R/W)	Thread
	See Table 2-2.	
23	xTPR Message Disable (R/W)	Thread
	See Table 2-2.	
33:24	Reserved.	
34	XD Bit Disable (R/W)	Thread
	See Table 2-3.	
37:35	Reserved.	
38	Turbo Mode Disable (R/W)	Package
	When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Unique
15:0	Reserved.	
23:16	Temperature Target (R)	
	The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
53:24	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	•
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	L2 Adjacent Cache Line Prefetcher Disable (R/W)	Соге
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU IP Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
63:4	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	

Register Address: Hex, Decima	I Register Name (Former Register Na	me)
Register Information / Bit Field	s Bit Description	Scope
Offcore Response Event Select Reg	ister (R/W)	Thread
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Reg	ister (R/W)	Thread
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management (Control	
Various model specific features enu	meration. See http://biosbits.org.	
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Package
Register Address: 1B1H, 433	IA32_PACKAGE_THERM_STATUS	
See Table 2-2.		Package
Register Address: 1B2H, 434	IA32_PACKAGE_THERM_INTERRUPT	
See Table 2-2.		Package
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select	Register (R/W)	Thread
See Section 18.9.2, "Filtering of Las	t Branch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)	Thread
Contains an index (bits 0-3) that poi	nts to the MSR containing the most recent branch record.	
See MSR_LASTBRANCH_0_FROM_IF	P (at 680H).	
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W)		Thread
See Table 2-2.		
0	LBR: Last Branch Record	
1	BTF	
5:2	Reserved.	
6	TR: Branch Trace	
7	BTS: Log Branch Trace Message to BTS buffer	
8	BTINT	

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope 9 BTS_OFF_OS 10 BTS_OFF_USER 11 FREEZE_LBR_ON_PMI 12 FREEZE PERFMON ON PMI 13 ENABLE UNCORE PMI 14 FREEZE WHILE SMM 63:15 Reserved Register Address: 1DDH, 477 MSR LER FROM LIP Last Exception Record From Linear IP (R/W) Thread Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. Register Address: 1DEH, 478 MSR_LER_TO_LIP Last Exception Record To Linear IP (R/W) Thread This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. Register Address: 1F2H, 498 IA32 SMRR PHYSBASE See Table 2-2 Соге Register Address: 1F3H, 499 IA32_SMRR_PHYSMASK See Table 2-2. Соге Register Address: 1FCH, 508 MSR_POWER_CTL See http://biosbits.org. Соге Register Address: 200H, 512 IA32 MTRR PHYSBASEO See Table 2-2 Thread IA32 MTRR PHYSMASKO Register Address: 201H, 513 See Table 2-2. Thread IA32_MTRR_PHYSBASE1 Register Address: 202H, 514 See Table 2-2 Thread Register Address: 203H, 515 IA32_MTRR_PHYSMASK1 See Table 2-2 Thread IA32 MTRR PHYSBASE2 Register Address: 204H, 516 See Table 2-2. Thread Register Address: 205H, 517 IA32_MTRR_PHYSMASK2 See Table 2-2. Thread Register Address: 206H, 518 IA32 MTRR PHYSBASE3 See Table 2-2. Thread Register Address: 207H, 519 IA32 MTRR PHYSMASK3 See Table 2-2. Thread Register Address: 208H, 520 IA32_MTRR_PHYSBASE4

Register Information / Bit Fields Bit Description Scope See Table 2-2. Thread Thread Register Address: 208H, 521 IA32_MTRR_PHYSMASK4 Thread Register Address: 208H, 522 IA32_MTRR_PHYSMASK5 Thread Register Address: 208H, 523 IA32_MTRR_PHYSMASK5 Thread Register Address: 208H, 523 IA32_MTRR_PHYSMASK5 Thread Register Address: 208H, 523 IA32_MTRR_PHYSMASK6 Thread Register Address: 208H, 524 IA32_MTRR_PHYSMASK6 Thread Register Address: 208H, 525 IA32_MTRR_PHYSMASK6 Thread See Table 2-2. Thread Register Address: 208H, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 208H, 527 Thread Register Address: 208H, 527 IA32_MTRR_PHYSMASK7 Thread See Table 2-2. Thread Thread Register Address: 210H, 528 IA32_MTRR_PHYSMASK8 Thread See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSM	Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Address: 209H, 521 IA32_MTRR_PHYSMASK4 See Table 2-2. Thread Register Address: 20AH, 522 IA32_MTRR_PHYSMASK5 See Table 2-2. Thread Register Address: 20BH, 523 IA32_MTRR_PHYSMASK5 See Table 2-2. Thread Register Address: 20CH, 524 IA32_MTRR_PHYSMASK5 See Table 2-2. Thread Register Address: 20CH, 524 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20CH, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20CH, 525 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 20CH, 527 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 531 IA32_MTRR_PHYSMASK9 <tr< th=""><th>Register Information / Bit Fields</th><th>Bit Description</th><th>Scope</th></tr<>	Register Information / Bit Fields	Bit Description	Scope
See Table 2-2. Thread Register Address: 20AH, 522 IA32_MTRR_PHYSBASE5 See Table 2-2. Thread Register Address: 20BH, 523 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20CH, 524 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20CH, 525 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20CH, 525 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20CH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20CH, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 212H, 531 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Add	See Table 2-2.		Thread
Register Address: 20AH, 522 IA32_MTRR_PHYSBASE5 See Table 2-2. Thread Register Address: 20BH, 523 IA32_MTRR_PHYSBASE5 See Table 2-2. Thread Register Address: 20CH, 524 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX46K_00000 See Table 2-2. Thread Register Address: 250H, 600 IA32_MTRR_FIX46K_00000	Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2. Thread Register Address: 20BH, 523 IA32_MTRR_PHYSMASK5 See Table 2-2. Thread Register Address: 20DH, 524 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20EH, 526 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 601 IA32_MTRR_FIX6K_00000 See Table 2-2. Thread Register A	See Table 2-2.		Thread
Register Address: 20BH, 523 IA32_MTRR_PHYSMASK5 See Table 2-2. Thread Register Address: 20CH, 524 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20EH, 526 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX16K_80000 See Table 2-2. Thread Register Address: 259H, 600 IA32_MTRR_FIX16K_00000	Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2. Thread Register Address: 20CH, 524 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20CH, 525 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20CH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20CH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20CH, 527 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIXI6K_00000 See Table 2-2. Thread Register	See Table 2-2.		Thread
Register Address: 20CH, 524 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSBASE6 See Table 2-2. Thread Register Address: 20EH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20EH, 527 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX16K_00000 See Table 2-2. Thread Register Address: 250H, 601 IA32_MTRR_FIX16K_0000	Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2. Thread Register Address: 20DH, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20EH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20EH, 527 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX6K_00000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX6K_00000 See Table 2-2. Thread Register Address: 259H, 601 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Regist	See Table 2-2.		Thread
Register Address: 20DH, 525 IA32_MTRR_PHYSMASK6 See Table 2-2. Thread Register Address: 20EH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 212H, 529 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX6K_00000 See Table 2-2. Thread Register Address: 259H, 600 IA32_MTRR_FIX6K_00000 See Table 2-2. Thread Register Address: 259H, 601 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 269H, 611 IA32_MTRR_FIX4K_00000	Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2. Thread Register Address: 20EH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX64K_00000 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX16K_80000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 258H, 611 IA32_MTRR_FIX4K_0000 See Table 2-2. Thread Reg	See Table 2-2.		Thread
Register Address: 20EH, 526 IA32_MTRR_PHYSBASE7 See Table 2-2. Thread Register Address: 20FH, 527 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX64K_00000 See Table 2-2. Thread Register Address: 259H, 600 IA32_MTRR_FIX16K_80000 See Table 2-2. Thread Register Address: 259H, 601 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 269H, 616 IA32_MTRR_FIX4K_C0000 See Table 2-2. Thread Register Address: 269H, 617 IA32_MTRR_FIX4K_C0000 <	Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.ThreadRegister Address: 20FH, 527IA32_MTRR_PHYSMASK7See Table 2-2.ThreadRegister Address: 210H, 528IA32_MTRR_PHYSBASE8See Table 2-2.ThreadRegister Address: 211H, 529IA32_MTRR_PHYSMASK8See Table 2-2.ThreadRegister Address: 212H, 530IA32_MTRR_PHYSBASE9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX6K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_60000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 617IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 619IA32_	See Table 2-2.		Thread
Register Address: 20FH, 527 IA32_MTRR_PHYSMASK7 See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSMASK8 See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX64K_00000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX16K_80000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 258H, 601 IA32_MTRR_FIX4K_C0000 See Table 2-2. Thread Register Address: 268H, 616 IA32_MTRR_FIX4K_C0000 See Table 2-2. Thread Register Address: 268H, 617 IA32_MTRR_FIX4K_C0000	Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2. Thread Register Address: 210H, 528 IA32_MTRR_PHYSBASE8 Ihread See Table 2-2. Thread Register Address: 211H, 529 IA32_MTRR_PHYSMASK8 Ihread See Table 2-2. Thread Register Address: 212H, 530 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSBASE9 See Table 2-2. Thread Register Address: 213H, 531 IA32_MTRR_PHYSMASK9 See Table 2-2. Thread Register Address: 250H, 592 IA32_MTRR_FIX64K_00000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX16K_80000 See Table 2-2. Thread Register Address: 258H, 600 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 259H, 601 IA32_MTRR_FIX16K_0000 See Table 2-2. Thread Register Address: 268H, 616 IA32_MTRR_FIX4K_C0000 See Table 2-2. Thread Thread Register Address: 269H, 617 IA32_MTRR_FIX4K_C0000 Thread See Table 2-2. Thread Register Address: 26AH, 618 IA32_MTRR_FIX4K_D0000	See Table 2-2.		Thread
Register Address: 210H, 528IA32_MTRR_PHYSBASE8See Table 2-2.ThreadRegister Address: 211H, 529IA32_MTRR_PHYSMASK8See Table 2-2.ThreadRegister Address: 212H, 530IA32_MTRR_PHYSBASE9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 258H, 601IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 258H, 601IA32_MTRR_FIX16K_0000See Table 2-2.ThreadRegister Address: 258H, 601IA32_MTRR_FIX16K_0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 619IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 619IA32_MTRR_FIX4K_D0000	Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.ThreadRegister Address: 211H, 529IA32_MTRR_PHYSMASK8See Table 2-2.ThreadRegister Address: 212H, 530IA32_MTRR_PHYSBASE9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 258H, 601IA32_MTRR_FIX16K_0000See Table 2-2.ThreadRegister Address: 258H, 601IA32_MTRR_FIX16K_0000See Table 2-2.ThreadRegister Address: 258H, 601IA32_MTRR_FIX4K_0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_00000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_00000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_00000See Table 2-2.ThreadRegister Address: 26AH, 619IA32_MTRR_FIX4K_00000	See Table 2-2.		Thread
Register Address: 211H, 529IA32_MTRR_PHYSMASK8See Table 2-2.ThreadRegister Address: 212H, 530IA32_MTRR_PHYSBASE9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX6K_80000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26BH, 619IA32_MTRR_FIX4K_D0000	Register Address: 210H, 528	IA32_MTRR_PHYSBASE8	
See Table 2-2.ThreadRegister Address: 212H, 530IA32_MTRR_PHYSBASE9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 619IA32_MTRR_FIX4K_D0000	See Table 2-2.		Thread
Register Address: 212H, 530IA32_MTRR_PHYSBASE9See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26BH, 619IA32_MTRR_FIX4K_D0000	Register Address: 211H, 529	IA32_MTRR_PHYSMASK8	
See Table 2-2.ThreadRegister Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.Thread	See Table 2-2.		Thread
Register Address: 213H, 531IA32_MTRR_PHYSMASK9See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.Thread	Register Address: 212H, 530	IA32_MTRR_PHYSBASE9	
See Table 2-2.ThreadRegister Address: 250H, 592IA32_MTRR_FIX64K_00000ThreadSee Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 618IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 618IA32_MTRR_FIX4K_D0000See Table 2-2.Thread	See Table 2-2.		Thread
Register Address: 250H, 592IA32_MTRR_FIX64K_00000See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 618IA32_MTRR_FIX4K_D8000See Table 2-2.Thread	Register Address: 213H, 531	IA32_MTRR_PHYSMASK9	
See Table 2-2.ThreadRegister Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 268H, 618IA32_MTRR_FIX4K_D8000	See Table 2-2.		Thread
Register Address: 258H, 600IA32_MTRR_FIX16K_80000See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26BH, 619IA32_MTRR_FIX4K_D8000	Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.ThreadRegister Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.Thread	See Table 2-2.		Thread
Register Address: 259H, 601IA32_MTRR_FIX16K_A0000See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26BH, 619IA32_MTRR_FIX4K_D8000	Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.ThreadRegister Address: 268H, 616IA32_MTRR_FIX4K_C0000ThreadSee Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000ThreadSee Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000ThreadSee Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000ThreadSee Table 2-2.ThreadRegister Address: 26BH, 619IA32_MTRR_FIX4K_D8000Thread	See Table 2-2.		Thread
Register Address: 268H, 616IA32_MTRR_FIX4K_C0000See Table 2-2.ThreadRegister Address: 269H, 617IA32_MTRR_FIX4K_C8000See Table 2-2.ThreadRegister Address: 26AH, 618IA32_MTRR_FIX4K_D0000See Table 2-2.ThreadRegister Address: 26BH, 619IA32_MTRR_FIX4K_D8000	Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2. Thread Register Address: 269H, 617 IA32_MTRR_FIX4K_C8000 Thread See Table 2-2. Thread Register Address: 26AH, 618 IA32_MTRR_FIX4K_D0000 Thread See Table 2-2. Thread Register Address: 26BH, 619 IA32_MTRR_FIX4K_D8000 Thread	See Table 2-2.		Thread
Register Address: 269H, 617 IA32_MTRR_FIX4K_C8000 See Table 2-2. Thread Register Address: 26AH, 618 IA32_MTRR_FIX4K_D0000 See Table 2-2. Thread Register Address: 26BH, 619 IA32_MTRR_FIX4K_D8000	Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2. Thread Register Address: 26AH, 618 IA32_MTRR_FIX4K_D0000 See Table 2-2. Thread Register Address: 26BH, 619 IA32_MTRR_FIX4K_D8000	See Table 2-2.		Thread
Register Address: 26AH, 618 IA32_MTRR_FIX4K_D0000 See Table 2-2. Thread Register Address: 26BH, 619 IA32_MTRR_FIX4K_D8000	Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2. Thread Register Address: 26BH, 619 IA32_MTRR_FIX4K_D8000	See Table 2-2.		Thread
Register Address: 26BH, 619 IA32_MTRR_FIX4K_D8000	Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	·
	See Table 2-2.		Thread
See Table 2-2. Thread	Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	·
	See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	•	Thread
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.	-	Thread
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.	·	Thread
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.		Thread
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.	-	Thread
Register Address: 280H, 640	IA32_MC0_CTL2	
See Table 2-2.		Соге
Register Address: 281H, 641	IA32_MC1_CTL2	
See Table 2-2.	·	Соге
Register Address: 282H, 642	IA32_MC2_CTL2	
See Table 2-2.	-	Соге
Register Address: 283H, 643	IA32_MC3_CTL2	
See Table 2-2.		Соге
Register Address: 284H, 644	IA32_MC4_CTL2	
Always 0 (CMCI not supported).		Package
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)		Thread
See Table 2-2.		
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter Re See Table 2-2.	egister 0 (R/W)	Thread
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter Re	egister 1 (R/W)	Thread
See Table 2-2.		
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter Re	egister 2 (R/W)	Thread
See Table 2-2.		
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2 and Section 18.4.1, "IA32	_DEBUGCTL MSR."	Thread
5:0	LBR Format	
	See Table 2-2.	
6	PEBS Record Format.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
7	PEBSSaveArchRegs	
	See Table 2-2.	
11:8	PEBS_REC_FORMAT	
	See Table 2-2.	
12	SMM_FREEZE	
	See Table 2-2.	
63:13	Reserved.	
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Registe	er (R/W)	Thread
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2 and Section 20.6.2.2, "Gl	obal Counter Control Facilities."	
0	Ovf_PMC0	Thread
1	Ovf_PMC1	Thread
2	Ovf_PMC2	Thread
3	Ovf_PMC3	Thread
4	Ovf_PMC4 (if CPUID.OAH:EAX[15:8] > 4)	Соге
5	Ovf_PMC5 (if CPUID.OAH:EAX[15:8] > 5)	Соге
6	Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6)	Соге
7	0vf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)	Соге
31:8	Reserved.	
32	Ovf_FixedCtrO	Thread
33	Ovf_FixedCtr1	Thread
34	Ovf_FixedCtr2	Thread
60:35	Reserved.	
61	Ovf_Uncore	Thread
62	Ovf_BufDSSAVE	Thread
63	CondChgd	Thread
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2 and Section 20.6.2.2, "Gl		Thread
0	Set 1 to enable PMC0 to count.	Thread
1	Set 1 to enable PMC1 to count.	Thread
2	Set 1 to enable PMC2 to count.	Thread
3	Set 1 to enable PMC3 to count.	Thread
4	Set 1 to enable PMC4 to count (if CPUID.0AH:EAX[15:8] > 4).	Соге
5	Set 1 to enable PMC5 to count (if CPUID.OAH:EAX[15:8] > 5).	Соге
6	Set 1 to enable PMC6 to count (if CPUID.OAH:EAX[15:8] > 6).	Соге
7	Set 1 to enable PMC7 to count (if CPUID.OAH:EAX[15:8] > 7).	Core
/		COLE

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope 31:8 Reserved. 32 Set 1 to enable FixedCtr0 to count. Thread 33 Thread Set 1 to enable FixedCtr1 to count. 34 Set 1 to enable FixedCtr2 to count. Thread 63:35 Reserved. 1A32 PERF GLOBAL OVF CTRL Register Address: 390H, 912 See Table 2-2 and Section 20.6.2.2, "Global Counter Control Facilities." 0 Set 1 to clear Ovf PMCO. Thread 1 Thread Set 1 to clear Ovf_PMC1. 2 Set 1 to clear Ovf PMC2. Thread 3 Set 1 to clear Ovf PMC3. Thread 4 Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4). Соге 5 Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5). Соге Соге 6 Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6). 7 Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7). Соге 31:8 Reserved. 32 Set 1 to clear Ovf FixedCtr0. Thread 33 Set 1 to clear Ovf FixedCtr1. Thread 34 Set 1 to clear Ovf FixedCtr2. Thread 60:35 Reserved. 61 Set 1 to clear Ovf_Uncore. Thread 62 Set 1 to clear Ovf BufDSSAVE. Thread 63 Set 1 to clear CondChgd. Thread Register Address: 3F1H, 1009 IA32_PEBS_ENABLE (MSR_PEBS_ENABLE) See Section 20.3.1.1.1, "Processor Event Based Sampling (PEBS)." Thread 0 Enable PEBS on IA32_PMCO. (R/W) 1 Enable PEBS on IA32_PMC1. (R/W) 2 Enable PEBS on IA32_PMC2. (R/W) 3 Enable PEBS on IA32_PMC3. (R/W) 31:4 Reserved. 32 Enable Load Latency on IA32 PMCO. (R/W) 33 Enable Load Latency on IA32_PMC1. (R/W) 34 Enable Load Latency on IA32_PMC2. (R/W) 35 Enable Load Latency on IA32_PMC3. (R/W) 62:36 Reserved. 63 Enable Precise Store (R/W) MSR PEBS LD LAT Register Address: 3F6H, 1014

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 20.3.1.1.2, "Load Latency P	erformance Monitoring Facility."	Thread
15:0	Minimum threshold latency value of tagged load operation that will be counted. (R/W)	
63:36	Reserved.	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C3 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
53:0	Package C6 Residency Counter. (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C7 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C3 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Core
63:0	CORE C6 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FEH, 1022	MSR_CORE_C7_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C7 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C7 states. Count at the same frequency as the TSC.	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SBs "	Соге

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 401H, 1025	IA32_MC0_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATI	JS MSRS," and Chapter 17.	Соге
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
Register Address: 403H, 1027	IA32_MCO_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC	MSRs."	Соге
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs."	Соге
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	JS MSRS," and Chapter 17.	Core
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Core
Register Address: 407H, 1031	IA32_MC1_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC	YSRs."	Core
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs."	Соге
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	JS MSRS," and Chapter 17.	Core
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Core
Register Address: 40BH, 1035	IA32_MC2_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC	HSRs."	Core
Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs."	Core
Register Address: 40DH, 1037	IA32_MC3_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	JS MSRS," and Chapter 17.	Core
Register Address: 40EH, 1038	IA32_MC3_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
Register Address: 40FH, 1039	IA32_MC3_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC	MSRs."	Core
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs."	Соге
0	PCU Hardware Error (R/W)	
	When set, enables signaling of PCU hardware detected errors.	
1	PCU Controller Error (R/W)	
	When set, enables signaling of PCU controller detected errors.	
2	PCU Firmware Error (R/W)	
	When set, enables signaling of PCU firmware detected errors.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope 63:2 Reserved. Register Address: 411H, 1041 IA32 MC4 STATUS Соге See Section 16.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 17. Register Address: 480H, 1152 IA32 VMX BASIC Reporting Register of Basic VMX Capabilities (R/O) Thread See Table 2-2 and Appendix A.1, "Basic VMX Information." Register Address: 481H, 1153 IA32 VMX PINBASED CTLS Capability Reporting Register of Pin-Based VM-Execution Controls (R/O) Thread See Table 2-2 and Appendix A.3, "VM-Execution Controls." Register Address: 482H, 1154 IA32 VMX PROCBASED CTLS Capability Reporting Register of Primary Processor-Based VM-Execution Controls (R/O) Thread See Appendix A.3, "VM-Execution Controls." Register Address: 483H, 1155 IA32 VMX EXIT CTLS Capability Reporting Register of VM-Exit Controls (R/O) Thread See Table 2-2 and Appendix A.4, "VM-Exit Controls." Register Address: 484H, 1156 IA32_VMX_ENTRY_CTLS Capability Reporting Register of VM-Entry Controls (R/O) Thread See Table 2-2 and Appendix A.5, "VM-Entry Controls." Register Address: 485H, 1157 IA32_VMX_MISC Thread Reporting Register of Miscellaneous VMX Capabilities (R/O) See Table 2-2 and Appendix A.6, "Miscellaneous Data." Register Address: 486H, 1158 IA32_VMX_CR0_FIXED0 Capability Reporting Register of CRO Bits Fixed to 0 (R/O) Thread See Table 2-2 and Appendix A.7, "VMX-Fixed Bits in CRO." Register Address: 487H, 1159 IA32 VMX CR0 FIXED1 Capability Reporting Register of CRO Bits Fixed to 1 (R/O) Thread See Table 2-2 and Appendix A.7, "VMX-Fixed Bits in CRO." Register Address: 488H, 1160 IA32 VMX CR4 FIXED0 Thread Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Table 2-2 and Appendix A.8, "VMX-Fixed Bits in CR4." Register Address: 489H, 1161 IA32 VMX CR4 FIXED1 Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) Thread See Table 2-2 and Appendix A.8, "VMX-Fixed Bits in CR4." Register Address: 48AH, 1162 IA32 VMX VMCS ENUM Capability Reporting Register of VMCS Field Enumeration (R/O) Thread See Table 2-2 and Appendix A.9, "VMCS Enumeration." Register Address: 48BH, 1163 IA32_VMX_PROCBASED_CTLS2 Thread Capability Reporting Register of Secondary Processor-Based VM-Execution Controls (R/O) See Appendix A.3, "VM-Execution Controls."

Register Address: Hex, Decimal	Register Name (Former Register Nam	ne)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 48CH, 1164	IA32_VMX_EPT_VPID_ENUM	
Capability Reporting Register of EPT an	d VPID (R/O)	Thread
See Table 2-2		
Register Address: 48DH, 1165	IA32_VMX_TRUE_PINBASED_CTLS	
Capability Reporting Register of Pin-Bas See Table 2-2	sed VM-Execution Flex Controls (R/O)	Thread
Register Address: 48EH, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
Capability Reporting Register of Primary See Table 2-2	y Processor-Based VM-Execution Flex Controls (R/O)	Thread
Register Address: 48FH, 1167	IA32_VMX_TRUE_EXIT_CTLS	
Capability Reporting Register of VM-Exi See Table 2-2		Thread
Register Address: 490H, 1168	IA32 VMX TRUE ENTRY CTLS	
Capability Reporting Register of VM-Ent See Table 2-2		Thread
Register Address: 4C1H, 1217	IA32_A_PMCO	
See Table 2-2.		Thread
Register Address: 4C2H, 1218	IA32_A_PMC1	
See Table 2-2.		Thread
Register Address: 4C3H, 1219	IA32_A_PMC2	
See Table 2-2.		Thread
Register Address: 4C4H, 1220	ІАЗ2_А_РМСЗ	
See Table 2-2.		Thread
Register Address: 4C5H, 1221	IA32_A_PMC4	·
See Table 2-2.		Соге
Register Address: 4C6H, 1222	IA32_A_PMC5	•
See Table 2-2.		Соге
Register Address: 4C7H, 1223	IA32_A_PMC6	
See Table 2-2.		Соге
Register Address: 4C8H, 1224	IA32_A_PMC7	
See Table 2-2.		Соге
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W) See Table 2-2 and Section 20.6.3.4, "De	bug Store (DS) Mechanism."	Thread
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers used in RAPL Interfaces See Section 15.10.1, "RAPL Interfaces."		Package
Register Address: 60AH, 1546	MSR_PKGC3_IRTL	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Package C3 Interrupt Response Limit (R/ Note: C-state values are processor speci [.] ACPI C-States.	W) fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
9:0	Interrupt Response Time Limit (R/W) Specifies the limit that should be used to decide if the package should be put into a package C3 state.	
12:10	Time Unit (R/W) Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60BH, 1547	MSR_PKGC6_IRTL	
be delivered to the core and serviced. Ac the core is in.	W) or the package to exit from a C6 to a C0 state, where an interrupt request can Iditional core-exit latency may be applicable depending on the actual C-state fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
9:0	Interrupt Response Time Limit (R/W) Specifies the limit that should be used to decide if the package should be put into a package C6 state.	
12:10	Time Unit (R/W) Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:16	Reserved.	
Register Address: 60DH, 1549	MSR_PKG_C2_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C2 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C2 states. Count at the same frequency as the TSC.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package
See Section 15.10.3, "Package RAPL Do	nain."	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O)		Package
See Section 15.10.3, "Package RAPL Do	nain."	
Register Address: 614H, 1556	MSR_PKG_POWER_INFO	
PKG RAPL Parameters (R/W)		Package
See Section 15.10.3, "Package RAPL Do	nain."	
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
PPO RAPL Power Limit Control (R/W)	•	Package
See Section 15.10.4, "PPO/PP1 RAPL Do	mains."	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record 0 From IP (R/W)	•	Thread
One of sixteen pairs of last branch recor pointers to the source instruction. See a	d registers on the last branch record stack. This part of the stack contains Iso:	
 Last Branch Record Stack TOS at 1C9 Section 18.9.1 and record format in S 		
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_FROM_IP.	
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_()_FROM_IP.	
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_(

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C	_FROM_IP.	
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP	
Last Branch Record 8 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP	
Last Branch Record 9 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP	
Last Branch Record 10 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP	
Last Branch Record 11 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP	
Last Branch Record 12 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP	
Last Branch Record 13 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68EH, 1678	MSR_LASTBRANCH_14_FROM_IP	
Last Branch Record 14 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP	
Last Branch Record 15 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record 0 To IP (R/W)		Thread
One of sixteen pairs of last branch recor pointers to the destination instruction.	d registers on the last branch record stack. This part of the stack contains	
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)	·	Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP	

Register Address: Hex, Decimal Register Name (Former Register Name)		ame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 2 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C4H, 1732	MSR_LASTBRANCH_4_TO_IP	
Last Branch Record 4 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP	
Last Branch Record 8 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP	
Last Branch Record 9 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP	
Last Branch Record 10 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP	
Last Branch Record 11 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_TO_IP.	
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_TO_IP	
Last Branch Record 12 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP	
Last Branch Record 13 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP	
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP	
Last Branch Record 14 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_TO_IP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 15 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6E0H, 1760	IA32_TSC_DEADLINE	-
See Table 2-2.		Thread
Register Address: 802H-83FH, 2050- 2111	X2APIC MSRs	
See Table 2-2.		Thread
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables		Thread
See Table 2-2.		
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W)		Thread
See Table 2-2.		
Register Address: C000_0082H	IA32_LSTAR	1
IA-32e Mode System Call Target Address	(R/W)	Thread
See Table 2-2.		
Register Address: C000_0084H	IA32_FMASK	1
System Call Flag Mask (R/W)		Thread
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	T
Map of BASE Address of FS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/V	V)	Thread
See Table 2-2.		
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W)		Thread
See Table 2-2 and Section 18.17.2, "IA32	2_TSC_AUX Register and RDTSCP Support."	

2.11.1 MSRs in the 2nd Generation Intel[®] Core[™] Processor Family Based on Sandy Bridge Microarchitecture

Table 2-21 and Table 2-22 list model-specific registers (MSRs) that are specific to the 2nd generation Intel[®] Core[™] processor family based on the Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH; see Table 2-1.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.		Package
7:0	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.	Package
15:8	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.	Package
23:16	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.	Package
31:24	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.	Package
63:32	Reserved.	
Register Address: 60CH, 1548	MSR_PKGC7_IRTL	
delivered to the core and serviced. Additic core is in.	the package to exit from a C7 to a C0 state, where interrupt request can be anal core-exit latency may be applicable depending on the actual C-state the c C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W) Specifies the limit that should be used to decide if the package should be put into a package C7 state.	
12:10	Time Unit (R/W)Specifies the encoding value of time unit of the interrupt response timelimit. The following time unit encodings are supported:000b: 1 ns001b: 32 ns010b: 1024 ns011b: 32768 ns100b: 1048576 ns101b: 33554432 ns	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O) See Section 15.10.4, "PPO/PP1 RAPL Don	nains."	Package

Table 2-21. MSRs Supported by the 2nd Generation Intel[®] Core[™] Processors (Sandy Bridge Microarchitecture)

Table 2-21. MSRs Supported by the 2nd Generation Intel[®] Core[™] Processors (Sandy Bridge Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
PPO Balance Policy (R/W)		Package
See Section 15.10.4, "PP0/PP1 RAPL Doma	ins."	
Register Address: 640H, 1600	MSR_PP1_POWER_LIMIT	
PP1 RAPL Power Limit Control (R/W)		Package
See Section 15.10.4, "PPO/PP1 RAPL Doma	ins."	
Register Address: 641H, 1601	MSR_PP1_ENERGY_STATUS	
PP1 Energy Status (R/O)		Package
See Section 15.10.4, "PPO/PP1 RAPL Doma	ins."	
Register Address: 642H, 1602	MSR_PP1_POLICY	
PP1 Balance Policy (R/W)		Package
See Section 15.10.4, "PPO/PP1 RAPL Doma	ins."	
See Table 2-20, Table 2-21, and Table 2-22 DisplayFamily_DisplayModel value of 06_2/	? for MSR definitions applicable to processors with a CPUID Signature \H.	

Table 2-22 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH.

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 391H, 913	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control	•	Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4 select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: 392H, 914	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 394H, 916	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)		Package
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved.	
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
47:0	Current count.	
63:48	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (R	/0)	Package
3:0	Report the number of C-Box units with performance counters, including processor cores and processor graphics.	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter 0		Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter 1		Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter 0 Event Select M	SR	Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb unit, Counter 1 Event Select M	SR	Package
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select M	SR	Package
Register Address: 701H, 1793	MSR_UNC_CBO_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select M	SR	Package
Register Address: 702H, 1794	MSR_UNC_CB0_0_PERFEVTSEL2	
Uncore C-Box 0, Counter 2 Event Select M	SR	Package
Register Address: 703H, 1795	MSR_UNC_CBO_0_PERFEVTSEL3	
Uncore C-Box 0, Counter 3 Event Select M	SR	Package
Register Address: 705H, 1797	MSR_UNC_CBO_0_UNIT_STATUS	
Uncore C-Box 0, Unit Status for Counter 0-	3	Package
Register Address: 706H, 1798	MSR_UNC_CB0_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0	•	Package
Register Address: 707H, 1799	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 708H, 1800	MSR_UNC_CBO_0_PERFCTR2	
Uncore C-Box 0, Performance Counter 2		Package
Register Address: 709H, 1801	MSR_UNC_CBO_0_PERFCTR3	
Uncore C-Box 0, Performance Counter 3		Package
Register Address: 710H, 1808	MSR_UNC_CBO_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select M	SR	Package
Register Address: 711H, 1809	MSR_UNC_CBO_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select M	SR	Package
Register Address: 712H, 1810	MSR_UNC_CBO_1_PERFEVTSEL2	
Uncore C-Box 1, Counter 2 Event Select M	SR	Package
Register Address: 713H, 1811	MSR_UNC_CBO_1_PERFEVTSEL3	
Uncore C-Box 1, Counter 3 Event Select M	SR	Package
Register Address: 715H, 1813	MSR_UNC_CBO_1_UNIT_STATUS	
Uncore C-Box 1, Unit Status for Counter 0	-3	Package
Register Address: 716H, 1814	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 717H, 1815	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1		Package
Register Address: 718H, 1816	MSR_UNC_CBO_1_PERFCTR2	
Uncore C-Box 1, Performance Counter 2		Package
Register Address: 719H, 1817	MSR_UNC_CBO_1_PERFCTR3	
Uncore C-Box 1, Performance Counter 3		Package
Register Address: 720H, 1824	MSR_UNC_CBO_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select M	SR	Package
Register Address: 721H, 1825	MSR_UNC_CBO_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select M	SR	Package
Register Address: 722H, 1826	MSR_UNC_CBO_2_PERFEVTSEL2	
Uncore C-Box 2, Counter 2 Event Select M	SR	Package
Register Address: 723H, 1827	MSR_UNC_CBO_2_PERFEVTSEL3	
Uncore C-Box 2, Counter 3 Event Select M	SR	Package
Register Address: 725H, 1829	MSR_UNC_CBO_2_UNIT_STATUS	
Uncore C-Box 2, Unit Status for Counter 0	-3	Package
Register Address: 726H, 1830	MSR_UNC_CBO_2_PERFCTRO	
Uncore C-Box 2, Performance Counter 0		Package
Register Address: 727H, 1831	MSR_UNC_CBO_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1		Package
Register Address: 728H, 1832	MSR_UNC_CBO_3_PERFCTR2	

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors (Contd.)

Register Name (Former Register Name) Register Address: Hex, Decimal Register Information / Bit Fields Bit Description Scope Uncore C-Box 3, Performance Counter 2 Package Register Address: 729H, 1833 MSR UNC CBO 3 PERFCTR3 Uncore C-Box 3, Performance Counter 3 Package Register Address: 730H, 1840 MSR UNC CBO 3 PERFEVTSELO Uncore C-Box 3, Counter 0 Event Select MSR Package MSR UNC CBO 3 PERFEVTSEL1 Register Address: 731H, 1841 Package Uncore C-Box 3, Counter 1 Event Select MSR Register Address: 732H, 1842 MSR UNC CBO 3 PERFEVTSEL2 Uncore C-Box 3, Counter 2 Event Select MSR Package Register Address: 733H, 1843 MSR_UNC_CBO_3_PERFEVTSEL3 Uncore C-Box 3, counter 3 Event Select MSR Package Register Address: 735H, 1845 MSR_UNC_CB0_3_UNIT_STATUS Uncore C-Box 3, Unit Status for Counter 0-3 Package Register Address: 736H, 1846 MSR UNC CBO 3 PERFCTRO Uncore C-Box 3, Performance Counter 0 Package Register Address: 737H, 1847 MSR UNC CBO 3 PERFCTR1 Uncore C-Box 3, Performance Counter 1 Package Register Address: 738H, 1848 MSR UNC CBO 3 PERFCTR2 Uncore C-Box 3, Performance Counter 2 Package Register Address: 739H, 1849 MSR_UNC_CBO_3_PERFCTR3 Uncore C-Box 3, Performance Counter 3 Package Register Address: 740H, 1856 MSR UNC CBO 4 PERFEVTSELO Uncore C-Box 4, Counter 0 Event Select MSR Package Register Address: 741H, 1857 MSR_UNC_CBO_4_PERFEVTSEL1 Uncore C-Box 4, Counter 1 Event Select MSR Package Register Address: 742H, 1858 MSR UNC CBO 4 PERFEVTSEL2 Uncore C-Box 4, Counter 2 Event Select MSR Package Register Address: 743H, 1859 MSR UNC CBO 4 PERFEVTSEL3 Uncore C-Box 4, Counter 3 Event Select MSR Package Register Address: 745H, 1861 MSR UNC CBO 4 UNIT STATUS Uncore C-Box 4, Unit status for Counter 0-3 Package Register Address: 746H, 1862 MSR_UNC_CBO_4_PERFCTR0 Uncore C-Box 4, Performance Counter 0 Package Register Address: 747H, 1863 MSR_UNC_CBO_4_PERFCTR1 Package Uncore C-Box 4, Performance Counter 1 MSR_UNC_CBO_4_PERFCTR2 Register Address: 748H, 1864 Uncore C-Box 4, Performance Counter 2 Package

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 749H, 1865	MSR_UNC_CBO_4_PERFCTR3	
Uncore C-Box 4, Performance Counter 3		Package

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors (Contd.)

2.11.2 MSRs in the Intel[®] Xeon[®] Processor E5 Family Based on Sandy Bridge Microarchitecture

Table 2-23 lists additional model-specific registers (MSRs) that are specific to the Intel[®] Xeon[®] Processor E5 Family based on Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2DH, and also support MSRs listed in Table 2-20 and Table 2-24.

Table 2-23. Additional MSRs Supported by the Intel[®] Xeon[®] Processors E5 Family Based on Sandy Bridge Microarchitecture

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17FH, 383	MSR_ERROR_CONTROL	
	MC Bank Error Configuration (R/W)	Package
0	Reserved.	
1	MemError Log Enable (R/W)	
	When set, enables IMC status bank to log additional info in bits 36:32.	
63:2	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0. RA	/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 cores active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 cores active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 cores active.	
39:32	Maximum Ratio Limit for 5C	Package
	Maximum turbo ratio limit of 5 cores active.	
47:40	Maximum Ratio Limit for 6C	Package
	Maximum turbo ratio limit of 6 cores active.	
55:48	Maximum Ratio Limit for 7C	Package
	Maximum turbo ratio limit of 7 cores active.	
63:56	Maximum Ratio Limit for 8C	Package
	Maximum turbo ratio limit of 8 cores active.	
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.	·	Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.	•	Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.	•	Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.	·	Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 39CH, 924	MSR_PEBS_NUM_ALT	
ENABLE_PEBS_NUM_ALT (R/W)		Package
0	ENABLE_PEBS_NUM_ALT (R/W)	
	Write 1 to enable alternate PEBS counting logic for specific events requiring additional configuration, see <u>https://perfmon-events.intel.com/</u> .	
63:1	Reserved, must be zero.	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 415H, 1045	IA32_MC5_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register N	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 17.	Package
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs."	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 17.	Package
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC M	1SRs."	Package
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs."	Package
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 17.	Package
Register Address: 41EH, 1054	IA32_MC7_ADDR	• •
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 41FH, 1055	IA32_MC7_MISC	·
See Section 16.3.2.4, "IA32_MCi_MISC M	1SRs."	Package
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs."	Package
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 17.	Package
Register Address: 422H, 1058	IA32_MC8_ADDR	_
See Section 16.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 423H, 1059	IA32_MC8_MISC	
 See Section 16.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 424H, 1060	IA32_MC9_CTL	
 See Section 16.3.2.1, "IA32_MCi_CTL M	SRs."	Package
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU		Package
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR		Package
Register Address: 427H, 1063	IA32_MC9_MISC	
		Package

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs."	Package
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	HSRS," and Chapter 17.	Package
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	t. ?s."	Package
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 17.	Package
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs."	Package
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 17.	Package
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs."	Package
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 17.	Package
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs."	Package
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 17.	Package
Register Address: 43AH, 1082	IA32_MC14_ADDR	

Register Address: Hex, Decimal	Register Name (Former Register N	Name)
Register Information / Bit Fields	s Bit Description	Scope
See Section 16.3.2.3, "IA32_MCi_ADE	DR MSRs."	Package
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 16.3.2.4, "IA32_MCi_MIS	C MSRs."	Package
Register Address: 43CH, 1084	IA32_MC15_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	. MSRs."	Package
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 17.	Package
Register Address: 43EH, 1086	IA32_MC15_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADE	DR MSRs."	Package
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 16.3.2.4, "IA32_MCi_MIS	C MSRs."	Package
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 17.	Package
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADE	DR MSRs."	Package
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 16.3.2.4, "IA32_MCi_MIS	C MSRs."	Package
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 17.	Package
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADE	DR MSRs."	Package
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 16.3.2.4, "IA32_MCi_MIS	C MSRs."	Package
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 16.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 17.	Package
Register Address: 44AH, 1098	IA32_MC18_ADDR	
 See Section 16.3.2.3, "IA32_MCi_ADE	DR MSRs."	Package
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 16.3.2.4, "IA32_MCi_MIS		Package
Register Address: 44CH, 1100	IA32_MC19_CTL	
		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 17.	Package
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MS	SRs."	Package
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 16.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	
Package RAPL Perf Status (R/O)		Package
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W) See Section 15.10.5, "DRAM RAPL Domair		Package
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
See Section 15.10.5, "DRAM RAPL Domain		
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R/C See Section 15.10.5, "DRAM RAPL Domain		Package
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
See Section 15.10.5, "DRAM RAPL Domain	."	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 15.10.4, "PPO/PP1 RAPL Dom	ains."	
See Table 2-20, Table 2-23, and Table 2-2 DisplayFamily_DisplayModel value of 06_2	24 for MSR definitions applicable to processors with a CPUID Signature 2DH.	

2.11.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family

Intel Xeon Processor E5 family is based on the Sandy Bridge microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-24. For complete details of the uncore PMU, refer to the Intel Xeon Processor E5 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2DH.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C08H, 3080	MSR_U_PMON_UCLK_FIXED_CTL	
Uncore U-box UCLK Fixed Counter Control		Package
Register Address: C09H, 3081	MSR_U_PMON_UCLK_FIXED_CTR	

Table 2-24. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore U-box UCLK Fixed Counter		Package
Register Address: C10H, 3088	MSR_U_PMON_EVNTSEL0	
Uncore U-box Perfmon Event Select for U-	box Counter 0	Package
Register Address: C11H, 3089	MSR_U_PMON_EVNTSEL1	
Uncore U-box Perfmon Event Select for U-	box Counter 1	Package
Register Address: C16H, 3094	MSR_U_PMON_CTR0	
Uncore U-box Perfmon Counter 0		Package
Register Address: C17H, 3095	MSR_U_PMON_CTR1	
Uncore U-box Perfmon Counter 1	-	Package
Register Address: C24H, 3108	MSR_PCU_PMON_BOX_CTL	
Uncore PCU Perfmon for PCU-box-wide Cor	ntrol	Package
Register Address: C30H, 3120	MSR_PCU_PMON_EVNTSEL0	
Uncore PCU Perfmon Event Select for PCU	Counter 0	Package
Register Address: C31H, 3121	MSR_PCU_PMON_EVNTSEL1	
Uncore PCU Perfmon Event Select for PCU	Counter 1	Package
Register Address: C32H, 3122	MSR_PCU_PMON_EVNTSEL2	
Uncore PCU Perfmon Event Select for PCU	Counter 2	Package
Register Address: C33H, 3123	MSR_PCU_PMON_EVNTSEL3	
Uncore PCU Perfmon Event Select for PCU	Counter 3	Package
Register Address: C34H, 3124	MSR_PCU_PMON_BOX_FILTER	
Uncore PCU Perfmon box-wide Filter		Package
Register Address: C36H, 3126	MSR_PCU_PMON_CTR0	
Uncore PCU Perfmon Counter 0		Package
Register Address: C37H, 3127	MSR_PCU_PMON_CTR1	
Uncore PCU Perfmon Counter 1	+	Package
Register Address: C38H, 3128	MSR_PCU_PMON_CTR2	
Uncore PCU Perfmon Counter 2		Package
Register Address: C39H, 3129	MSR_PCU_PMON_CTR3	
Uncore PCU Perfmon Counter 3		Package
Register Address: D04H, 3332	MSR_CO_PMON_BOX_CTL	
Uncore C-box O Perfmon Local Box Wide Co	ontrol	Package
Register Address: D10H, 3344	MSR_CO_PMON_EVNTSEL0	
Uncore C-box 0 Perfmon Event Select for 0	C-box 0 Counter 0	Package
Register Address: D11H, 3345	MSR_C0_PMON_EVNTSEL1	
Uncore C-box 0 Perfmon Event Select for 0	C-box 0 Counter 1	Package
Register Address: D12H, 3346	MSR_C0_PMON_EVNTSEL2	
Uncore C-box 0 Perfmon Event Select for 0	C-box 0 Counter 2	Package

Table 2-24. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)

Table 2-24.	Uncore PMU MSRs in Intel [®] Xeon [®] Processor E5 Family (Contd.)	
-------------	--	--

Register Address: Hex, Decimal	Register Name (Former Register	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D13H, 3347	MSR_CO_PMON_EVNTSEL3	
Uncore C-box 0 Perfmon Event Select for C	-box 0 Counter 3	Package
Register Address: D14H, 3348	MSR_C0_PMON_BOX_FILTER	
Uncore C-box 0 Perfmon Box Wide Filter		Package
Register Address: D16H, 3350	MSR_C0_PMON_CTR0	
Uncore C-box 0 Perfmon Counter 0		Package
Register Address: D17H, 3351	MSR_C0_PMON_CTR1	
Uncore C-box 0 Perfmon Counter 1		Package
Register Address: D18H, 3352	MSR_C0_PMON_CTR2	
Uncore C-box 0 Perfmon Counter 2	3	Package
Register Address: D19H, 3353	MSR_C0_PMON_CTR3	
Uncore C-box 0 Perfmon Counter 3		Package
Register Address: D24H, 3364	MSR_C1_PMON_BOX_CTL	
Uncore C-box 1 Perfmon Local Box Wide Co	ntrol	Package
Register Address: D30H, 3376	MSR_C1_PMON_EVNTSEL0	
Uncore C-box 1 Perfmon Event Select for C	-box 1 Counter 0	Package
Register Address: D31H, 3377	MSR_C1_PMON_EVNTSEL1	
Uncore C-box 1 Perfmon Event Select for C	-box 1 Counter 1	Package
Register Address: D32H, 3378	MSR_C1_PMON_EVNTSEL2	
Uncore C-box 1 Perfmon Event Select for C	-box 1 Counter 2	Package
Register Address: D33H, 3379	MSR_C1_PMON_EVNTSEL3	
Uncore C-box 1 Perfmon Event Select for C	-box 1 Counter 3	Package
Register Address: D34H, 3380	MSR_C1_PMON_BOX_FILTER	
Uncore C-box 1 Perfmon Box Wide Filter		Package
Register Address: D36H, 3382	MSR_C1_PMON_CTR0	
Uncore C-box 1 Perfmon Counter 0		Package
Register Address: D37H, 3383	MSR_C1_PMON_CTR1	
Uncore C-box 1 Perfmon Counter 1		Package
Register Address: D38H, 3384	MSR_C1_PMON_CTR2	
Uncore C-box 1 Perfmon Counter 2		Package
Register Address: D39H, 3385	MSR_C1_PMON_CTR3	
Uncore C-box 1 Perfmon Counter 3		Package
Register Address: D44H, 3396	MSR_C2_PMON_BOX_CTL	
Uncore C-box 2 Perfmon Local Box Wide Co	ntrol	Package
Register Address: D50H, 3408	MSR_C2_PMON_EVNTSEL0	
Uncore C-box 2 Perfmon Event Select for C	-box 2 Counter 0	Package
Register Address: D51H, 3409	MSR_C2_PMON_EVNTSEL1	

Register Address: Hex, Decimal	Register Name (Former Register	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 2 Perfmon Event Select for	C-box 2 Counter 1	Package
Register Address: D52H, 3410	MSR_C2_PMON_EVNTSEL2	
Uncore C-box 2 Perfmon Event Select for	C-box 2 Counter 2	Package
Register Address: D53H, 3411	MSR_C2_PMON_EVNTSEL3	
Uncore C-box 2 Perfmon Event Select for	C-box 2 Counter 3	Package
Register Address: D54H, 3412	MSR_C2_PMON_BOX_FILTER	
Uncore C-box 2 Perfmon Box Wide Filter	•	Package
Register Address: D56H, 3414	MSR_C2_PMON_CTR0	
Uncore C-box 2 Perfmon Counter 0		Package
Register Address: D57H, 3415	MSR_C2_PMON_CTR1	
Uncore C-box 2 Perfmon Counter 1		Package
Register Address: D58H, 3416	MSR_C2_PMON_CTR2	
Uncore C-box 2 Perfmon Counter 2	•	Package
Register Address: D59H, 3417	MSR_C2_PMON_CTR3	
Uncore C-box 2 Perfmon Counter 3	-	Package
Register Address: D64H, 3428	MSR_C3_PMON_BOX_CTL	
Uncore C-box 3 Perfmon Local Box Wide C	Control	Package
Register Address: D70H, 3440	MSR_C3_PMON_EVNTSEL0	
Uncore C-box 3 Perfmon Event Select for	C-box 3 Counter 0	Package
Register Address: D71H, 3441	MSR_C3_PMON_EVNTSEL1	
Uncore C-box 3 Perfmon Event Select for	C-box 3 Counter 1	Package
Register Address: D72H, 3442	MSR_C3_PMON_EVNTSEL2	
Uncore C-box 3 Perfmon Event Select for	C-box 3 Counter 2	Package
Register Address: D73H, 3443	MSR_C3_PMON_EVNTSEL3	
Uncore C-box 3 Perfmon Event Select for	C-box 3 Counter 3	Package
Register Address: D74H, 3444	MSR_C3_PMON_BOX_FILTER	
Uncore C-box 3 Perfmon Box Wide Filter		Package
Register Address: D76H, 3446	MSR_C3_PMON_CTR0	
Uncore C-box 3 Perfmon Counter 0		Package
Register Address: D77H, 3447	MSR_C3_PMON_CTR1	
Uncore C-box 3 Perfmon Counter 1	·	Package
Register Address: D78H, 3448	MSR_C3_PMON_CTR2	
Uncore C-box 3 Perfmon Counter 2		Package
Register Address: D79H, 3449	MSR_C3_PMON_CTR3	
Uncore C-box 3 Perfmon Counter 3		Package
Register Address: D84H, 3460	MSR_C4_PMON_BOX_CTL	
Uncore C-box 4 Perfmon Local Box Wide C	Control	Package

Register Address: Hex, Decimal	Register Name (Former Register I	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: D90H, 3472	MSR_C4_PMON_EVNTSEL0	·
Uncore C-box 4 Perfmon Event Select for C-	box 4 Counter 0	Package
Register Address: D91H, 3473	MSR_C4_PMON_EVNTSEL1	
Uncore C-box 4 Perfmon Event Select for C-	box 4 Counter 1	Package
Register Address: D92H, 3474	MSR_C4_PMON_EVNTSEL2	
Uncore C-box 4 Perfmon Event Select for C-	box 4 Counter 2	Package
Register Address: D93H, 3475	MSR_C4_PMON_EVNTSEL3	
Uncore C-box 4 Perfmon Event Select for C-	box 4 Counter 3	Package
Register Address: D94H, 3476	MSR_C4_PMON_BOX_FILTER	
Uncore C-box 4 Perfmon Box Wide Filter		Package
Register Address: D96H, 3478	MSR_C4_PMON_CTR0	
Uncore C-box 4 Perfmon Counter 0		Package
Register Address: D97H, 3479	MSR_C4_PMON_CTR1	
Uncore C-box 4 Perfmon Counter 1		Package
Register Address: D98H, 3480	MSR_C4_PMON_CTR2	
Uncore C-box 4 Perfmon Counter 2		Package
Register Address: D99H, 3481	MSR_C4_PMON_CTR3	
Uncore C-box 4 Perfmon Counter 3		Package
Register Address: DA4H, 3492	MSR_C5_PMON_BOX_CTL	
Uncore C-box 5 Perfmon Local Box Wide Cor	ntrol	Package
Register Address: DB0H, 3504	MSR_C5_PMON_EVNTSEL0	
Uncore C-box 5 Perfmon Event Select for C-	box 5 Counter 0	Package
Register Address: DB1H, 3505	MSR_C5_PMON_EVNTSEL1	
Uncore C-box 5 Perfmon Event Select for C-	box 5 Counter 1	Package
Register Address: DB2H, 3506	MSR_C5_PMON_EVNTSEL2	
Uncore C-box 5 Perfmon Event Select for C-	box 5 Counter 2	Package
Register Address: DB3H, 3507	MSR_C5_PMON_EVNTSEL3	
Uncore C-box 5 Perfmon Event Select for C-	box 5 Counter 3	Package
Register Address: DB4H, 3508	MSR_C5_PMON_BOX_FILTER	
Uncore C-box 5 Perfmon Box Wide Filter		Package
Register Address: DB6H, 3510	MSR_C5_PMON_CTR0	
Uncore C-box 5 Perfmon Counter 0		Package
Register Address: DB7H, 3511	MSR_C5_PMON_CTR1	
Uncore C-box 5 Perfmon Counter 1		Package
Register Address: DB8H, 3512	MSR_C5_PMON_CTR2	
Uncore C-box 5 Perfmon Counter 2		Package
Register Address: DB9H, 3513	MSR_C5_PMON_CTR3	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 5 Perfmon Counter 3	•	Package
Register Address: DC4H, 3524	MSR_C6_PMON_BOX_CTL	
Uncore C-box 6 Perfmon Local Box Wide Co	ntrol	Package
Register Address: DD0H, 3536	MSR_C6_PMON_EVNTSEL0	
Uncore C-box 6 Perfmon Event Select for C	-box 6 Counter 0	Package
Register Address: DD1H, 3537	MSR_C6_PMON_EVNTSEL1	
Uncore C-box 6 Perfmon Event Select for C	-box 6 Counter 1	Package
Register Address: DD2H, 3538	MSR_C6_PMON_EVNTSEL2	
Uncore C-box 6 Perfmon Event Select for C	-box 6 Counter 2	Package
Register Address: DD3H, 3539	MSR_C6_PMON_EVNTSEL3	
Uncore C-box 6 Perfmon Event Select for C	-box 6 Counter 3	Package
Register Address: DD4H, 3540	MSR_C6_PMON_BOX_FILTER	
Uncore C-box 6 Perfmon Box Wide Filter	-	Package
Register Address: DD6H, 3542	MSR_C6_PMON_CTR0	
Uncore C-box 6 Perfmon Counter 0		Package
Register Address: DD7H, 3543	MSR_C6_PMON_CTR1	·
Uncore C-box 6 Perfmon Counter 1		Package
Register Address: DD8H, 3544	MSR_C6_PMON_CTR2	
Uncore C-box 6 Perfmon Counter 2		Package
Register Address: DD9H, 3545	MSR_C6_PMON_CTR3	
Uncore C-box 6 Perfmon Counter 3		Package
Register Address: DE4H, 3556	MSR_C7_PMON_BOX_CTL	
Uncore C-box 7 Perfmon Local Box Wide Co	ntrol	Package
Register Address: DF0H, 3568	MSR_C7_PMON_EVNTSEL0	
Uncore C-box 7 Perfmon Event Select for C	- -box 7 Counter 0	Package
Register Address: DF1H, 3569	MSR_C7_PMON_EVNTSEL1	
Uncore C-box 7 Perfmon Event Select for C	2-box 7 Counter 1	Package
Register Address: DF2H, 3570	MSR_C7_PMON_EVNTSEL2	
Uncore C-box 7 Perfmon Event Select for C	2-box 7 Counter 2	Package
Register Address: DF3H, 3571	MSR_C7_PMON_EVNTSEL3	
Uncore C-box 7 Perfmon Event Select for C	- -box 7 Counter 3	Package
Register Address: DF4H, 3572	MSR_C7_PMON_BOX_FILTER	
Jncore C-box 7 Perfmon Box Wide Filter		Package
Register Address: DF6H, 3574	MSR_C7_PMON_CTR0	
Uncore C-box 7 Perfmon Counter 0		Package
Register Address: DF7H, 3575	MSR_C7_PMON_CTR1	
Uncore C-box 7 Perfmon Counter 1		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: DF8H, 3576	MSR_C7_PMON_CTR2	
Uncore C-box 7 Perfmon Counter 2		Package
Register Address: DF9H, 3577	MSR_C7_PMON_CTR3	
Uncore C-box 7 Perfmon Counter 3	•	Package

2.12 MSRS IN THE 3RD GENERATION INTEL[®] CORE[™] PROCESSOR FAMILY BASED ON IVY BRIDGE MICROARCHITECTURE

The 3rd generation Intel[®] Core[™] processor family and the Intel[®] Xeon[®] processor E3-1200v2 product family based on Ivy Bridge microarchitecture support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, and Table 2-25. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3AH.

Table 2-25. Additional MSRs Supported by 3rd Generation Intel[®] Core[™] Processors Based on Ivy Bridge Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and other r	nodel specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio $*$ 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates that TDP Limit for Turbo mode is not programmable.	
31:30	Reserved.	
32	Low Power Mode Support (LPM) (R/O)	Package
	When set to 1, indicates that LPM is supported. When set to 0, indicates LPM is not supported.	
34:33	Number of ConfigTDP Levels (R/O)	Package
	00: Only Base TDP level available.	
	01: One additional TDP level available.	
	02: Two additional TDP level available.	
	03: Reserved	
39:35	Reserved.	

Table 2-25. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
47:40	Maximum Efficiency Ratio (R/O) This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	Package
55:48	Minimum Operating Ratio (R/O) Contains the minimum supported operating ratio in units of 100 MHz.	Package
63:56	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
-	C-State Configuration Control (R/W)	Соге
	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.	
	See http://biosbits.org.	
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-sate support)	
	001b: C2	
	010b: C6 no retention	
	011b: C6 retention	
	100b: C7	
	101b: C7s	
	111: No package C-state limit.	
	Note: This field cannot be used to limit package C-state to C3.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
24:16	Reserved	
25	C3 State Auto Demotion Enable (R/W)	
	When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.	
26	C1 State Auto Demotion Enable (R/W)	
	When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	Enable C3 Undemotion (R/W)	
	When set, enables undemotion from demoted C3.	

Table 2-25. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
28	Enable C1 Undemotion (R/W)	
	When set, enables undemotion from demoted C1.	
63:29	Reserved.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 15.10.4, "PPO/PP1 RAPL Do	mains."	
Register Address: 648H, 1608	MSR_CONFIG_TDP_NOMINAL	
Base TDP Ratio (R/O)		Package
7:0	Config_TDP_Base	
	Base TDP level ratio to be used for this specific processor (in units of 100 MHz).	
63:8	Reserved.	
Register Address: 649H, 1609	MSR_CONFIG_TDP_LEVEL1	
	ConfigTDP Level 1 ratio and power level (R/O)	Package
14:0	PKG_TDP_LVL1	
	Power setting for ConfigTDP Level 1.	
15	Reserved.	
23:16	Config_TDP_LVL1_Ratio	
	ConfigTDP level 1 ratio to be used for this specific processor.	
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL1	
	Max Power setting allowed for ConfigTDP Level 1.	
47	Reserved.	
62:48	PKG_MIN_PWR_LVL1	
	MIN Power setting allowed for ConfigTDP Level 1.	
63	Reserved.	
Register Address: 64AH, 1610	MSR_CONFIG_TDP_LEVEL2	
ConfigTDP Level 2 ratio and power level	(R/O)	Package
14:0	PKG_TDP_LVL2	
	Power setting for ConfigTDP Level 2.	
15	Reserved.	
23:16	Config_TDP_LVL2_Ratio	
	ConfigTDP level 2 ratio to be used for this specific processor.	
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL2	
	Max Power setting allowed for ConfigTDP Level 2.	
47	Reserved.	

Table 2-25. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge
Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
62:48	PKG_MIN_PWR_LVL2	
	MIN Power setting allowed for ConfigTDP Level 2.	
63	Reserved.	
Register Address: 64BH, 1611	MSR_CONFIG_TDP_CONTROL	
ConfigTDP Control (R/W)		Package
1:0	TDP_LEVEL (RW/L)	
	System BIOS can program this field.	
30:2	Reserved.	
31	Config_TDP_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	
ConfigTDP Control (R/W)		Package
7:0	MAX_NON_TURBO_RATIO (RW/L)	
	System BIOS can program this field.	
30:8	Reserved.	
31	TURBO_ACTIVATION_RATIO_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	

2.12.1 MSRs in the Intel[®] Xeon[®] Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture

Table 2-26 lists model-specific registers (MSRs) that are specific to the Intel[®] Xeon[®] Processor E5 v2 Product Family (based on Ivy Bridge-E microarchitecture). These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3EH; see Table 2-1. These processors supports the MSR interfaces listed in Table 2-20 and Table 2-26.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Number 6	Enable Control (R/W)	Package
0	LockOut (R/WO)	
	See Table 2-2.	
1	Enable_PPIN (R/W)	
	See Table 2-2.	
63:2	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	
Protected Processor Inventory Numb	er (R/O)	Package
63:0	Protected Processor Inventory Number (R/O)	
	See Table 2-2.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and oth	ner model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	
22:16	Reserved.	
23	PPIN_CAP (R/O)	Package
	When set to 1, indicates that Protected Processor Inventory Number (PPIN) capability can be enabled for a privileged system inventory agent to read PPIN from MSR_PPIN.	
	When set to 0, PPIN capability is not supported. An attempt to access MSR_PPIN_CTL or MSR_PPIN will cause #GP.	
27:24	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
30	Programmable TJ OFFSET (R/O)	Package
	When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify a temperature offset.	
39:31	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W) Note: C-state values are processor sp ACPI C-states. See http://biosbits.org	ecific C-state code names, unrelated to MWAIT extension C-state parameters or	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-sate support)	
	001b: C2	
	010b: C6 no retention	
	011b: C6 retention	
	100b: C7	
	101b: C7s	
	111: No package C-state limit.	
	Note: This field cannot be used to limit package C-state to C3.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)	-	Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved.	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
25	Reserved.	
26	MCG_ELOG_P	
63:27	Reserved.	
Register Address: 17FH, 383	MSR_ERROR_CONTROL	
MC Bank Error Configuration (R/W)		Package
0	Reserved.	
1	MemError Log Enable (R/W)	
	When set, enables IMC status bank to log additional info in bits 36:32.	
63:2	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target	·	Package
15:0	Reserved.	
23:16	Temperature Target (R/O)	
	The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
27:24	TCC Activation Offset (R/W)	
	Specifies a temperature offset in degrees C from the temperature target (bits 23:16). PROCHOT# will assert at the offset target temperature. Write is permitted only if MSR_PLATFORM_INFO.[30] is set.	
63:28	Reserved.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. F	R/W if MSR_PLATFORM_INFO.[28] = 1.	Package
7:0	Maximum Ratio Limit for 9C	Package
	Maximum turbo ratio limit of 9 core active.	
15:8	Maximum Ratio Limit for 10C	Package
	Maximum turbo ratio limit of 10 core active.	
23:16	Maximum Ratio Limit for 11C	Package
	Maximum turbo ratio limit of 11 core active.	
31:24	Maximum Ratio Limit for 12C	Package
	Maximum turbo ratio limit of 12 core active.	
63:32	Reserved.	
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.	•	Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	, <u> </u>
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal	s: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 294H, 660	IA32_MC20_CTL2	
See Table 2-2.		Package
Register Address: 295H, 661	IA32_MC21_CTL2	
See Table 2-2.		Package
Register Address: 296H, 662	IA32_MC22_CTL2	
See Table 2-2.		Package
Register Address: 297H, 663	IA32_MC23_CTL2IA32_MC23_CTL2	
See Table 2-2.		Package
Register Address: 298H, 664	IA32_MC24_CTL2	
See Table 2-2.		Package
Register Address: 299H, 665	IA32_MC25_CTL2	
See Table 2-2.		Package
Register Address: 29AH, 666	IA32_MC26_CTL2	
See Table 2-2.		Package
Register Address: 29BH, 667	IA32_MC27_CTL2	
See Table 2-2.		Package
Register Address: 29CH, 668	IA32_MC28_CTL2	
See Table 2-2.		Package
Register Address: 414H, 1044	IA32_MC5_CTL	
-	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Ir	-	
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Ir	ntel QPI module.	

Register Address: Hex, Decimal	mal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the In	tel QPI module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the In	tel QPI module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	; Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 419H, 1049	IA32_MC6_STATUS	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.1, "IA32_MC i _CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MC i _CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC7 and MC 8 report MC errors fr	rom the two home agents.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 16.3.2.1, "IA32_MCI_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	5Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	_
Register Address: 428H, 1064	IA32_MC10_CTL	
ee Section 16.3.2.1, "IA32_MCi_CTL MS	5Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC en	ors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
ee Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC en	ors from each channel of the integrated memory controllers.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
	5Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	GRs."	Package
Bank MC11 reports MC errors from a spe	ecific channel of the integrated memory controller.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	GRs."	Package
Bank MC11 reports MC errors from a spe	ecific channel of the integrated memory controller.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
	ecific channel of the integrated memory controller.	
Register Address: 42FH, 1071	IA32_MC11_MISC	
Gee Section 16.3.2.1, "IA32_MCi_CTL MS		Package
	ecific channel of the integrated memory controller.	-

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	
	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
	Rs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	-

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 43EH, 1086	IA32_MC15_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 441H, 1089	IA32_MC16_STATUS	
ee Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 442H, 1090	IA32_MC16_ADDR	
ee Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 16.3.2.1, "IA32_MCI_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 44AH, 1098	IA32_MC18_ADDR	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3ank MC18 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44BH, 1099	IA32_MC18_MISC	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3ank MC18 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3ank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3ank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	FRS," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	GRS."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 452H, 1106	IA32_MC20_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	FRS."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 453H, 1107	IA32_MC20_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	GRs."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 454H, 1108	IA32_MC21_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 455H, 1109	IA32_MC21_STATUS	
	L SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 16.3.2.1. "IA32 MCi CTL MS	GRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 458H, 1112	IA32_MC22_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 459H, 1113	IA32_MC22_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45AH, 1114	IA32_MC22_ADDR	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45BH, 1115	IA32_MC22_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45CH, 1116	IA32_MC23_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45DH, 1117	IA32_MC23_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45EH, 1118	IA32_MC23_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45FH, 1119	IA32_MC23_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 460H, 1120	IA32_MC24_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 461H, 1121	IA32_MC24_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 462H, 1122	IA32_MC24_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 463H, 1123	IA32_MC24_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 464H, 1124	IA32_MC25_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 465H, 1125	IA32_MC25_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 466H, 1126	IA32_MC25_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 467H, 1127	IA32_MC2MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3ank MC25 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 468H, 1128	IA32_MC26_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 469H, 1129	IA32_MC26_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	; Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46AH, 1130	IA32_MC26_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46BH, 1131	IA32_MC26_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46CH, 1132	IA32_MC27_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	; Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46DH, 1133	IA32_MC27_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46EH, 1134	IA32_MC27_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46FH, 1135	IA32_MC27_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 470H, 1136	IA32_MC28_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC28 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope Register Address: 471H, 1137 IA32 MC28 STATUS See Section 16.3.2.1, "IA32 MCi CTL MSRs," through Section 16.3.2.4, "IA32 MCi MISC MSRs." Package Bank MC28 reports MC errors from a specific CBo (core broadcast) and its corresponding slice of L3. Register Address: 472H, 1138 IA32 MC28 ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC28 reports MC errors from a specific CBo (core broadcast) and its corresponding slice of L3. Register Address: 473H, 1139 IA32_MC28_MISC See Section 16.3.2.1, "IA32 MCi CTL MSRs," through Section 16.3.2.4, "IA32 MCi MISC MSRs." Package Bank MC28 reports MC errors from a specific CBo (core broadcast) and its corresponding slice of L3. MSR PKG PERF STATUS Register Address: 613H, 1555 Package Package RAPL Perf Status (R/O) MSR DRAM POWER LIMIT Register Address: 618H, 1560 DRAM RAPL Power Limit Control (R/W) Package See Section 15.10.5, "DRAM RAPL Domain." Register Address: 619H, 1561 MSR DRAM ENERGY STATUS DRAM Energy Status (R/O) Package See Section 15.10.5, "DRAM RAPL Domain." MSR DRAM PERF STATUS Register Address: 61BH, 1563 DRAM Performance Throttling Status (R/O) Package See Section 15.10.5, "DRAM RAPL Domain." Register Address: 61CH, 1564 MSR DRAM POWER INFO DRAM RAPL Parameters (R/W) Package See Section 15.10.5, "DRAM RAPL Domain." MSR PPO ENERGY STATUS Register Address: 639H, 1593 PPO Energy Status (R/O) Package See Section 15.10.4, "PPO/PP1 RAPL Domains." See Table 2-20, for other MSR definitions applicable to Intel Xeon processor E5 v2 with a CPUID Signature DisplayFamily DisplayModel value of 06 3EH.

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

2.12.2 Additional MSRs Supported by the Intel[®] Xeon[®] Processor E7 v2 Family

The Intel[®] Xeon[®] processor E7 v2 family (based on Ivy Bridge-E microarchitecture) with a CPUID Signature DisplayFamily_DisplayModel value of 06_3EH supports the MSR interfaces listed in Table 2-20, Table 2-26, and Table 2-27.

Table 2-27. Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_3EH

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	

Table 2-27. Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID SignatureDisplayFamily_DisplayModel Value of 06_3EH (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name	ne)
Register Information / Bit Fields	Bit Description	Scope
Control Features in Intel 64 Processo	r (R/W)	Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
63:16	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)	· · · · · · · · · · · · · · · · · · ·	Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved.	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
63:25	Reserved.	
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status (R/W)		Thread
0	RIPV	
1	EIPV	
2	MCIP	
3	LMCE Signaled	
63:4	Reserved.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = (), and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 9C	Package
	Maximum turbo ratio limit of 9 core active.	
15:8	Maximum Ratio Limit for 10C	Package
	Maximum turbo ratio limit of 10core active.	
23:16	Maximum Ratio Limit for 11C	Package
24.24	Maximum turbo ratio limit of 11 core active.	
31:24	Maximum Ratio Limit for 12C	Package
	Maximum turbo ratio limit of 12 core active.	

Table 2-27. Additional MSRs Supported by the Intel [®] Xeon [®] Processor E7 v2 Family with a CPUID Signature	
DisplayFamily_DisplayModel Value of 06_3EH (Contd.)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
39:32	Maximum Ratio Limit for 13C	Package
	Maximum turbo ratio limit of 13 core active.	
47:40	Maximum Ratio Limit for 14C	Package
	Maximum turbo ratio limit of 14 core active.	
55:48	Maximum Ratio Limit for 15C	Package
	Maximum turbo ratio limit of 15 core active.	
62:56	Reserved.	
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT and MSR_TURBO_RATIO_LIMIT1.	
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 29DH, 669	IA32_MC29_CTL2	
See Table 2-2.		Package
Register Address: 29EH, 670	IA32_MC30_CTL2	
See Table 2-2.		Package
Register Address: 29FH, 671	IA32_MC31_CTL2	
See Table 2-2.	•	Package
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Section 20.3.1.1.1, "Processor Even	t Based Sampling (PEBS)."	Thread
<i>n</i> :0	Enable PEBS on IA32_PMCx. (R/W)	
31:n+1	Reserved.	
32+ <i>m</i> :32	Enable Load Latency on IA32_PMCx. (R/W)	
63:33+ <i>m</i>	Reserved.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
Misc MAC Information of Integrated I/O (R/O)	Package
See Section 16.3.2.4.		
5:0	Recoverable Address LSB	
8:6	Address Mode	
15:9	Reserved.	
31:16	PCI Express Requestor ID	
39:32	PCI Express Segment Number	
63:32	Reserved.	
Register Address: 474H, 1140	IA32_MC29_CTL	
-	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ecific CBo (core broadcast) and its corresponding slice of L3.	30
Register Address: 475H, 1141	IA32_MC29_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." ecific CBo (core broadcast) and its corresponding slice of L3.	Package

Table 2-27. Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_3EH (Contd.)

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 476H, 1142	IA32_MC29_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC29 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 477H, 1143	IA32_MC29_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC29 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 478H, 1144	IA32_MC30_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 479H, 1145	IA32_MC30_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47AH, 1146	IA32_MC30_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47BH, 1147	IA32_MC30_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47CH, 1148	IA32_MC31_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47DH, 1149	IA32_MC31_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47EH, 1150	IA32_MC31_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47FH, 1147	IA32_MC31_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
See Table 2-20, Table 2-26 for other MSF DisplayFamily_DisplayModel value of 06_	tefinitions applicable to Intel Xeon processor E7 v2 with a CPUID Signature 3AH.	

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.12.3 Additional Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v2 and E7 v2 Families

Intel Xeon Processor E5 v2 and E7 v2 families are based on the Ivy Bridge-E microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-24 and Table 2-28. For complete detail of the uncore PMU, refer to Intel

Xeon Processor E5 v2 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3EH.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: COOH, 3072	MSR_PMON_GLOBAL_CTL	
Uncore Perfmon Per-Socket Global Control		Package
Register Address: C01H, 3073	MSR_PMON_GLOBAL_STATUS	
Uncore Perfmon Per-Socket Global Status	•	Package
Register Address: C06H, 3078	MSR_PMON_GLOBAL_CONFIG	
Uncore Perfmon Per-Socket Global Configurat	ion	Package
Register Address: C15H, 3093	MSR_U_PMON_BOX_STATUS	
Uncore U-box Perfmon U-Box Wide Status		Package
Register Address: C35H, 3125	MSR_PCU_PMON_BOX_STATUS	
Uncore PCU Perfmon Box Wide Status	•	Package
Register Address: D1AH, 3354	MSR_C0_PMON_BOX_FILTER1	
Uncore C-Box 0 Perfmon Box Wide Filter1		Package
Register Address: D3AH, 3386	MSR_C1_PMON_BOX_FILTER1	
Uncore C-Box 1 Perfmon Box Wide Filter1		Package
Register Address: D5AH, 3418	MSR_C2_PMON_BOX_FILTER1	
Uncore C-Box 2 Perfmon Box Wide Filter1		Package
Register Address: D7AH, 3450	MSR_C3_PMON_BOX_FILTER1	
Uncore C-Box 3 Perfmon Box Wide Filter1		Package
Register Address: D9AH, 3482	MSR_C4_PMON_BOX_FILTER1	
Uncore C-Box 4 Perfmon Box Wide Filter1		Package
Register Address: DBAH, 3514	MSR_C5_PMON_BOX_FILTER1	
Uncore C-Box 5 Perfmon Box Wide Filter1		Package
Register Address: DDAH, 3546	MSR_C6_PMON_BOX_FILTER1	
Uncore C-Box 6 Perfmon Box Wide Filter1		Package
Register Address: DFAH, 3578	MSR_C7_PMON_BOX_FILTER1	
Uncore C-Box 7 Perfmon Box Wide Filter1		Package
Register Address: E04H, 3588	MSR_C8_PMON_BOX_CTL	
Uncore C-Box 8 Perfmon Local Box Wide Cont	rol	Package
Register Address: E10H, 3600	MSR_C8_PMON_EVNTSEL0	
Uncore C-Box 8 Perfmon Event Select for C-B	ox 8 Counter 0	Package
Register Address: E11H, 3601	MSR_C8_PMON_EVNTSEL1	
Uncore C-Box 8 Perfmon Event Select for C-B	ox 8 Counter 1	Package
Register Address: E12H, 3602	MSR_C8_PMON_EVNTSEL2	
Uncore C-Box 8 Perfmon Event Select for C-B	ox 8 Counter 2	Package
Register Address: E13H, 3603	MSR_C8_PMON_EVNTSEL3	

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 8 Perfmon Event Select for C-E	Box 8 Counter 3	Package
Register Address: E14H, 3604	MSR_C8_PMON_BOX_FILTER	
Uncore C-Box 8 Perfmon Box Wide Filter		Package
Register Address: E16H, 3606	MSR_C8_PMON_CTR0	
Uncore C-Box 8 Perfmon Counter 0		Package
Register Address: E17H, 3607	MSR_C8_PMON_CTR1	
Uncore C-Box 8 Perfmon Counter 1	+	Package
Register Address: E18H, 3608	MSR_C8_PMON_CTR2	
Uncore C-Box 8 Perfmon Counter 2	-	Package
Register Address: E19H, 3609	MSR_C8_PMON_CTR3	
Uncore C-Box 8 Perfmon Counter 3		Package
Register Address: E1AH, 3610	MSR_C8_PMON_BOX_FILTER1	
Uncore C-Box 8 Perfmon Box Wide Filter1	+	Package
Register Address: E24H, 3620	MSR_C9_PMON_BOX_CTL	
Uncore C-Box 9 Perfmon Local Box Wide Con	trol	Package
Register Address: E30H, 3632	MSR_C9_PMON_EVNTSEL0	
Uncore C-Box 9 Perfmon Event Select for C-b	box 9 Counter 0	Package
Register Address: E31H, 3633	MSR_C9_PMON_EVNTSEL1	
Uncore C-Box 9 Perfmon Event Select for C-b	box 9 Counter 1	Package
Register Address: E32H, 3634	MSR_C9_PMON_EVNTSEL2	
Uncore C-Box 9 Perfmon Event Select for C-b	box 9 Counter 2	Package
Register Address: E33H, 3635	MSR_C9_PMON_EVNTSEL3	
Uncore C-Box 9 Perfmon Event Select for C-b	box 9 Counter 3	Package
Register Address: E34H, 3636	MSR_C9_PMON_BOX_FILTER	
Uncore C-Box 9 Perfmon Box Wide Filter	•	Package
Register Address: E36H, 3638	MSR_C9_PMON_CTR0	
Uncore C-Box 9 Perfmon Counter 0	·	Package
Register Address: E37H, 3639	MSR_C9_PMON_CTR1	
Uncore C-Box 9 Perfmon Counter 1		Package
Register Address: E38H, 3640	MSR_C9_PMON_CTR2	
Uncore C-Box 9 Perfmon Counter 2	•	Package
Register Address: E39H, 3641	MSR_C9_PMON_CTR3	
Uncore C-Box 9 Perfmon Counter 3		Package
Register Address: E3AH, 3642	MSR_C9_PMON_BOX_FILTER1	
Uncore C-Box 9 Perfmon Box Wide Filter1		Package
Register Address: E44H, 3652	MSR_C10_PMON_BOX_CTL	
Uncore C-Box 10 Perfmon Local Box Wide Co	ntrol	Package

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: E50H, 3664	MSR_C10_PMON_EVNTSEL0	
Uncore C-Box 10 Perfmon Event Select for C	Box 10 Counter 0	Package
Register Address: E51H, 3665	MSR_C10_PMON_EVNTSEL1	
Uncore C-Box 10 Perfmon Event Select for C	Box 10 Counter 1	Package
Register Address: E52H, 3666	MSR_C10_PMON_EVNTSEL2	
Uncore C-Box 10 Perfmon Event Select for C	Box 10 Counter 2	Package
Register Address: E53H, 3667	MSR_C10_PMON_EVNTSEL3	
Uncore C-Box 10 Perfmon Event Select for C	Box 10 Counter 3	Package
Register Address: E54H, 3668	MSR_C10_PMON_BOX_FILTER	
Uncore C-Box 10 Perfmon Box Wide Filter		Package
Register Address: E56H, 3670	MSR_C10_PMON_CTR0	
Uncore C-Box 10 Perfmon Counter 0		Package
Register Address: E57H, 3671	MSR_C10_PMON_CTR1	
Uncore C-Box 10 Perfmon Counter 1		Package
Register Address: E58H, 3672	MSR_C10_PMON_CTR2	
Uncore C-Box 10 Perfmon Counter 2		Package
Register Address: E59H, 3673	MSR_C10_PMON_CTR3	
Uncore C-Box 10 Perfmon Counter 3		Package
Register Address: E5AH, 3674	MSR_C10_PMON_BOX_FILTER1	
Uncore C-Box 10 Perfmon Box Wide Filter1		Package
Register Address: E64H, 3684	MSR_C11_PMON_BOX_CTL	
Uncore C-Box 11 Perfmon Local Box Wide Co	ntrol	Package
Register Address: E70H, 3696	MSR_C11_PMON_EVNTSEL0	
Uncore C-Box 11 Perfmon Event Select for C	Box 11 Counter 0	Package
Register Address: E71H, 3697	MSR_C11_PMON_EVNTSEL1	
Uncore C-Box 11 Perfmon Event Select for C	Box 11 Counter 1	Package
Register Address: E72H, 3698	MSR_C11_PMON_EVNTSEL2	
Uncore C-Box 11 Perfmon Event Select for C	Box 11 Counter 2	Package
Register Address: E73H, 3699	MSR_C11_PMON_EVNTSEL3	
Uncore C-Box 11 Perfmon Event Select for C	Box 11 Counter 3	Package
Register Address: E74H, 3700	MSR_C11_PMON_BOX_FILTER	
Uncore C-Box 11 Perfmon Box Wide Filter		Package
Register Address: E76H, 3702	MSR_C11_PMON_CTR0	
Uncore C-Box 11 Perfmon Counter 0		Package
Register Address: E77H, 3703	MSR_C11_PMON_CTR1	
Uncore C-Box 11 Perfmon Counter 1		Package
Register Address: E78H, 3704	MSR_C11_PMON_CTR2	

Register Information / Bit Fields Uncore C-Box 11 Perfmon Counter 2 Register Address: E79H, 3705 Uncore C-Box 11 Perfmon Counter 3	Bit Description MSR_C11_PMON_CTR3	Scope Package
Register Address: E79H, 3705 Uncore C-Box 11 Perfmon Counter 3	MSR_C11_PMON_CTR3	Package
Uncore C-Box 11 Perfmon Counter 3	MSR_C11_PMON_CTR3	
		Package
Register Address: E7AH, 3706	MSR_C11_PMON_BOX_FILTER1	
Uncore C-Box 11 Perfmon Box Wide Filter1		Package
Register Address: E84H, 3716	MSR_C12_PMON_BOX_CTL	
Uncore C-Box 12 Perfmon Local Box Wide Cor	htrol	Package
Register Address: E90H, 3728	MSR_C12_PMON_EVNTSEL0	
Uncore C-Box 12 Perfmon Event Select for C-	Box 12 Counter 0	Package
Register Address: E91H, 3729	MSR_C12_PMON_EVNTSEL1	
Uncore C-Box 12 Perfmon Event Select for C-	Box 12 Counter 1	Package
Register Address: E92H, 3730	MSR_C12_PMON_EVNTSEL2	
Uncore C-Box 12 Perfmon Event Select for C-	Box 12 Counter 2	Package
Register Address: E93H, 3731	MSR_C12_PMON_EVNTSEL3	
Uncore C-Box 12 Perfmon Event Select for C-	Box 12 Counter 3	Package
Register Address: E94H, 3732	MSR_C12_PMON_BOX_FILTER	
Uncore C-Box 12 Perfmon Box Wide Filter		Package
Register Address: E96H, 3734	MSR_C12_PMON_CTR0	
Uncore C-Box 12 Perfmon Counter 0	•	Package
Register Address: E97H, 3735	MSR_C12_PMON_CTR1	
Uncore C-Box 12 Perfmon Counter 1		Package
Register Address: E98H, 3736	MSR_C12_PMON_CTR2	
Uncore C-Box 12 Perfmon Counter 2		Package
Register Address: E99H, 3737	MSR_C12_PMON_CTR3	
Uncore C-Box 12 Perfmon Counter 3	•	Package
Register Address: E9AH, 3738	MSR_C12_PMON_BOX_FILTER1	
Uncore C-Box 12 Perfmon Box Wide Filter1		Package
Register Address: EA4H, 3748	MSR_C13_PMON_BOX_CTL	
Uncore C-Box 13 Perfmon Local Box Wide Cor	ntrol	Package
Register Address: EB0H, 3760	MSR_C13_PMON_EVNTSEL0	
Uncore C-Box 13 Perfmon Event Select for C-	Box 13 Counter 0	Package
Register Address: EB1H, 3761	MSR_C13_PMON_EVNTSEL1	
Uncore C-Box 13 Perfmon Event Select for C-	Box 13 Counter 1	Package
Register Address: EB2H, 3762	MSR_C13_PMON_EVNTSEL2	
Uncore C-Box 13 Perfmon Event Select for C-	Box 13 Counter 2	Package
Register Address: EB3H, 3763	MSR_C13_PMON_EVNTSEL3	
Uncore C-Box 13 Perfmon Event Select for C-	Box 13 Counter 3	Package

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope Register Address: EB4H, 3764 MSR C13 PMON BOX FILTER Uncore C-Box 13 Perfmon Box Wide Filter Package Register Address: EB6H, 3766 MSR_C13_PMON_CTR0 Package Uncore C-Box 13 Perfmon Counter 0 Register Address: EB7H, 3767 MSR C13 PMON CTR1 Uncore C-Box 13 Perfmon Counter 1 Package Register Address: EB8H, 3768 MSR C13 PMON CTR2 Uncore C-Box 13 Perfmon Counter 2 Package Register Address: EB9H, 3769 MSR_C13_PMON_CTR3 Package Uncore C-Box 13 Perfmon Counter 3 Register Address: EBAH, 3770 MSR_C13_PMON_BOX_FILTER1 Uncore C-Box 13 Perfmon Box Wide Filter1 Package Register Address: EC4H, 3780 MSR_C14_PMON_BOX_CTL Uncore C-Box 14 Perfmon Local Box Wide Control Package Register Address: EDOH, 3792 MSR_C14_PMON_EVNTSEL0 Uncore C-Box 14 Perfmon Event Select for C-Box 14 Counter 0 Package Register Address: ED1H, 3793 MSR C14 PMON EVNTSEL1 Uncore C-Box 14 Perfmon Event Select for C-Box 14 Counter 1 Package Register Address: ED2H, 3794 MSR C14 PMON EVNTSEL2 Package Uncore C-Box 14 Perfmon Event Select for C-Box 14 Counter 2 Register Address: ED3H, 3795 MSR_C14_PMON_EVNTSEL3 Uncore C-Box 14 Perfmon Event Select for C-Box 14 Counter 3 Package Register Address: ED4H, 3796 MSR C14 PMON BOX FILTER Uncore C-Box 14 Perfmon Box Wide Filter Package Register Address: ED6H, 3798 MSR C14 PMON CTRO Uncore C-Box 14 Perfmon Counter 0 Package Register Address: ED7H, 3799 MSR_C14_PMON_CTR1 Package Uncore C-Box 14 Perfmon Counter 1 Register Address: ED8H, 3800 MSR C14 PMON CTR2 Uncore C-Box 14 Perfmon Counter 2 Package Register Address: ED9H, 3801 MSR C14 PMON CTR3 Uncore C-Box 14 Perfmon Counter 3 Package MSR_C14_PMON_BOX_FILTER1 Register Address: EDAH, 3802 Uncore C-Box 14 Perfmon Box Wide Filter1 Package

2.13 MSRS IN THE 4TH GENERATION INTEL® CORE™ PROCESSORS BASED ON HASWELL MICROARCHITECTURE

The 4th generation Intel[®] Core[™] processor family and the Intel[®] Xeon[®] processor E3-1200v3 product family (based on Haswell microarchitecture), with a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH, 06_45H, or 06_46H, support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, and Table 2-29. For an MSR listed in Table 2-20 that also appears in Table 2-29, Table 2-29 supersedes Table 2-20.

The MSRs listed in Table 2-29 also apply to processors based on Haswell-E microarchitecture (see Section 2.14).

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3BH, 59	IA32_TSC_ADJUST	
Per-Logical-Processor TSC ADJUST (R/W)		Thread
See Table 2-2.		
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and other mo	odel specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
31:30	Reserved.	
32	Low Power Mode Support (LPM) (R/O)	Package
	When set to 1, indicates that LPM is supported. When set to 0, indicates LPM is not supported.	
34:33	Number of ConfigTDP Levels (R/O)	Package
	00: Only Base TDP level available.	
	01: One additional TDP level available.	
	02: Two additional TDP level available.	
	03: Reserved.	
39:35	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
55:48	Minimum Operating Ratio (R/O)	Package
	Contains the minimum supported operating ratio in units of 100 MHz.	
63:56	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 186H, 390	IA32_PERFEVTSEL0	
Performance Event Select for Counter 0 (F	//W)	Thread
Supports all fields described inTable 2-2 ar	nd the fields below.	
32	IN_TX: See Section 20.3.6.5.1.	
	When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
Performance Event Select for Counter 1 (F	//W)	Thread
Supports all fields described inTable 2-2 ar	nd the fields below.	
32	IN_TX: See Section 20.3.6.5.1.	
	When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
Register Address: 188H, 392	IA32_PERFEVTSEL2	
Performance Event Select for Counter 2 (F	/W)	Thread
Supports all fields described inTable 2-2 ar	nd the fields below.	
32	IN_TX: See Section 20.3.6.5.1.	
	When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
33	IN_TXCP: See Section 20.3.6.5.1.	
	When IN_TXCP=1 & IN_TX=1 and in sampling, a spurious PMI may occur and transactions may continuously abort near overflow conditions. Software should favor using IN_TXCP for counting over sampling. If sampling, software should use large "sample-after" value after clearing the counter configured to use IN_TXCP and also always reset the counter even when no overflow condition was reported.	
Register Address: 189H, 393	IA32_PERFEVTSEL3	•
Performance Event Select for Counter 3 (F Supports all fields described inTable 2-2 ar		Thread
11		
32	IN_TX: See Section 20.3.6.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Regist	er (R/W)	Thread
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_IMP	
7	NEAR_REL_IMP	
•	· · · · · · · · · · · · · · · · · · ·	1

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
8	FAR_BRANCH	
9	EN_CALL_STACK	
63:9	Reserved.	
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W)		Thread
See Table 2-2.		
0	LBR: Last Branch Record	
1	BTF	
5:2	Reserved.	
6	TR: Branch Trace	
7	BTS: Log Branch Trace Message to BTS Buffer	
8	BTINT	
9	BTS_OFF_OS	
10	BTS_OFF_USER	
11	FREEZE_LBR_ON_PMI	
12	FREEZE_PERFMON_ON_PMI	
13	ENABLE_UNCORE_PMI	
14	FREEZE_WHILE_SMM	
15	RTM_DEBUG	
63:15	Reserved.	
Register Address: 491H, 1169	IA32_VMX_VMFUNC	·
Capability Reporting Register of VM-Funct	ion Controls (R/O)	Thread
See Table 2-2.		
Register Address: 60BH, 1548	MSR_PKGC_IRTL1	
Package C6/C7 Interrupt Response Limit 1	(R/W)	Package
	ime limit used by the processor to manage a transition to a package C6 or register is for the shorter-latency sub C-states used by an MWAIT hint to a	
Note: C-state values are processor specific ACPI C-States.	C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:16	Reserved.	
Register Address: 60CH, 1548	MSR_PKGC_IRTL2	
	it 2 (R/W) e time limit used by the processor to manage a transition to a package C6 or is register is for the longer-latency sub C-states used by an MWAIT hint to a C6	Package
Note: C-state values are processor spec ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt response time limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	•
PKG Perf Status (R/O) See Section 15.10.3, "Package RAPL Dc	main."	Package
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O) See Section 15.10.5, "DRAM RAPL Dom	ain."	Package
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (F See Section 15.10.5, "DRAM RAPL Dom	R/O)	Package
Register Address: 648H, 1608	MSR_CONFIG_TDP_NOMINAL	
Base TDP Ratio (R/O)		Package
7:0	Config_TDP_Base Base TDP level ratio to be used for this specific processor (in units of 100 MHz).	
63:8	Reserved.	
Register Address: 649H, 1609	MSR_CONFIG_TDP_LEVEL1	
ConfigTDP Level 1 Ratio and Power Lev	vel (R/O)	Package
14:0	PKG_TDP_LVL1 Power setting for ConfigTDP Level 1.	
15	Reserved.	
23:16	Config_TDP_LVL1_Ratio	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL1	
	Max Power setting allowed for ConfigTDP Level 1.	
62:47	PKG_MIN_PWR_LVL1	
	MIN Power setting allowed for ConfigTDP Level 1.	
63	Reserved.	
Register Address: 64AH, 1610	MSR_CONFIG_TDP_LEVEL2	
ConfigTDP Level 2 Ratio and Power Lev	rel (R/O)	Package
14:0	PKG_TDP_LVL2	
	Power setting for ConfigTDP Level 2.	
15	Reserved.	
23:16	Config_TDP_LVL2_Ratio	
	ConfigTDP level 2 ratio to be used for this specific processor.	
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL2	
	Max Power setting allowed for ConfigTDP Level 2.	
62:47	PKG_MIN_PWR_LVL2	
	MIN Power setting allowed for ConfigTDP Level 2.	
63	Reserved.	
Register Address: 64BH, 1611	MSR_CONFIG_TDP_CONTROL	
ConfigTDP Control (R/W)		Package
1:0	TDP_LEVEL (RW/L)	
	System BIOS can program this field.	
30:2	Reserved.	
31	Config_TDP_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	
ConfigTDP Control (R/W)	· ·	Package
7:0	MAX_NON_TURBO_RATIO (RW/L)	
	System BIOS can program this field.	
30:8	Reserved.	
31	TURBO_ACTIVATION_RATIO_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: C80H, 3200	IA32_DEBUG_INTERFACE	
Silicon Debug Feature Control (R/W)		Package
See Table 2-2.		3-

2.13.1 MSRs in the 4th Generation Intel[®] Core[™] Processor Family Based on Haswell Microarchitecture

Table 2-30 lists model-specific registers (MSRs) that are specific to the 4th generation $Intel^{\$}$ CoreTM processor family and the $Intel^{\$}$ Xeon[®] processor E3-1200 v3 product family (based on Haswell microarchitecture). These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH, 06_45H, or 06_46H; see Table 2-1.

Table 2-30. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specific C-state of ACPI C-states. See http://biosbits.org.	code names, unrelated to MWAIT extension C-state parameters or	
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: CO/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	Package C states C7 are not available to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH.	
9:4	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved	
15	CFG Lock (R/WO)	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
63:29	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO)	•	Thread
Reports SMM capability Enhancement. Accessible o	nly while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1, indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope 59 Long_Flow_Indication (SMM-RO) If set to 1, indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported. 63:60 Reserved. Register Address: 1ADH, 429 MSR TURBO RATIO LIMIT Maximum Ratio Limit of Turbo Mode Package R/O if MSR_PLATFORM_INFO.[28] = 0, and R/W if MSR_PLATFORM_INFO.[28] = 1. 7:0 Maximum Ratio Limit for 1C Package Maximum turbo ratio limit of 1 core active. 15:8 Maximum Ratio Limit for 2C Package Maximum turbo ratio limit of 2 core active. Maximum Ratio Limit for 3C 23:16 Package Maximum turbo ratio limit of 3 core active. 31:24 Maximum Ratio Limit for 4C Package Maximum turbo ratio limit of 4 core active. 63:32 Reserved. MSR UNC PERF GLOBAL CTRL Register Address: 391H, 913 Uncore PMU Global Control Package Core 0 select. 0 1 Core 1 select. 2 Core 2 select. 3 Core 3 select. 18:4 Reserved. 29 Enable all uncore counters. 30 Enable wake on PMI. 31 Enable Freezing counter when overflow. 63:32 Reserved. MSR UNC PERF GLOBAL STATUS Register Address: 392H, 914 Uncore PMU Main Status Package 0 Fixed counter overflowed. 1 An ARB counter overflowed. 2 Reserved. 3 A CBox counter overflowed (on any slice). 63:4 Reserved. Register Address: 394H, 916 MSR_UNC_PERF_FIXED_CTRL Uncore Fixed Counter Control (R/W) Package 19:0 Reserved. 20 Enable overflow propagation. 21 Reserved.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
47:0	Current count.	
63:48	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (R/O)		Package
3:0	Encoded number of C-Box, derive value by "-1".	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter 0		Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter 1		Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter O Event Select MSR		Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb Unit, Counter 1 Event Select MSR		Package
Register Address: 391H, 913	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control		Package
0	Core 0 select.	
1	Core 1 select.	
2	Core 2 select.	
3	Core 3 select.	
18:4	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
47:0	Current count.	
63:48	Reserved.	
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb Unit, Counter 1 Event Select MSR		Package
Register Address: 4E0H, 1248	MSR_SMM_FEATURE_CONTROL	
Enhanced SMM Feature Control (SMM-RW)		Package
Reports SMM capability Enhancement. Accessibl	e only while in SMM.	_

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
0	Lock (SMM-RWO)	
	When set to '1' locks this register from further changes.	
1	Reserved.	
2	SMM_Code_Chk_En (SMM-RW)	
	This control bit is available only if MSR_SMM_MCA_CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR.	
	When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.	
63:3	Reserved.	
Register Address: 4E2H, 1250	MSR_SMM_DELAYED	
SMM Delayed (SMM-RO) Reports the interruptible state of all logical proce MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION]	essors in the package. Available only while in SMM and == 1.	Package
N-1:0	LOG_PROC_STATE (SMM-RO)	
	Each bit represents a logical processor of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle.	
	The bit is automatically cleared at the end of each long event. The reset value of this field is 0.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 4E3H, 1251	MSR_SMM_BLOCKED	
SMM Blocked (SMM-RO)		Package
Reports the blocked state of all logical processors		
N-1:0	LOG_PROC_STATE (SMM-RO) Each bit represents a logical processor of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep.	
	The reset value of this field is OFFFH.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces (R/O)		Package
3:0	Power Units See Section 15.10.1, "RAPL Interfaces."	Package
7:4	Reserved.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
12:8	Energy Status Units Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	Package
15:13	Reserved.	Package
19:16	Time Units See Section 15.10.1, "RAPL Interfaces."	Package
63:20	Reserved.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
PPO Energy Status (R/O) See Section 15.10.4, "PPO/PP1 RAPL Domains."		Package
Register Address: 640H, 1600	MSR_PP1_POWER_LIMIT	
PP1 RAPL Power Limit Control (R/W) See Section 15.10.4, "PP0/PP1 RAPL Domains."		Package
Register Address: 641H, 1601	MSR_PP1_ENERGY_STATUS	
PP1 Energy Status (R/O) See Section 15.10.4, "PP0/PP1 RAPL Domains."		Package
Register Address: 642H, 1602	MSR_PP1_POLICY	·
PP1 Balance Policy (R/W) See Section 15.10.4, "PP0/PP1 RAPL Domains."		Package
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Processor Cores ((Frequency refers to processor core frequency.)	R/W)	Package
0	PROCHOT Status (R0) When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0) When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
4	Graphics Driver Status (R0) When set, frequency is reduced below the operating system request due to Processor Graphics driver override.	
5	Autonomous Utilization-Based Frequency Control Status (RO) When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (R0) When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Bit Description Register Information / Bit Fields** Scope 8 Electrical Design Point Status (RO) When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption). 9 Core Power Limiting Status (RO) When set, frequency is reduced below the operating system request due to domain-level power limiting. 10 Package-Level Power Limiting PL1 Status (R0) When set, frequency is reduced below the operating system request due to package-level power limiting PL1. 11 Package-Level PL2 Power Limiting Status (R0) When set, frequency is reduced below the operating system request due to package-level power limiting PL2. 12 Max Turbo Limit Status (RO) When set, frequency is reduced below the operating system request due to multi-core turbo limits. 13 Turbo Transition Attenuation Status (RO) When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes. 15:14 Reserved. 16 **PROCHOT** Loa When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 17 Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 19:18 Reserved. 20 Graphics Driver Log When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 21 Autonomous Utilization-Based Frequency Control Log When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 22 VR Therm Alert Loa When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Core Power Limiting Log	
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
26	Package-Level PL1 Power Limiting Log	
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 6B0H, 1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in the Processo	r Graphics (R/W)	Package
Frequency refers to processor graphics freque	ncy.)	
)	PROCHOT Status (R0)	
	When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
1	Graphics Driver Status (R0)	
	When set, frequency is reduced below the operating system request due to Processor Graphics driver override.	
5	Autonomous Utilization-Based Frequency Control Status (R0)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Graphics Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to domain-level power limiting.	
10	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
11	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
15:12	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	
20	Graphics Driver Log	
	When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Core Power Limiting Log	
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
26	Package-Level PL1 Power Limiting Log	
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 6B1H, 1713	MSR_RING_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in the Ring Interco (Frequency refers to ring interconnect in the unco		Package
0	PROCHOT Status (RO)	
	When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
5:2	Reserved.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
9	Reserved.	
10	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
11	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
15:12	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	
20	Graphics Driver Log	
	When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Core Power Limiting Log	
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
26	Package-Level PL1 Power Limiting Log	
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
27	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
53:30	Reserved.	
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Jncore C-Box 0, Counter 0 Event Select MSR		Package
Register Address: 701H, 1793	MSR_UNC_CBO_0_PERFEVTSEL1	
Jncore C-Box 0, Counter 1 Event Select MSR	-	Package
Register Address: 706H, 1798	MSR_UNC_CBO_0_PERFCTR0	
Jncore C-Box 0, Performance Counter 0		Package
Register Address: 707H, 1799	MSR_UNC_CBO_0_PERFCTR1	
Jncore C-Box 0, Performance Counter 1	-	Package
Register Address: 710H, 1808	MSR_UNC_CBO_1_PERFEVTSEL0	
Jncore C-Box 1, Counter 0 Event Select MSR		Package
Register Address: 711H, 1809	MSR_UNC_CBO_1_PERFEVTSEL1	
Jncore C-Box 1, Counter 1 Event Select MSR		Package
Register Address: 716H, 1814	MSR_UNC_CBO_1_PERFCTR0	
Jncore C-Box 1, Performance Counter 0	-	Package
Register Address: 717H, 1815	MSR_UNC_CBO_1_PERFCTR1	
Jncore C-Box 1, Performance Counter 1		Package
Register Address: 720H, 1824	MSR_UNC_CBO_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select MSR		Package
Register Address: 721H, 1824	MSR_UNC_CBO_2_PERFEVTSEL1	
Jncore C-Box 2, Counter 1 Event Select MSR	-	Package
Register Address: 726H, 1830	MSR_UNC_CBO_2_PERFCTR0	
Jncore C-Box 2, Performance Counter 0		Package
Register Address: 727H, 1831	MSR_UNC_CBO_2_PERFCTR1	
Jncore C-Box 2, Performance Counter 1		Package
Register Address: 730H, 1840	MSR_UNC_CBO_3_PERFEVTSEL0	
Jncore C-Box 3, Counter 0 Event Select MSR		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 731H, 1841	MSR_UNC_CBO_3_PERFEVTSEL1	
Uncore C-Box 3, Counter 1 Event Select MSR		Package
Register Address: 736H, 1846 MSR_UNC_CB0_3_PERFCTR0		
Uncore C-Box 3, Performance Counter 0	Uncore C-Box 3, Performance Counter 0 Package	
Register Address: 737H, 1847	MSR_UNC_CBO_3_PERFCTR1	
Uncore C-Box 3, Performance Counter 1		Package
See Table 2-20, Table 2-21, Table 2-22, Table 2-25 Signature DisplayFamily_DisplayModel value of 063	, and Table 2-29 for other MSR definitions applicable to processor ICH or 06_46H.	s with a CPUID

2.13.2 Additional Residency MSRs Supported in 4th Generation Intel[®] Core[™] Processors

The 4th generation Intel[®] Core[™] processor family (based on Haswell microarchitecture) with a CPUID Signature DisplayFamily_DisplayModel value of 06_45H supports the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-29, Table 2-30, and Table 2-31.

Table 2-31. Additional Residency MSRs Supported by 4th Generation Intel[®] Core[™] Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_45H

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specif ACPI C-states. See http://biosbits.org.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: C0/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	0110b: C8	
	0111b: C9	
	1000b: C10	
9:4	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
24:16	Reserved.	

Table 2-31. Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with a	
CPUID Signature DisplayFamily_DisplayModel Value of 06_45H	

Register Address: Hex, Decimal Register Name	
Bit Description	Scope
C3 State Auto Demotion Enable (R/W)	
C1 State Auto Demotion Enable (R/W)	
Enable C3 Undemotion (R/W)	
Enable C1 Undemotion (R/W)	
Reserved.	
MSR_PKG_C8_RESIDENCY	
fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
Package C8 Residency Counter (R/O) Value since last reset that this package is in processor-specific C8 states. Count at the same frequency as the TSC.	
Reserved.	
MSR_PKG_C9_RESIDENCY	
fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
Package C9 Residency Counter (R/O)	
Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC.	
Reserved.	
MSR_PKG_C10_RESIDENCY	
fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
Package C10 Residency Counter (R/O)	
Value since last reset that this package is in processor-specific C10 states. Count at the same frequency as the TSC.	
Reserved.	
	Bit Description C3 State Auto Demotion Enable (R/W) C1 State Auto Demotion Enable (R/W) Enable C3 Undemotion (R/W) Enable C1 Undemotion (R/W) Reserved. MSR_PKG_C8_RESIDENCY fic C-state code names, unrelated to MWAIT extension C-state parameters or Package C8 Residency Counter (R/O) Value since last reset that this package is in processor-specific C8 states. Count at the same frequency as the TSC. Reserved. MSR_PKG_C9_RESIDENCY fic C-state code names, unrelated to MWAIT extension C-state parameters or Package C9 Residency Counter (R/O) Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC. Reserved. MSR_PKG_C10_RESIDENCY fic C-state code names, unrelated to MWAIT extension C-state parameters or Package C10_RESIDENCY fic C-state code names, unrelated to MWAIT extension C-state parameters or Package C10_RESIDENCY fic C-state code names, unrelated to MWAIT extension C-state parameters or Package C10_RESIDENCY fic C-state code names, unrelated to MWAIT extension C-state parameters or Package C10_Residency Counter (

2.14 MSRS IN THE INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY

The Intel[®] Xeon[®] processor E5 v3 family and the Intel[®] Xeon[®] processor E7 v3 family are based on Haswell-E microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_3F). These processors support the MSR interfaces listed in Table 2-20, Table 2-29, and Table 2-32.

Table 2-32. Additional MSRs Supported by the Intel [®] Xeon [®] Processor E5 v3 Fa
--

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 35H, 53	MSR_CORE_THREAD_COUNT	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
•	Core Count and Logical Processor Count (R/O) s factory configuration of the number of processor cores and logical	Package
processors in the physical package.Following the sequence of (i) BIOS m	odified a Configuration Mask which selects a subset of processor cores to be vent after the modification, enumerates the current configuration of enabled	
15:0	THREAD_COUNT (R/O)	
	The number of logical processors that are currently enabled (by either factory configuration or BIOS configuration) in the physical package.	
31:16	Core_COUNT (R/O)	
	The number of processor cores that are currently enabled (by either factory configuration or BIOS configuration) in the physical package.	
63:32	Reserved.	
Register Address: 53H, 83	MSR_THREAD_ID_INFO	
A Hardware Assigned ID for the Logical	Processor (R/O)	Thread
7:0	Logical_Processor_ID (R/O)	
	An implementation-specific numerical value physically assigned to each logical processor. This ID is not related to Initial APIC ID or x2APIC ID, it is unique within a physical package.	
63:8	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W) Note: C-state values are processor spec ACPI C-states. See http://biosbits.org.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	Core
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported: 000b: CO/C1 (no package C-state support)	
	001b: C2	
	010b: C6 (non-retention)	
	011b: C6 (retention)	
	111b: No Package C state limits. All C states supported by the processor are available.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
24:16	Reserved.	
24.10		
25	C3 State Auto Demotion Enable (R/W)	

Table 2-32. Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)	•	Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved.	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
25	MCG_EM_P	
26	MCG_ELOG_P	
63:27	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	•
Enhanced SMM Capabilities (SMM-RO)		Thread
Reports SMM capability Enhancement.	Accessible only while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1, indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.	
59	Long_Flow_Indication (SMM-RO)	
	If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.	
63:60	Reserved.	
Register Address: 17FH, 383	MSR_ERROR_CONTROL	
MC Bank Error Configuration (R/W)		Package
0	Reserved.	
1	MemError Log Enable (R/W)	
	When set, enables IMC status bank to log additional info in bits 36:32.	
63:2	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode		Package
	and R/W if MSR_PLATFORM_INFO.[28] = 1.	_

Table 2-32. Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Information / Bit Fields	Bit Description	Scope
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 core active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
39:32	Maximum Ratio Limit for 5C	Package
	Maximum turbo ratio limit of 5 core active.	
47:40	Maximum Ratio Limit for 6C	Package
	Maximum turbo ratio limit of 6 core active.	
55:48	Maximum Ratio Limit for 7C	Package
	Maximum turbo ratio limit of 7 core active.	
53:56	Maximum Ratio Limit for 8C	Package
	Maximum turbo ratio limit of 8 core active.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 9C	Package
	Maximum turbo ratio limit of 9 core active.	
15:8	Maximum Ratio Limit for 10C	Package
	Maximum turbo ratio limit of 10 core active.	
23:16	Maximum Ratio Limit for 11C	Package
	Maximum turbo ratio limit of 11 core active.	
31:24	Maximum Ratio Limit for 12C	Package
	Maximum turbo ratio limit of 12 core active.	
39:32	Maximum Ratio Limit for 13C	Package
	Maximum turbo ratio limit of 13 core active.	
17:40	Maximum Ratio Limit for 14C	Package
	Maximum turbo ratio limit of 14 core active.	
55:48	Maximum Ratio Limit for 15C	Package
	Maximum turbo ratio limit of 15 core active.	
53:56	Maximum Ratio Limit for 16C	Package
	Maximum turbo ratio limit of 16 core active.	
Register Address: 1AFH, 431	MSR_TURBO_RATIO_LIMIT2	ł
 1aximum Ratio Limit of Turbo Mode		Package
	and R/W if MSR_PLATFORM_INF0.[28] = 1.	
7:0	Maximum Ratio Limit for 17C	Package
	Maximum turbo ratio limit of 17 core active.	, senage

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
15:8	Maximum Ratio Limit for 18C	Package
	Maximum turbo ratio limit of 18 core active.	
62:16	Reserved.	Package
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1, and MSR_TURBO_RATIO_LIMIT2.	
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the li	ntel QPI 0 module.	
Register Address: 415H, 1045	IA32_MC5_STATUS	
	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the li	ntel QPI 0 module.	
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3ank MC5 reports MC errors from the li	ntel QPI 0 module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the li	ntel QPI O module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	ntegrated I/O module.	
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	ntegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	ntegrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	ntegrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	ome agent HA 0.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	ome agent HA 0.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	

Table 2-32. Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCI_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	ome agent HA 0.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	ome agent HA 0.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	ome agent HA 1.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 16.3.2.1, "IA32_MCI_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	ome agent HA 1.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 16.3.2.1, "IA32_MCI_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	ome agent HA 1.	
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	ome agent HA 1.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
	+ SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
	i SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	

Table 2-32.	Additional MSRs Supported b	y the Intel [®] Xeon [®] Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	_
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
See Section 16.3.2.1, "IA32_MCI_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43EH, 1086	IA32_MC15_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 16.3.2.1, "IA32_MC i _CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 16.3.2.1, "IA32_MC i _CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	Package

Register Address: Hex, Decimal	hal Register Name (Former Register Name)	
Register Information / Bit Fields	egister Information / Bit Fields Bit Description	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the t CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the t CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44CH, 1100	IA32_MC19_CTL	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the t CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the t CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the t CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44FH, 1103	IA32_MC19_MISC	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	Package
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC20 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 1 module.	Package
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC20 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 1 module.	Package
Register Address: 452H, 1106	IA32_MC20_ADDR	
Bank MC20 reports MC errors from the		Package
Register Address: 453H, 1107	IA32_MC20_MISC	T
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC20 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 1 module.	Package
Register Address: 454H, 1108	IA32_MC21_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC21 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 2 module.	Package
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC21 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 2 module.	Package
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC21 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 2 module.	Package
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC21 reports MC errors from the	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Intel QPI 2 module.	Package
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interface	s (R/O)	Package
3:0	Power Units See Section 15.10.1, "RAPL Interfaces."	Package
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2 ^{ESU} ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units See Section 15.10.1, "RAPL Interfaces."	Package
63:20	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/	N)	Package
See Section 15.10.5, "DRAM RAPL De	omain."	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
Energy Consumed by DRAM devices.		
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
53:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Statu	s (R/O)	Package
See Section 15.10.5, "DRAM RAPL De	omain."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
See Section 15.10.5, "DRAM RAPL D	omain."	
Register Address: 61EH, 1566	MSR_PCIE_PLL_RATIO	
Configuration of PCIE PLL Relative to	> BCLK(R/W)	Package
:0	PCIE Ratio (R/W)	Package
	00b: Use 5:5 mapping for100MHz operation (default).	
	01b: Use 5:4 mapping for125MHz operation.	
	10b: Use 5:3 mapping for166MHz operation.	
	11b: Use 5:2 mapping for 250MHz operation.	
2	LPLL Select (R/W)	Package
	If 1, use configured setting of PCIE Ratio.	
3	LONG RESET (R/W)	Package
	If 1, wait an additional time-out before re-locking Gen2/Gen3 PLLs.	
53:4	Reserved.	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Jncore Ratio Limit (R/W)		Package
Dut of reset, the min_ratio and max_	ratio fields represent the widest possible range of uncore frequencies. Writing to rol the minimum and the maximum frequency that hardware will select.	
5:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
1	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
53:15	Reserved.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	·
-		Package

Table 2-32. Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proce	issor Cores (R/W)	Package
(Frequency refers to processor core fre	equency.)	
0	PROCHOT Status (R0)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
2	Power Budget Management Status (R0)	
	When set, frequency is reduced below the operating system request due to PBM limit	
3	Platform Configuration Services Status (R0)	
	When set, frequency is reduced below the operating system request due to PCS limit	
4	Reserved.	
5	Autonomous Utilization-Based Frequency Control Status (RO)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Reserved.	
10	Multi-Core Turbo Status (R0)	
	When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits.	
12:11	Reserved.	
13	Core Frequency P1 Status (R0)	
	When set, frequency is reduced below max non-turbo P1.	
14	Core Max N-Core Turbo Frequency Limiting Status (R0)	
	When set, frequency is reduced below max n-core turbo frequency.	
15	Core Frequency Limiting Status (R0)	
	When set, frequency is reduced below the operating system request.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
18	Power Budget Management Log	
	When set, indicates that the PBM Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19	Platform Configuration Services Log	
	When set, indicates that the PCS Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20	Reserved.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Multi-Core Turbo Log	
	When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28:27	Reserved.	
29	Core Frequency P1 Log	
	When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
30	Core Max N-Core Turbo Frequency Limiting Log	
	When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Table 2-32. Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
31	Core Frequency Limiting Log When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:32	Reserved.	
Register Address: C8DH, 3213	IA32_QM_EVTSEL	·
Monitoring Event Select Register (R/w If CPUID.(EAX=07H, ECX=0):EBX.RDT-		Thread
7:0	EventID (R/W) Event encoding: 0x0: No monitoring. 0x1: L3 occupancy monitoring. All other encoding reserved.	
31:8	Reserved.	
41:32	RMID (R/W)	
63:42	Reserved.	
Register Address: C8EH, 3214	IA32_QM_CTR	
Monitoring Counter Register (R/O) If CPUID.(EAX=07H, ECX=0):EBX.RDT-	4[bit 12] = 1.	Thread
61:0	Resource Monitored Data	
62	Unavailable: If 1, indicates data for this RMID is not available or not monitored for this resource or RMID.	
63	Error: If 1, indicates an unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.	
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)	·	Thread
9:0	RMID	
63: 10	Reserved.	
See Table 2-20 and Table 2-29 for oth value of 06_3FH.	er MSR definitions applicable to processors with a CPUID Signature DisplayFam	ily_DisplayMod

Table 2-32. Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.14.1 Additional Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v3 Family

The Intel Xeon Processor E5 v3 and E7 v3 families are based on Haswell-E microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-33. For complete details of the uncore PMU, refer to the Intel Xeon Processor E5 v3 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3FH.

Register Address: Hex, Decimal	Register Na	ume
Register Information / Bit Fields	Bit Description	Scope
Register Address: 700H, 1792	MSR_PMON_GLOBAL_CTL	
Uncore Perfmon Per-Socket Global Control		Package
Register Address: 701H, 1793	MSR_PMON_GLOBAL_STATUS	
Uncore Perfmon Per-Socket Global Status	•	Package
Register Address: 702H, 1794	MSR_PMON_GLOBAL_CONFIG	
Uncore Perfmon Per-Socket Global Configurat	ion	Package
Register Address: 703H, 1795	MSR_U_PMON_UCLK_FIXED_CTL	
Uncore U-Box UCLK Fixed Counter Control		Package
Register Address: 704H, 1796	MSR_U_PMON_UCLK_FIXED_CTR	
Uncore U-Box UCLK Fixed Counter	•	Package
Register Address: 705H, 1797	MSR_U_PMON_EVNTSEL0	
Uncore U-Box Perfmon Event Select for U-Box	x Counter 0	Package
Register Address: 706H, 1798	MSR_U_PMON_EVNTSEL1	
Uncore U-Box Perfmon Event Select for U-Bo	x Counter 1	Package
Register Address: 708H, 1800	MSR_U_PMON_BOX_STATUS	
Uncore U-Box Perfmon U-Box Wide Status	•	Package
Register Address: 709H, 1801	MSR_U_PMON_CTR0	
Uncore U-Box Perfmon Counter 0		Package
Register Address: 70AH, 1802	MSR_U_PMON_CTR1	
Uncore U-Box Perfmon Counter 1	·	Package
Register Address: 710H, 1808	MSR_PCU_PMON_BOX_CTL	
Uncore PCU Perfmon for PCU-Box-Wide Contr	ol	Package
Register Address: 711H, 1809	MSR_PCU_PMON_EVNTSEL0	
Uncore PCU Perfmon Event Select for PCU Co	unter 0	Package
Register Address: 712H, 1810	MSR_PCU_PMON_EVNTSEL1	
Uncore PCU Perfmon Event Select for PCU Co	unter 1	Package
Register Address: 713H, 1811	MSR_PCU_PMON_EVNTSEL2	
Uncore PCU Perfmon Event Select for PCU Co	unter 2	Package
Register Address: 714H, 1812	MSR_PCU_PMON_EVNTSEL3	
Uncore PCU Perfmon Event Select for PCU Co	unter 3	Package
Register Address: 715H, 1813	MSR_PCU_PMON_BOX_FILTER	
Uncore PCU Perfmon Box-Wide Filter	·	Package
Register Address: 716H, 1814	MSR_PCU_PMON_BOX_STATUS	
Uncore PCU Perfmon Box Wide Status	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: 717H, 1815	MSR_PCU_PMON_CTR0	
Uncore PCU Perfmon Counter 0		Package
Register Address: 718H, 1816	MSR_PCU_PMON_CTR1	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore PCU Perfmon Counter 1		Package
Register Address: 719H, 1817	MSR_PCU_PMON_CTR2	
Uncore PCU Perfmon Counter 2		Package
Register Address: 71AH, 1818	MSR_PCU_PMON_CTR3	
Uncore PCU Perfmon Counter 3		Package
Register Address: 720H, 1824	MSR_S0_PMON_BOX_CTL	
Uncore SBo 0 Perfmon for SBo 0 Box-Wide	Control	Package
Register Address: 721H, 1825	MSR_S0_PMON_EVNTSEL0	
Uncore SBo 0 Perfmon Event Select for SBo	0 Counter 0	Package
Register Address: 722H, 1826	MSR_S0_PMON_EVNTSEL1	
Uncore SBo 0 Perfmon Event Select for SBo	0 Counter 1	Package
Register Address: 723H, 1827	MSR_S0_PMON_EVNTSEL2	
Uncore SBo 0 Perfmon Event Select for SBo	0 Counter 2	Package
Register Address: 724H, 1828	MSR_S0_PMON_EVNTSEL3	
Uncore SBo 0 Perfmon Event Select for SBo	0 Counter 3	Package
Register Address: 725H, 1829	MSR_S0_PMON_BOX_FILTER	
Uncore SBo 0 Perfmon Box-Wide Filter		Package
Register Address: 726H, 1830	MSR_S0_PMON_CTR0	
Uncore SBo 0 Perfmon Counter 0		Package
Register Address: 727H, 1831	MSR_S0_PMON_CTR1	
Uncore SBo 0 Perfmon Counter 1		Package
Register Address: 728H, 1832	MSR_S0_PMON_CTR2	
Uncore SBo 0 Perfmon Counter 2		Package
Register Address: 729H, 1833	MSR_S0_PMON_CTR3	
Uncore SBo 0 Perfmon Counter 3		Package
Register Address: 72AH, 1834	MSR_S1_PMON_BOX_CTL	
Uncore SBo 1 Perfmon for SBo 1 Box-Wide	Control	Package
Register Address: 72BH, 1835	MSR_S1_PMON_EVNTSEL0	
Uncore SBo 1 Perfmon Event Select for SBc	o 1 Counter 0	Package
Register Address: 72CH, 1836	MSR_S1_PMON_EVNTSEL1	
Uncore SBo 1 Perfmon Event Select for SBo	o 1 Counter 1	Package
Register Address: 72DH, 1837	MSR_S1_PMON_EVNTSEL2	
Uncore SBo 1 Perfmon Event Select for SBc	0 1 Counter 2	Package
Register Address: 72EH, 1838	MSR_S1_PMON_EVNTSEL3	
Uncore SBo 1 Perfmon Event Select for SBc	o 1 Counter 3	Package
Register Address: 72FH, 1839	MSR_S1_PMON_BOX_FILTER	
Uncore SBo 1 Perfmon Box-Wide Filter		Package

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope Register Address: 730H, 1840 MSR S1 PMON CTRO Uncore SBo 1 Perfmon Counter 0 Package Register Address: 731H, 1841 MSR_S1_PMON_CTR1 Package Uncore SBo 1 Perfmon Counter 1 Register Address: 732H, 1842 MSR S1 PMON CTR2 Uncore SBo 1 Perfmon Counter 2 Package Register Address: 733H, 1843 MSR S1 PMON CTR3 Uncore SBo 1 Perfmon Counter 3 Package Register Address: 734H, 1844 MSR_S2_PMON_BOX_CTL Package Uncore SBo 2 Perfmon for SBo 2 Box-Wide Control Register Address: 735H, 1845 MSR_S2_PMON_EVNTSEL0 Uncore SBo 2 Perfmon Event Select for SBo 2 Counter 0 Package Register Address: 736H, 1846 MSR_S2_PMON_EVNTSEL1 Uncore SBo 2 Perfmon Event Select for SBo 2 Counter 1 Package Register Address: 737H, 1847 MSR_S2_PMON_EVNTSEL2 Uncore SBo 2 Perfmon Event Select for SBo 2 Counter 2 Package Register Address: 738H, 1848 MSR S2 PMON EVNTSEL3 Uncore SBo 2 Perfmon Event Select for SBo 2 Counter 3 Package Register Address: 739H, 1849 MSR S2 PMON BOX FILTER Package Uncore SBo 2 Perfmon Box-Wide Filter MSR_S2_PMON_CTR0 Register Address: 73AH, 1850 Uncore SBo 2 Perfmon Counter 0 Package Register Address: 73BH, 1851 MSR_S2_PMON_CTR1 Uncore SBo 2 Perfmon Counter 1 Package Register Address: 73CH, 1852 MSR S2 PMON CTR2 Uncore SBo 2 Perfmon Counter 2 Package Register Address: 73DH, 1853 MSR_S2_PMON_CTR3 Package Uncore SBo 2 Perfmon Counter 3 Register Address: 73EH, 1854 MSR S3 PMON BOX CTL Uncore SBo 3 Perfmon for SBo 3 Box-Wide Control Package Register Address: 73FH, 1855 MSR S3 PMON EVNTSELO Uncore SBo 3 Perfmon Event Select for SBo 3 Counter 0 Package Register Address: 740H, 1856 MSR_S3_PMON_EVNTSEL1 Uncore SBo 3 Perfmon Event Select for SBo 3 Counter 1 Package Register Address: 741H, 1857 MSR S3 PMON EVNTSEL2 Uncore SBo 3 Perfmon Event Select for SBo 3 Counter 2 Package Register Address: 742H, 1858 MSR S3 PMON EVNTSEL3

Register Address: Hex, Decimal	MU MSRs in the Intel® Xeon® Processor E5 v3 Family Register Name	y (contoi)
Register Information / Bit Fields	Bit Description	Scope
Uncore SBo 3 Perfmon Event Select for SBo	3 Counter 3	Package
Register Address: 743H, 1859	MSR_S3_PMON_BOX_FILTER	
Uncore SBo 3 Perfmon Box-Wide Filter		Package
Register Address: 744H, 1860	MSR_S3_PMON_CTR0	
Uncore SBo 3 Perfmon Counter 0		Package
Register Address: 745H, 1861	MSR_S3_PMON_CTR1	
Uncore SBo 3 Perfmon Counter 1		Package
Register Address: 746H, 1862	MSR_S3_PMON_CTR2	·
Uncore SBo 3 Perfmon Counter 2		Package
Register Address: 747H, 1863	MSR_S3_PMON_CTR3	ł
Uncore SBo 3 Perfmon Counter 3		Package
Register Address: E00H, 3584	MSR_C0_PMON_BOX_CTL	·
Uncore C-Box O Perfmon for Box-Wide Contr	rol	Package
Register Address: E01H, 3585	MSR_C0_PMON_EVNTSEL0	·
Uncore C-Box O Perfmon Event Select for C-	Box 0 Counter 0	Package
Register Address: E02H, 3586	MSR_C0_PMON_EVNTSEL1	
Uncore C-Box 0 Perfmon Event Select for C-	Box 0 Counter 1	Package
Register Address: E03H, 3587	MSR_C0_PMON_EVNTSEL2	
Uncore C-Box 0 Perfmon Event Select for C-	Box 0 Counter 2	Package
Register Address: E04H, 3588	MSR_CO_PMON_EVNTSEL3	
Uncore C-Box 0 Perfmon Event Select for C-	Box 0 Counter 3	Package
Register Address: E05H, 3589	MSR_C0_PMON_BOX_FILTER0	
Uncore C-Box 0 Perfmon Box Wide Filter 0		Package
Register Address: E06H, 3590	MSR_C0_PMON_BOX_FILTER1	
Uncore C-Box 0 Perfmon Box Wide Filter 1	-	Package
Register Address: E07H, 3591	MSR_CO_PMON_BOX_STATUS	
Uncore C-Box 0 Perfmon Box Wide Status		Package
Register Address: E08H, 3592	MSR_C0_PMON_CTR0	
Uncore C-Box 0 Perfmon Counter 0		Package
Register Address: E09H, 3593	MSR_C0_PMON_CTR1	
Uncore C-Box 0 Perfmon Counter 1	•	Package
Register Address: EOAH, 3594	MSR_CO_PMON_CTR2	
Uncore C-Box 0 Perfmon Counter 2		Package
Register Address: EOBH, 3595	MSR_CO_PMON_CTR3	
Uncore C-Box 0 Perfmon Counter 3		Package
Register Address: E10H, 3600	MSR_C1_PMON_BOX_CTL	
Uncore C-Box 1 Perfmon for Box-Wide Contr		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E11H, 3601	MSR_C1_PMON_EVNTSEL0	
Uncore C-Box 1 Perfmon Event Select for C-B	lox 1 Counter 0	Package
Register Address: E12H, 3602	MSR_C1_PMON_EVNTSEL1	
Uncore C-Box 1 Perfmon Event Select for C-B	ox 1 Counter 1	Package
Register Address: E13H, 3603	MSR_C1_PMON_EVNTSEL2	
Uncore C-Box 1 Perfmon Event Select for C-B	lox 1 Counter 2	Package
Register Address: E14H, 3604	MSR_C1_PMON_EVNTSEL3	
Uncore C-Box 1 Perfmon Event Select for C-B	lox 1 Counter 3	Package
Register Address: E15H, 3605	MSR_C1_PMON_BOX_FILTER0	
Uncore C-Box 1 Perfmon Box Wide Filter 0	•	Package
Register Address: E16H, 3606	MSR_C1_PMON_BOX_FILTER1	
Uncore C-Box 1 Perfmon Box Wide Filter1		Package
Register Address: E17H, 3607	MSR_C1_PMON_BOX_STATUS	
Uncore C-Box 1 Perfmon Box Wide Status		Package
Register Address: E18H, 3608	MSR_C1_PMON_CTR0	
Uncore C-Box 1 Perfmon Counter 0	•	Package
Register Address: E19H, 3609	MSR_C1_PMON_CTR1	
Uncore C-Box 1 Perfmon Counter 1		Package
Register Address: E1AH, 3610	MSR_C1_PMON_CTR2	
Uncore C-Box 1 Perfmon Counter 2	•	Package
Register Address: E1BH, 3611	MSR_C1_PMON_CTR3	
Uncore C-Box 1 Perfmon Counter 3	•	Package
Register Address: E20H, 3616	MSR_C2_PMON_BOX_CTL	
Uncore C-Box 2 Perfmon for Box-Wide Contro	l	Package
Register Address: E21H, 3617	MSR_C2_PMON_EVNTSEL0	
Uncore C-Box 2 Perfmon Event Select for C-B	lox 2 Counter 0	Package
Register Address: E22H, 3618	MSR_C2_PMON_EVNTSEL1	
Uncore C-Box 2 Perfmon Event Select for C-B	ox 2 Counter 1	Package
Register Address: E23H, 3619	MSR_C2_PMON_EVNTSEL2	
Uncore C-Box 2 Perfmon Event Select for C-B	lox 2 Counter 2	Package
Register Address: E24H, 3620	MSR_C2_PMON_EVNTSEL3	
Uncore C-Box 2 Perfmon Event select for C-B	ox 2 Counter 3	Package
Register Address: E25H, 3621	MSR_C2_PMON_BOX_FILTER0	
Uncore C-Box 2 Perfmon Box Wide Filter 0		Package
Register Address: E26H, 3622	MSR_C2_PMON_BOX_FILTER1	
Uncore C-Box 2 Perfmon Box Wide Filter1	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: E27H, 3623	MSR_C2_PMON_BOX_STATUS	

T-61- 2-22		
Table 2-33.	Uncore PMU MSRs in the Intel [®] Xeon [®] Processor E5 v3 Family (Contd.)	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 2 Perfmon Box Wide Status	3	Package
Register Address: E28H, 3624	MSR_C2_PMON_CTR0	
Uncore C-Box 2 Perfmon Counter 0		Package
Register Address: E29H, 3625	MSR_C2_PMON_CTR1	
Uncore C-Box 2 Perfmon Counter 1		Package
Register Address: E2AH, 3626	MSR_C2_PMON_CTR2	
Uncore C-Box 2 Perfmon Counter 2	•	Package
Register Address: E2BH, 3627	MSR_C2_PMON_CTR3	
Uncore C-Box 2 Perfmon Counter 3		Package
Register Address: E30H, 3632	MSR_C3_PMON_BOX_CTL	
Uncore C-Box 3 Perfmon for Box-Wide Co	ntrol	Package
Register Address: E31H, 3633	MSR_C3_PMON_EVNTSEL0	
Uncore C-Box 3 Perfmon Event Select for	C-Box 3 Counter 0	Package
Register Address: E32H, 3634	MSR_C3_PMON_EVNTSEL1	
Uncore C-Box 3 Perfmon Event Select for	C-Box 3 Counter 1	Package
Register Address: E33H, 3635	MSR_C3_PMON_EVNTSEL2	
Uncore C-Box 3 Perfmon Event Select for	C-Box 3 Counter 2	Package
Register Address: E34H, 3636	MSR_C3_PMON_EVNTSEL3	
Uncore C-Box 3 Perfmon Event Select for	C-Box 3 Counter 3	Package
Register Address: E35H, 3637	MSR_C3_PMON_BOX_FILTER0	
Uncore C-Box 3 Perfmon Box Wide Filter (0	Package
Register Address: E36H, 3638	MSR_C3_PMON_BOX_FILTER1	
Uncore C-Box 3 Perfmon Box Wide Filter1		Package
Register Address: E37H, 3639	MSR_C3_PMON_BOX_STATUS	
Uncore C-Box 3 Perfmon Box Wide Status	5	Package
Register Address: E38H, 3640	MSR_C3_PMON_CTR0	
Uncore C-Box 3 Perfmon Counter 0		Package
Register Address: E39H, 3641	MSR_C3_PMON_CTR1	
Uncore C-Box 3 Perfmon Counter 1		Package
Register Address: E3AH, 3642	MSR_C3_PMON_CTR2	
Uncore C-Box 3 Perfmon Counter 2		Package
Register Address: E3BH, 3643	MSR_C3_PMON_CTR3	
Uncore C-Box 3 Perfmon Counter 3		Package
Register Address: E40H, 3648	MSR_C4_PMON_BOX_CTL	•
Uncore C-Box 4 Perfmon for Box-Wide Co	ntrol	Package
Register Address: E41H, 3649	MSR_C4_PMON_EVNTSEL0	
Uncore C-Box 4 Perfmon Event Select for	C-Box 4 Counter 0	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E42H, 3650	MSR_C4_PMON_EVNTSEL1	·
Uncore C-Box 4 Perfmon Event Select for C-	Box 4 Counter 1	Package
Register Address: E43H, 3651	MSR_C4_PMON_EVNTSEL2	
Uncore C-Box 4 Perfmon Event Select for C-	Box 4 Counter 2	Package
Register Address: E44H, 3652	MSR_C4_PMON_EVNTSEL3	
Uncore C-Box 4 Perfmon Event Select for C-	Box 4 Counter 3	Package
Register Address: E45H, 3653	MSR_C4_PMON_BOX_FILTER0	
Uncore C-Box 4 Perfmon Box Wide Filter 0		Package
Register Address: E46H, 3654	MSR_C4_PMON_BOX_FILTER1	
Uncore C-Box 4 Perfmon Box Wide Filter1	+	Package
Register Address: E47H, 3655	MSR_C4_PMON_BOX_STATUS	
Uncore C-Box 4 Perfmon Box Wide Status		Package
Register Address: E48H, 3656	MSR_C4_PMON_CTR0	
Uncore C-Box 4 Perfmon Counter 0	•	Package
Register Address: E49H, 3657	MSR_C4_PMON_CTR1	
Uncore C-Box 4 Perfmon Counter 1	•	Package
Register Address: E4AH, 3658	MSR_C4_PMON_CTR2	
Uncore C-Box 4 Perfmon Counter 2	·	Package
Register Address: E4BH, 3659	MSR_C4_PMON_CTR3	
Uncore C-Box 4 Perfmon Counter 3		Package
Register Address: E50H, 3664	MSR_C5_PMON_BOX_CTL	
Uncore C-Box 5 Perfmon for Box-Wide Cont	rol	Package
Register Address: E51H, 3665	MSR_C5_PMON_EVNTSEL0	
Uncore C-Box 5 Perfmon Event Select for C-	Box 5 Counter 0	Package
Register Address: E52H, 3666	MSR_C5_PMON_EVNTSEL1	
Uncore C-Box 5 Perfmon Event Select for C-	Box 5 Counter 1	Package
Register Address: E53H, 3667	MSR_C5_PMON_EVNTSEL2	
Uncore C-Box 5 Perfmon Event Select for C-	Box 5 Counter 2	Package
Register Address: E54H, 3668	MSR_C5_PMON_EVNTSEL3	
Uncore C-Box 5 Perfmon Event Select for C-	Box 5 Counter 3	Package
Register Address: E55H, 3669	MSR_C5_PMON_BOX_FILTER0	
Uncore C-Box 5 Perfmon Box Wide Filter 0		Package
Register Address: E56H, 3670	MSR_C5_PMON_BOX_FILTER1	
Uncore C-Box 5 Perfmon Box Wide Filter 1		Package
Register Address: E57H, 3671	MSR_C5_PMON_BOX_STATUS	
Uncore C-Box 5 Perfmon Box Wide Status		Package
Register Address: E58H, 3672	MSR_C5_PMON_CTR0	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 5 Perfmon Counter 0		Package
Register Address: E59H, 3673	MSR_C5_PMON_CTR1	
Uncore C-Box 5 Perfmon Counter 1		Package
Register Address: E5AH, 3674	MSR_C5_PMON_CTR2	
Uncore C-Box 5 Perfmon Counter 2		Package
Register Address: E5BH, 3675	MSR_C5_PMON_CTR3	
Uncore C-Box 5 Perfmon Counter 3	•	Package
Register Address: E60H, 3680	MSR_C6_PMON_BOX_CTL	
Uncore C-Box 6 Perfmon for Box-Wide Contr	rol	Package
Register Address: E61H, 3681	MSR_C6_PMON_EVNTSEL0	
Uncore C-Box 6 Perfmon Event Select for C-	Box 6 Counter 0	Package
Register Address: E62H, 3682	MSR_C6_PMON_EVNTSEL1	
Uncore C-Box 6 Perfmon Event Select for C-	Box 6 Counter 1	Package
Register Address: E63H, 3683	MSR_C6_PMON_EVNTSEL2	
Uncore C-Box 6 Perfmon Event Select for C-	Box 6 Counter 2	Package
Register Address: E64H, 3684	MSR_C6_PMON_EVNTSEL3	
Uncore C-Box 6 Perfmon Event Select for C-	Box 6 Counter 3	Package
Register Address: E65H, 3685	MSR_C6_PMON_BOX_FILTER0	
Uncore C-Box 6 Perfmon Box Wide Filter 0	-	Package
Register Address: E66H, 3686	MSR_C6_PMON_BOX_FILTER1	
Uncore C-Box 6 Perfmon Box Wide Filter 1		Package
Register Address: E67H, 3687	MSR_C6_PMON_BOX_STATUS	
Uncore C-Box 6 Perfmon Box Wide Status		Package
Register Address: E68H, 3688	MSR_C6_PMON_CTR0	
Uncore C-Box 6 Perfmon Counter 0	-	Package
Register Address: E69H, 3689	MSR_C6_PMON_CTR1	
Uncore C-Box 6 Perfmon Counter 1		Package
Register Address: E6AH, 3690	MSR_C6_PMON_CTR2	
Uncore C-Box 6 Perfmon Counter 2		Package
Register Address: E6BH, 3691	MSR_C6_PMON_CTR3	
Uncore C-Box 6 Perfmon Counter 3	•	Package
Register Address: E70H, 3696	MSR_C7_PMON_BOX_CTL	
Uncore C-Box 7 Perfmon for Box-Wide Contr	rol	Package
Register Address: E71H, 3697	MSR_C7_PMON_EVNTSEL0	
Uncore C-Box 7 Perfmon Event Select for C-	Box 7 Counter 0	Package
Register Address: E72H, 3698	MSR_C7_PMON_EVNTSEL1	
Uncore C-Box 7 Perfmon Event Select for C-	Box 7 Counter 1	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E73H, 3699	MSR_C7_PMON_EVNTSEL2	
Uncore C-Box 7 Perfmon Event Select for C-E	Box 7 Counter 2	Package
Register Address: E74H, 3700	MSR_C7_PMON_EVNTSEL3	
Uncore C-Box 7 Perfmon Event Select for C-E	Box 7 Counter 3	Package
Register Address: E75H, 3701	MSR_C7_PMON_BOX_FILTER0	
Uncore C-Box 7 Perfmon Box Wide Filter 0		Package
Register Address: E76H, 3702	MSR_C7_PMON_BOX_FILTER1	
Uncore C-Box 7 Perfmon Box Wide Filter 1		Package
Register Address: E77H, 3703	MSR_C7_PMON_BOX_STATUS	
Uncore C-Box 7 Perfmon Box Wide Status	-	Package
Register Address: E78H, 3704	MSR_C7_PMON_CTR0	
Uncore C-Box 7 Perfmon Counter 0		Package
Register Address: E79H, 3705	MSR_C7_PMON_CTR1	
Uncore C-Box 7 Perfmon Counter 1		Package
Register Address: E7AH, 3706	MSR_C7_PMON_CTR2	
Uncore C-Box 7 Perfmon Counter 2	-	Package
Register Address: E7BH, 3707	MSR_C7_PMON_CTR3	
Uncore C-Box 7 Perfmon Counter 3		Package
Register Address: E80H, 3712	MSR_C8_PMON_BOX_CTL	
Uncore C-Box 8 Perfmon Local Box Wide Con	trol	Package
Register Address: E81H, 3713	MSR_C8_PMON_EVNTSEL0	
Uncore C-Box 8 Perfmon Event Select for C-E	Box 8 Counter 0	Package
Register Address: E82H, 3714	MSR_C8_PMON_EVNTSEL1	
Uncore C-Box 8 Perfmon Event Select for C-E	Box 8 Counter 1	Package
Register Address: E83H, 3715	MSR_C8_PMON_EVNTSEL2	
Uncore C-Box 8 Perfmon Event Select for C-E	Box 8 Counter 2	Package
Register Address: E84H, 3716	MSR_C8_PMON_EVNTSEL3	
Uncore C-Box 8 Perfmon Event Select for C-E	Sox 8 Counter 3	Package
Register Address: E85H, 3717	MSR_C8_PMON_BOX_FILTER0	
Uncore C-Box 8 Perfmon Box Wide Filter 0		Package
Register Address: E86H, 3718	MSR_C8_PMON_BOX_FILTER1	
Uncore C-Box 8 Perfmon Box Wide Filter 1		Package
Register Address: E87H, 3719	MSR_C8_PMON_BOX_STATUS	
Uncore C-Box 8 Perfmon Box Wide Status		Package
Register Address: E88H, 3720	MSR_C8_PMON_CTR0	
Uncore C-Box 8 Perfmon Counter 0		Package
Register Address: E89H, 3721	MSR_C8_PMON_CTR1	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 8 Perfmon Counter 1		Package
Register Address: E8AH, 3722	MSR_C8_PMON_CTR2	
Uncore C-Box 8 Perfmon Counter 2		Package
Register Address: E8BH, 3723	MSR_C8_PMON_CTR3	
Uncore C-Box 8 Perfmon Counter 3		Package
Register Address: E90H, 3728	MSR_C9_PMON_BOX_CTL	
Uncore C-Box 9 Perfmon Local Box Wide Co	ntrol	Package
Register Address: E91H, 3729	MSR_C9_PMON_EVNTSEL0	
Uncore C-Box 9 Perfmon Event Select for C	-Box 9 Counter 0	Package
Register Address: E92H, 3730	MSR_C9_PMON_EVNTSEL1	
Uncore C-Box 9 Perfmon Event Select for C	-Box 9 Counter 1	Package
Register Address: E93H, 3731	MSR_C9_PMON_EVNTSEL2	
Uncore C-Box 9 Perfmon Event Select for C	-Box 9 Counter 2	Package
Register Address: E94H, 3732	MSR_C9_PMON_EVNTSEL3	
Uncore C-Box 9 Perfmon Event Select for C	-Box 9 Counter 3	Package
Register Address: E95H, 3733	MSR_C9_PMON_BOX_FILTER0	
Uncore C-Box 9 Perfmon Box Wide Filter 0		Package
Register Address: E96H, 3734	MSR_C9_PMON_BOX_FILTER1	
Uncore C-Box 9 Perfmon Box Wide Filter 1	-	Package
Register Address: E97H, 3735	MSR_C9_PMON_BOX_STATUS	
Uncore C-Box 9 Perfmon Box Wide Status		Package
Register Address: E98H, 3736	MSR_C9_PMON_CTR0	
Uncore C-Box 9 Perfmon Counter 0		Package
Register Address: E99H, 3737	MSR_C9_PMON_CTR1	
Uncore C-Box 9 Perfmon Counter 1		Package
Register Address: E9AH, 3738	MSR_C9_PMON_CTR2	
Uncore C-Box 9 Perfmon Counter 2		Package
Register Address: E9BH, 3739	MSR_C9_PMON_CTR3	
Uncore C-Box 9 Perfmon Counter 3		Package
Register Address: EAOH, 3744	MSR_C10_PMON_BOX_CTL	
Uncore C-Box 10 Perfmon Local Box Wide C	Control	Package
Register Address: EA1H, 3745	MSR_C10_PMON_EVNTSEL0	
Uncore C-Box 10 Perfmon Event Select for	C-Box 10 Counter 0	Package
Register Address: EA2H, 3746	MSR_C10_PMON_EVNTSEL1	·
Uncore C-Box 10 Perfmon Event Select for	C-Box 10 Counter 1	Package
Register Address: EA3H, 3747	MSR_C10_PMON_EVNTSEL2	· · · · · · · · · · · · · · · · · · ·
Uncore C-Box 10 Perfmon Event Select for	C-Box 10 Counter 2	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: EA4H, 3748	MSR_C10_PMON_EVNTSEL3	
Uncore C-Box 10 Perfmon Event Select for C-	Box 10 Counter 3	Package
Register Address: EA5H, 3749	MSR_C10_PMON_BOX_FILTER0	
Uncore C-Box 10 Perfmon Box Wide Filter 0	•	Package
Register Address: EA6H, 3750	MSR_C10_PMON_BOX_FILTER1	
Uncore C-Box 10 Perfmon Box Wide Filter 1		Package
Register Address: EA7H, 3751	MSR_C10_PMON_BOX_STATUS	
Uncore C-Box 10 Perfmon Box Wide Status	•	Package
Register Address: EA8H, 3752	MSR_C10_PMON_CTR0	
Uncore C-Box 10 Perfmon Counter 0		Package
Register Address: EA9H, 3753	MSR_C10_PMON_CTR1	
Uncore C-Box 10 perfmon Counter 1	•	Package
Register Address: EAAH, 3754	MSR_C10_PMON_CTR2	
Uncore C-Box 10 Perfmon Counter 2	·	Package
Register Address: EABH, 3755	MSR_C10_PMON_CTR3	
Uncore C-Box 10 Perfmon Counter 3		Package
Register Address: EB0H, 3760	MSR_C11_PMON_BOX_CTL	
Uncore C-Box 11 Perfmon Local Box Wide Cor	ntrol	Package
Register Address: EB1H, 3761	MSR_C11_PMON_EVNTSEL0	
Uncore C-Box 11 Perfmon Event Select for C-	Box 11 Counter 0	Package
Register Address: EB2H, 3762	MSR_C11_PMON_EVNTSEL1	
Uncore C-Box 11 Perfmon Event Select for C-	Box 11 Counter 1	Package
Register Address: EB3H, 3763	MSR_C11_PMON_EVNTSEL2	
Uncore C-Box 11 Perfmon Event Select for C-	Box 11 Counter 2	Package
Register Address: EB4H, 3764	MSR_C11_PMON_EVNTSEL3	
Uncore C-box 11 Perfmon Event Select for C-	Box 11 Counter 3	Package
Register Address: EB5H, 3765	MSR_C11_PMON_BOX_FILTER0	
Uncore C-Box 11 Perfmon Box Wide Filter 0	·	Package
Register Address: EB6H, 3766	MSR_C11_PMON_BOX_FILTER1	
Uncore C-Box 11 Perfmon Box Wide Filter 1		Package
Register Address: EB7H, 3767	MSR_C11_PMON_BOX_STATUS	
Uncore C-Box 11 Perfmon Box Wide Status		Package
Register Address: EB8H, 3768	MSR_C11_PMON_CTR0	
Uncore C-Box 11 Perfmon Counter 0		Package
Register Address: EB9H, 3769	MSR_C11_PMON_CTR1	
Uncore C-Box 11 Perfmon Counter 1		Package
Register Address: EBAH, 3770	MSR_C11_PMON_CTR2	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 11 Perfmon Counter 2		Package
Register Address: EBBH, 3771	MSR_C11_PMON_CTR3	
Uncore C-Box 11 Perfmon Counter 3		Package
Register Address: ECOH, 3776	MSR_C12_PMON_BOX_CTL	
Uncore C-Box 12 Perfmon Local Box Wide C	ontrol	Package
Register Address: EC1H, 3777	MSR_C12_PMON_EVNTSEL0	
Uncore C-Box 12 Perfmon Event Select for	C-Box 12 Counter 0	Package
Register Address: EC2H, 3778	MSR_C12_PMON_EVNTSEL1	
Uncore C-Box 12 Perfmon Event Select for	C-Box 12 Counter 1	Package
Register Address: EC3H, 3779	MSR_C12_PMON_EVNTSEL2	
Uncore C-Box 12 Perfmon Event Select for	C-Box 12 Counter 2	Package
Register Address: EC4H, 3780	MSR_C12_PMON_EVNTSEL3	
Uncore C-Box 12 Perfmon Event Select for	C-Box 12 Counter 3	Package
Register Address: EC5H, 3781	MSR_C12_PMON_BOX_FILTER0	
Uncore C-Box 12 Perfmon Box Wide Filter 0)	Package
Register Address: EC6H, 3782	MSR_C12_PMON_BOX_FILTER1	
Uncore C-Box 12 Perfmon Box Wide Filter 1		Package
Register Address: EC7H, 3783	MSR_C12_PMON_BOX_STATUS	
Uncore C-Box 12 Perfmon Box Wide Status		Package
Register Address: EC8H, 3784	MSR_C12_PMON_CTR0	
Uncore C-Box 12 Perfmon Counter 0	-	Package
Register Address: EC9H, 3785	MSR_C12_PMON_CTR1	
Uncore C-Box 12 Perfmon Counter 1	-	Package
Register Address: ECAH, 3786	MSR_C12_PMON_CTR2	
Uncore C-Box 12 Perfmon Counter 2		Package
Register Address: ECBH, 3787	MSR_C12_PMON_CTR3	
Uncore C-Box 12 Perfmon Counter 3		Package
Register Address: ED0H, 3792	MSR_C13_PMON_BOX_CTL	
Uncore C-Box 13 Perfmon local box wide co	ntrol.	Package
Register Address: ED1H, 3793	MSR_C13_PMON_EVNTSEL0	
Uncore C-Box 13 Perfmon Event Select for	C-Box 13 Counter 0	Package
Register Address: ED2H, 3794	MSR_C13_PMON_EVNTSEL1	
Uncore C-Box 13 Perfmon Event Select for	C-Box 13 Counter 1	Package
Register Address: ED3H, 3795	MSR_C13_PMON_EVNTSEL2	
Uncore C-Box 13 Perfmon Event Select for	C-Box 13 Counter 2	Package
Register Address: ED4H, 3796	MSR_C13_PMON_EVNTSEL3	
Uncore C-Box 13 Perfmon Event Select for	C-Box 13 Counter 3	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: ED5H, 3797	MSR_C13_PMON_BOX_FILTER0	
Uncore C-Box 13 Perfmon Box Wide Filter 0		Package
Register Address: ED6H, 3798	MSR_C13_PMON_BOX_FILTER1	
Uncore C-Box 13 Perfmon Box Wide Filter 1	-	Package
Register Address: ED7H, 3799	MSR_C13_PMON_BOX_STATUS	
Uncore C-Box 13 Perfmon Box Wide Status	-	Package
Register Address: ED8H, 3800	MSR_C13_PMON_CTR0	
Uncore C-Box 13 Perfmon Counter 0		Package
Register Address: ED9H, 3801	MSR_C13_PMON_CTR1	
Uncore C-Box 13 Perfmon Counter 1	-	Package
Register Address: EDAH, 3802	MSR_C13_PMON_CTR2	
Uncore C-Box 13 Perfmon Counter 2		Package
Register Address: EDBH, 3803	MSR_C13_PMON_CTR3	
Uncore C-Box 13 Perfmon Counter 3		Package
Register Address: EE0H, 3808	MSR_C14_PMON_BOX_CTL	
Uncore C-Box 14 Perfmon Local Box Wide Co	ntrol	Package
Register Address: EE1H, 3809	MSR_C14_PMON_EVNTSEL0	
Uncore C-Box 14 Perfmon Event Select for C-	Box 14 Counter 0	Package
Register Address: EE2H, 3810	MSR_C14_PMON_EVNTSEL1	
Uncore C-Box 14 Perfmon Event Select for C-	Box 14 Counter 1	Package
Register Address: EE3H, 3811	MSR_C14_PMON_EVNTSEL2	
Uncore C-Box 14 Perfmon Event Select for C-	Box 14 Counter 2	Package
Register Address: EE4H, 3812	MSR_C14_PMON_EVNTSEL3	
Uncore C-Box 14 Perfmon Event Select for C-	Box 14 Counter 3	Package
Register Address: EE5H, 3813	MSR_C14_PMON_BOX_FILTER	
Uncore C-Box 14 Perfmon Box Wide Filter 0		Package
Register Address: EE6H, 3814	MSR_C14_PMON_BOX_FILTER1	
Uncore C-Box 14 Perfmon Box Wide Filter 1		Package
Register Address: EE7H, 3815	MSR_C14_PMON_BOX_STATUS	
Uncore C-Box 14 Perfmon Box Wide Status		Package
Register Address: EE8H, 3816	MSR_C14_PMON_CTR0	
Uncore C-Box 14 Perfmon Counter 0		Package
Register Address: EE9H, 3817	MSR_C14_PMON_CTR1	
Uncore C-Box 14 Perfmon Counter 1		Package
Register Address: EEAH, 3818	MSR_C14_PMON_CTR2	
Uncore C-Box 14 Perfmon Counter 2		Package
Register Address: EEBH, 3819	MSR_C14_PMON_CTR3	

Table 2-33	Uncore PMU MSRs in the Intel [®] Xeon [®] Processor E5 v3 Family (Contd.)	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 14 Perfmon Counter 3	•	Package
Register Address: EF0H, 3824	MSR_C15_PMON_BOX_CTL	
Uncore C-Box 15 Perfmon Local Box Wide Co	ntrol	Package
Register Address: EF1H, 3825	MSR_C15_PMON_EVNTSEL0	
Uncore C-Box 15 Perfmon Event Select for C	-Box 15 Counter 0	Package
Register Address: EF2H, 3826	MSR_C15_PMON_EVNTSEL1	
Uncore C-Box 15 Perfmon Event Select for C	-Box 15 Counter 1	Package
Register Address: EF3H, 3827	MSR_C15_PMON_EVNTSEL2	
Uncore C-Box 15 Perfmon Event Select for C	-Box 15 Counter 2	Package
Register Address: EF4H, 3828	MSR_C15_PMON_EVNTSEL3	
Uncore C-Box 15 Perfmon Event Select for C	-Box 15 Counter 3	Package
Register Address: EF5H, 3829	MSR_C15_PMON_BOX_FILTER0	
Uncore C-Box 15 Perfmon Box Wide Filter 0	-	Package
Register Address: EF6H, 3830	MSR_C15_PMON_BOX_FILTER1	
Uncore C-Box 15 Perfmon Box Wide Filter 1		Package
Register Address: EF7H, 3831	MSR_C15_PMON_BOX_STATUS	
Uncore C-Box 15 Perfmon Box Wide Status	1	Package
Register Address: EF8H, 3832	MSR_C15_PMON_CTR0	
Uncore C-Box 15 Perfmon Counter 0	-	Package
Register Address: EF9H, 3833	MSR_C15_PMON_CTR1	
Uncore C-Box 15 Perfmon Counter 1	•	Package
Register Address: EFAH, 3834	MSR_C15_PMON_CTR2	
Uncore C-Box 15 Perfmon Counter 2	•	Package
Register Address: EFBH, 3835	MSR_C15_PMON_CTR3	
Uncore C-Box 15 Perfmon Counter 3	-	Package
Register Address: F00H, 3840	MSR_C16_PMON_BOX_CTL	
Uncore C-Box 16 Perfmon for Box-Wide Cont	rol	Package
Register Address: F01H, 3841	MSR_C16_PMON_EVNTSEL0	
Uncore C-Box 16 Perfmon Event Select for C	Box 16 Counter 0	Package
Register Address: F02H, 3842	MSR_C16_PMON_EVNTSEL1	
Uncore C-Box 16 Perfmon Event Select for C	Box 16 Counter 1	Package
Register Address: F03H, 3843	MSR_C16_PMON_EVNTSEL2	
Uncore C-Box 16 Perfmon Event Select for C	Box 16 Counter 2	Package
Register Address: F04H, 3844	MSR_C16_PMON_EVNTSEL3	
Uncore C-Box 16 Perfmon Event Select for C	Box 16 Counter 3	Package
Register Address: F05H, 3845	MSR_C16_PMON_BOX_FILTER0	
Uncore C-Box 16 Perfmon Box Wide Filter 0		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: F06H, 3846	MSR_C16_PMON_BOX_FILTER1	
Uncore C-Box 16 Perfmon Box Wide Filter 1		Package
Register Address: F07H, 3847	MSR_C16_PMON_BOX_STATUS	
Uncore C-Box 16 Perfmon Box Wide Status		Package
Register Address: F08H, 3848	MSR_C16_PMON_CTR0	
Uncore C-Box 16 Perfmon Counter 0		Package
Register Address: F09H, 3849	MSR_C16_PMON_CTR1	
Uncore C-Box 16 Perfmon Counter 1		Package
Register Address: FOAH, 3850	MSR_C16_PMON_CTR2	
Uncore C-Box 16 Perfmon Counter 2	+	Package
Register Address: F0BH, 3851	MSR_C16_PMON_CTR3	
Uncore C-Box 16 Perfmon Counter 3		Package
Register Address: F10H, 3856	MSR_C17_PMON_BOX_CTL	
Uncore C-Box 17 Perfmon for Box-Wide Cor	ntrol	Package
Register Address: F11H, 3857	MSR_C17_PMON_EVNTSEL0	
Uncore C-Box 17 Perfmon Event Select for	C-Box 17 Counter 0	Package
Register Address: F12H, 3858	MSR_C17_PMON_EVNTSEL1	
Uncore C-Box 17 Perfmon Event Select for	C-Box 17 Counter 1	Package
Register Address: F13H, 3859	MSR_C17_PMON_EVNTSEL2	
Uncore C-Box 17 Perfmon Event Select for	C-Box 17 Counter 2	Package
Register Address: F14H, 3860	MSR_C17_PMON_EVNTSEL3	
Uncore C-Box 17 Perfmon Event Select for	C-Box 17 Counter 3	Package
Register Address: F15H, 3861	MSR_C17_PMON_BOX_FILTER0	
Uncore C-Box 17 Perfmon Box Wide Filter C)	Package
Register Address: F16H, 3862	MSR_C17_PMON_BOX_FILTER1	
Uncore C-Box 17 Perfmon Box Wide Filter1		Package
Register Address: F17H, 3863	MSR_C17_PMON_BOX_STATUS	
Uncore C-Box 17 Perfmon Box Wide Status	+	Package
Register Address: F18H, 3864	MSR_C17_PMON_CTR0	
Uncore C-Box 17 Perfmon Counter 0		Package
Register Address: F19H, 3865	MSR_C17_PMON_CTR1	
Uncore C-Box 17 Perfmon Counter 1		Package
Register Address: F1AH, 3866	MSR_C17_PMON_CTR2	
Uncore C-Box 17 Perfmon Counter 2		Package
Register Address: F1BH, 3867	MSR_C17_PMON_CTR3	
Uncore C-Box 17 Perfmon Counter 3		Package

2.15 MSRS IN THE INTEL[®] CORE[™] M PROCESSORS AND THE 5TH GENERATION INTEL[®] CORE[™] PROCESSORS

The Intel[®] Core[™] M-5xxx processors, 5th generation Intel[®] Core[™] Processors, and the Intel[®] Xeon[®] Processor E3-1200 v4 family are based on Broadwell microarchitecture. The Intel[®] Core[™] M-5xxx processors and 5th generation Intel[®] Core[™] Processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH. The Intel[®] Xeon[®] Processor E3-1200 v4 family and 5th generation Intel[®] Core[™] Processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_47H. Processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH or 06_47H support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, Table 2-25, Table 2-29, Table 2-30, Table 2-34, and Table 2-35. For an MSR listed in Table 2-35 that also appears in the modelspecific tables of prior generations, Table 2-35 supersedes prior generation tables.

Table 2-34 lists MSRs that are common to processors based on the Broadwell microarchitectures (including CPUID Signature DisplayFamily_DisplayModel values of 06_3DH, 06_47H, 06_4FH, and 06_56H).

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2 and Section 20.6.2.2, "Glob	al Counter Control Facilities."	Thread
0	Ovf_PMC0	
1	Ovf_PMC1	
2	Ovf_PMC2	
3	Ovf_PMC3	
31:4	Reserved	
32	Ovf_FixedCtr0	
33	Ovf_FixedCtr1	
34	Ovf_FixedCtr2	
54:35	Reserved.	
55	Trace_ToPA_PMI	
	See Section 33.2.7.2, "Table of Physical Addresses (ToPA)."	
60:56	Reserved.	
61	Ovf_Uncore	
62	Ovf_BufDSSAVE	
63	CondChgd	
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2 and Section 20.6.2.2, "Glob	al Counter Control Facilities."	Thread
0	Set 1 to clear Ovf_PMCO.	
1	Set 1 to clear Ovf_PMC1.	
2	Set 1 to clear Ovf_PMC2.	
3	Set 1 to clear Ovf_PMC3.	
31:4	Reserved.	
32	Set 1 to clear Ovf_FixedCtr0.	
33	Set 1 to clear Ovf_FixedCtr1.	
34	Set 1 to clear Ovf_FixedCtr2	

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
54:35	Reserved.	
55	Set 1 to clear Trace_ToPA_PMI. See Section 33.2.7.2, "Table of Physical Addresses (ToPA)."	
60:56	Reserved.	
61	Set 1 to clear Ovf_Uncore.	
62	Set 1 to clear Ovf_BufDSSAVE.	
63	Set 1 to clear CondChgd.	
Register Address: 560H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base Register (R/W)		Thread
6:0	Reserved.	
MAXPHYADDR ¹ -1:7	Base physical address.	
63:MAXPHYADDR	Reserved.	
Register Address: 561H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	
Trace Output Mask Pointers Register (R.	/w)	Thread
6:0	Reserved.	
31:7	MaskOrTableOffset	
63:32	Output Offset.	
Register Address: 570H, 1392	IA32_RTIT_CTL	•
Trace Control Register (R/W)		Thread
0	TraceEn	
1	Reserved, must be zero.	
2	OS	
3	User	
6:4	Reserved, must be zero.	
7	CR3Filter	
8	ToPA Writing 0 will #GP if also setting TraceEn.	
9	Reserved, must be zero.	
10	TSCEn	
11	DisRETC	
12	Reserved, must be zero.	
13	Reserved; writing 0 will #GP if also setting TraceEn.	
63:14	Reserved, must be zero.	
Register Address: 571H, 1393	IA32_RTIT_STATUS	
Tracing Status Register (R/W)	-	Thread
0	Reserved, writes ignored.	
1	ContexEn, writes ignored.	
2	TriggerEn, writes ignored.	

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
3	Reserved	
4	Error (R/W)	
5	Stopped	
63:6	Reserved, must be zero.	
Register Address: 572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Match Register (R/W)	·	Thread
4:0	Reserved.	
63:5	CR3[63:5] value to match.	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Uncore Ratio Limit (R/W)	·	Package
	o fields represent the widest possible range of uncore frequencies. Writing to the minimum and the maximum frequency that hardware will select.	
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
7	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

NOTES:

1. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].

Table 2-35 lists MSRs that are specific to Intel Core M processors and 5th Generation Intel Core Processors.

Table 2-35. Additional MSRs Supported by Intel[®] Core[™] M Processors and 5th Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. See http://biosbits.org.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: C0/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s 0110b: C8	
	0111b: C9	
	1000b: C10	
9:4	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Enable Package C-State Auto-Demotion (R/W)	
30	Enable Package C-State Undemotion (R/W)	
63:31	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0, and	d R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 core active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
39:32	Maximum Ratio Limit for 5C	Package
	Maximum turbo ratio limit of 5core active.	

Table 2-35. Additional MSRs Supported by Intel® Core™ M Processors and 5th Generation Intel® Core™ Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
47:40	Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6core active.	Package
63:48	Reserved.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O) See Section 15.10.4, "PPO/PP1 RAPL Domains."		Package
	Table 2-25, Table 2-29, Table 2-30, and Table 2-34 for other MSR definitior ayFamily_DisplayModel value of 06_3DH.	ns applicable to

Table 2-35. Additional MSRs Supported by Intel[®] Core[™] M Processors and 5th Generation Intel[®] Core[™] Processors

MSRS IN THE INTEL® XEON® PROCESSOR E5 V4 FAMILY 2.16

The MSRs listed in Table 2-36 are available and common to the Intel[®] Xeon[®] Processor D Product Family (CPUID Signature DisplayFamily_DisplayModel value of 06_56H) and to the Intel Xeon processors E5 v4 and E7 v4 families (CPUID Signature DisplayFamily_DisplayModel value of 06_4FH). These processors are based on Broadwell microarchitecture.

See Section 2.16.1 for lists of tables of MSRs that are supported by the Intel[®] Xeon[®] Processor D Family.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Numb	er Enable Control (R/W)	Package
0	LockOut (R/WO) See Table 2-2.	
1	Enable_PPIN (R/W) See Table 2-2.	
63:2	Reserved	
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	
Protected Processor Inventory Numb	er (R/O)	Package
63:0	Protected Processor Inventory Number (R/O) See Table 2-2.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information Contains power management and oth	er model specific features enumeration. See http://biosbits.org.	Package
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O) See Table 2-26.	Package
22:16	Reserved.	

Table 2-36. Additional MSRs Common to the Intel[®] Xeon[®] Processor D and the Intel[®] Xeon[®] Processor F5 v4 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23	PPIN_CAP (R/O)	Package
	See Table 2-26.	
27:24	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	See Table 2-26.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	See Table 2-26.	
30	Programmable TJ OFFSET (R/O)	Package
	See Table 2-26.	
39:31	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	See Table 2-26.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Core
Note: C-state values are processor spe	cific C-state code names, unrelated to MWAIT extension C-state parameters or	
ACPI C-states. See http://biosbits.org.		
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the	
	least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-state support)	
	001b: C2	
	010b: C6 (non-retention)	
	011b: C6 (retention)	
	· · · ·	
9:3	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor	
	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available.	
10	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved.	
10 14:11	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W)	
9:3 10 14:11 15 16	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved.	
10 14:11 15	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved. CFG Lock (R/WO)	
10 14:11 15 16	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved. CFG Lock (R/WO) Automatic C-State Conversion Enable (R/W)	
10 14:11 15	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved. CFG Lock (R/WO) Automatic C-State Conversion Enable (R/W) If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6).	
10 14:11 15 16 24:17 25	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved. CFG Lock (R/WO) Automatic C-State Conversion Enable (R/W) If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6). Reserved.	
10 14:11 15 16 24:17 25 26	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved. CFG Lock (R/WO) Automatic C-State Conversion Enable (R/W) If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6). Reserved. C3 State Auto Demotion Enable (R/W) C1 State Auto Demotion Enable (R/W)	
10 14:11 15 16 24:17	011b: C6 (retention) 111b: No Package C state limits. All C states supported by the processor are available. Reserved. I/O MWAIT Redirection Enable (R/W) Reserved. CFG Lock (R/WO) Automatic C-State Conversion Enable (R/W) If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6). Reserved. C3 State Auto Demotion Enable (R/W)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)		Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
25	MCG_EM_P	
26	MCG_ELOG_P	
63:27	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO)		Thread
Reports SMM capability Enhancement. /	Accessible only while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1, indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.	
59	Long_Flow_Indication (SMM-RO)	
	If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.	
63:60	Reserved.	
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Соге
0	Thermal Status (R/O)	
	See Table 2-2.	
1	Thermal Status Log (R/WCO)	
	See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O)	
	See Table 2-2.	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
	See Table 2-2.	

Register Address: Hex, Decimal	Register Name (Former Register Na	ime)
Register Information / Bit Fields	Bit Description	Scope
4	Critical Temperature Status (R/O)	
	See Table 2-2.	
5	Critical Temperature Status Log (R/WCO)	
	See Table 2-2.	
6	Thermal Threshold #1 Status (R/O)	
	See Table 2-2.	
7	Thermal Threshold #1 Log (R/WCO)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
	See Table 2-2.	
9	Thermal Threshold #2 Log (R/WC0)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
12	Current Limit Status (R/O)	
	See Table 2-2.	
13	Current Limit Log (R/WCO)	
	See Table 2-2.	
14	Cross Domain Limit Status (R/O)	
	See Table 2-2.	
15	Cross Domain Limit Log (R/WCO)	
	See Table 2-2.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	1
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R/O)	
23.10	See Table 2-26.	
27:24		
C/.C4	TCC Activation Offset (R/W) See Table 2-26.	

Register Address: Hex, Decimal	Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:28	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0, a	and R/W if MSR_PLATFORM_INFO.[28] = 1.	Package
7:0	Maximum Ratio Limit for 1C	Package
15:8	Maximum Ratio Limit for 2C	Package
23:16	Maximum Ratio Limit for 3C	Package
31:24	Maximum Ratio Limit for 4C	Package
39:32	Maximum Ratio Limit for 5C	Package
47:40	Maximum Ratio Limit for 6C	Package
55:48	Maximum Ratio Limit for 7C	Package
63:56	Maximum Ratio Limit for 8C	Package
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0, a	and R/W if MSR_PLATFORM_INFO.[28] = 1.	Package
7:0	Maximum Ratio Limit for 9C	Package
15:8	Maximum Ratio Limit for 10C	Package
23:16	Maximum Ratio Limit for 11C	Package
31:24	Maximum Ratio Limit for 12C	Package
39:32	Maximum Ratio Limit for 13C	Package
47:40	Maximum Ratio Limit for 14C	Package
55:48	Maximum Ratio Limit for 15C	Package
63:56	Maximum Ratio Limit for 16C	Package
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces	(R/O)	Package
3:0	Power Units See Section 15.10.1, "RAPL Interfaces."	Package
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2 ^{ESU} ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units See Section 15.10.1, "RAPL Interfaces."	Package
63:20	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
DRAM RAPL Power Limit Control (R/W)		Package
See Section 15.10.5, "DRAM RAPL Doma	in."	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
Energy consumed by DRAM devices.		
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R/ See Section 15.10.5, "DRAM RAPL Doma	•	Package
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	•
DRAM RAPL Parameters (R/W)		Package
See Section 15.10.5, "DRAM RAPL Doma	in."	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Uncore Ratio Limit (R/W) Out of reset, the min, ratio and max, rati	o fields represent the widest possible range of uncore frequencies. Writing	Package
	I the minimum and the maximum frequency that hardware will select.	
63:15	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
7	Reserved.	
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
Reserved (R/O)		Package
Reads return 0.		
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proces	sor Cores (R/W)	Package
(Frequency refers to processor core frec	juency.)	
0	PROCHOT Status (RO)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
2	Power Budget Management Status (R0)	
	When set, frequency is reduced below the operating system request due to PBM limit.	

Register Address: Hex, Decimal	jister Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
3	Platform Configuration Services Status (R0)	
	When set, frequency is reduced below the operating system request due to PCS limit.	
4	Reserved.	
5	Autonomous Utilization-Based Frequency Control Status (R0)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Reserved.	
10	Multi-Core Turbo Status (RO)	
	When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits.	
12:11	Reserved.	
13	Core Frequency P1 Status (R0)	
	When set, frequency is reduced below max non-turbo P1.	
14	Core Max N-Core Turbo Frequency Limiting Status (R0)	
	When set, frequency is reduced below max n-core turbo frequency.	
15	Core Frequency Limiting Status (R0)	
	When set, frequency is reduced below the operating system request.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
18	Power Budget Management Log	
	When set, indicates that the PBM Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19	Platform Configuration Services Log	
	When set, indicates that the PCS Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
20	Reserved.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Multi-Core Turbo Log	
	When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28:27	Reserved.	
29	Core Frequency P1 Log	
	When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
30	Core Max N-Core Turbo Frequency Limiting Log	
	When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
31	Core Frequency Limiting Log	
	When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:32	Reserved.	
Register Address: 770H, 1904	IA32_PM_ENABLE	
See Section 15.4.2, "Enabling HWP."		Package
Register Address: 771H, 1905	IA32_HWP_CAPABILITIES	
See Section 15.4.3, "HWP Performance I	Range and Dynamic Capabilities."	Thread
Register Address: 774H, 1908	IA32_HWP_REQUEST	
See Section 15.4.4, "Managing HWP."		Thread
7:0	Minimum Performance (R/W)	
15:8	Maximum Performance (R/W)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23:16	Desired Performance (R/W)	
63:24	Reserved.	
Register Address: 777H, 1911	IA32_HWP_STATUS	
See Section 15.4.5, "HWP Feedback."		Thread
1:0	Reserved.	
2	Excursion to Minimum (R/O)	
63:3	Reserved.	
Register Address: C8DH, 3213	IA32_QM_EVTSEL	
Monitoring Event Select Register (R/W) If CPUID.(EAX=07H, ECX=0):EBX.RDT-M	[bit 12] = 1.	Thread
7:0	EventID (R/W)	
	Event encoding:	
	0x00: No monitoring.	
	0x01: L3 occupancy monitoring.	
	0x02: Total memory bandwidth monitoring.	
	0x03: Local memory bandwidth monitoring.	
	All other encoding reserved.	
31:8	Reserved.	
41:32	RMID (R/W)	
63:42	Reserved.	
Register Address: C8FH, 3215	IA32_PQR_ASSOC	1
Resource Association Register (R/W)		Thread
9:0	RMID	
31:10	Reserved.	
51:32	CLOS (R/W)	
63: 52	Reserved.	
Register Address: C90H, 3216	IA32_L3_QOS_MASK_0	
L3 Class Of Service Mask - CLOS 0 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 0 enforcement.	
63:20	Reserved.	
Register Address: C91H, 3217	IA32_L3_QOS_MASK_1	
L3 Class Of Service Mask - CLOS 1 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	AX[15:0] >=1.	_
0:19	CBM: Bit vector of available L3 ways for CLOS 1 enforcement.	
63:20	Reserved.	
Register Address: C92H, 3218	IA32_L3_QOS_MASK_2	•

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
L3 Class Of Service Mask - CLOS 2 (R/V	N)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_	MAX[15:0] >=2.	
0:19	CBM: Bit vector of available L3 ways for CLOS 2 enforcement.	
63:20	Reserved.	
Register Address: C93H, 3219	IA32_L3_QOS_MASK_3	
L3 Class Of Service Mask - CLOS 3 (R/V	N)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_	MAX[15:0] >=3.	
0:19	CBM: Bit vector of available L3 ways for CLOS 3 enforcement.	
63:20	Reserved.	
Register Address: C94H, 3220	IA32_L3_QOS_MASK_4	
L3 Class Of Service Mask - CLOS 4 (R/V		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_	MAX[15:0] >=4.	
0:19	CBM: Bit vector of available L3 ways for CLOS 4 enforcement.	
63:20	Reserved.	
Register Address: C95H, 3221	IA32_L3_QOS_MASK_5	
L3 Class Of Service Mask - CLOS 5 (R/V		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_	MAX[15:0] >=5.	
0:19	CBM: Bit vector of available L3 ways for CLOS 5 enforcement.	
63:20	Reserved.	
Register Address: C96H, 3222	IA32_L3_QOS_MASK_6	
L3 Class Of Service Mask - CLOS 6 (R/V		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_		
0:19	CBM: Bit vector of available L3 ways for CLOS 6 enforcement.	
63:20	Reserved.	
Register Address: C97H, 3223	IA32_L3_QOS_MASK_7	
L3 Class Of Service Mask - CLOS 7 (R/V	•	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_		
0:19	CBM: Bit vector of available L3 ways for CLOS 7 enforcement.	
63:20	Reserved.	
Register Address: C98H, 3224	IA32_L3_QOS_MASK_8	
L3 Class Of Service Mask - CLOS 8 (R/V If CPUID.(EAX=10H, ECX=1):EDX.COS_	,	Package
0:19	CBM: Bit vector of available L3 ways for CLOS 8 enforcement.	
63:20	Reserved.	
Register Address: C99H, 3225	IA32_L3_QOS_MASK_9	•
L3 Class Of Service Mask - CLOS 9 (R/L		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_		
0:19	CBM: Bit vector of available L3 ways for CLOS 9 enforcement.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:20	Reserved.	
Register Address: C9AH, 3226	IA32_L3_QOS_MASK_10	
L3 Class Of Service Mask - CLOS 10 (R/V		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_M		
0:19	CBM: Bit vector of available L3 ways for CLOS 10 enforcement.	
63:20	Reserved.	
Register Address: C9BH, 3227	IA32_L3_QOS_MASK_11	
L3 Class Of Service Mask - CLOS 11 (R/v If CPUID.(EAX=10H, ECX=1):EDX.COS_M	,	Package
0:19	CBM: Bit vector of available L3 ways for CLOS 11 enforcement.	
63:20	Reserved.	
Register Address: C9CH, 3228	IA32_L3_QOS_MASK_12	
L3 Class Of Service Mask - CLOS 12 (R/v If CPUID.(EAX=10H, ECX=1):EDX.COS_M.		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 12 enforcement.	
63:20	Reserved.	
Register Address: C9DH, 3229	IA32_L3_QOS_MASK_13	·
L3 Class Of Service Mask - CLOS 13 (R/v If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 13 enforcement.	
63:20	Reserved.	
Register Address: C9EH, 3230	IA32_L3_QOS_MASK_14	
L3 Class Of Service Mask - CLOS 14 (R/v If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 14 enforcement.	
63:20	Reserved.	
Register Address: C9FH, 3231	IA32_L3_QOS_MASK_15	·
L3 Class Of Service Mask - CLOS 15 (R/v If CPUID.(EAX=10H, ECX=1):EDX.COS_M	•	Package
0:19	CBM: Bit vector of available L3 ways for CLOS 15 enforcement.	
63:20	Reserved.	

2.16.1 Additional MSRs Supported in the Intel[®] Xeon[®] Processor D Product Family

The MSRs listed in Table 2-37 are available to Intel[®] Xeon[®] Processor D Product Family (CPUID Signature DisplayFamily_DisplayModel value of 06_56H). The Intel[®] Xeon[®] processor D product family is based on Broadwell microarchitecture and supports the MSR interfaces listed in Table 2-20, Table 2-29, Table 2-34, Table 2-36, and Table 2-37.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ACH, 428	MSR_TURBO_RATIO_LIMIT3	
Config Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
62:0	Reserved.	Package
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1.	
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.	-	Package
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MC6 reports MC errors from the in	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." ntegrated I/O module.	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the i	ntegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the i	ntegrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the i	ntegrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	nome agent HA 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	ome agent HA 0.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	ome agent HA 0.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	ome agent HA 0.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 445H, 1093	IA32_MC17_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	Package
Register Address: 446H, 1094	IA32_MC17_ADDR	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 447H, 1095	IA32_MC17_MISC	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	Package
Register Address: 448H, 1096	IA32_MC18_CTL	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	Package
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the t CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the t CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the t CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the t CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44FH, 1103	IA32_MC19_MISC	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	Package
See Table 2-20, Table 2-29, Table 2-34, and Table 2-36 for other MSR definitions applicable to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_56H.		JID Signature

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.16.2 Additional MSRs Supported in Intel[®] Xeon[®] Processors E5 v4 and E7 v4 Families

The MSRs listed in Table 2-37 are available to the Intel[®] Xeon[®] Processor E5 v4 and E7 v4 Families (CPUID Signature DisplayFamily_DisplayModel value of 06_4FH). The Intel[®] Xeon[®] processor E5 v4 family is based on Broadwell microarchitecture and supports the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-29, Table 2-34, Table 2-36, and Table 2-38.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ACH, 428	MSR_TURBO_RATIO_LIMIT3	
Config Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0, a	nd R/W if MSR_PLATFORM_INFO.[28] = 1.	
62:0	Reserved.	Package
63	Semaphore for Turbo Ratio Limit Configuration If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1, and MSR_TURBO_RATIO_LIMIT2.	Package
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.	•	Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.	•	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.	•	Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.	1	Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.	-	Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.	-	Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.	-	Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.	-	Package
Register Address: 294H, 660	IA32_MC20_CTL2	
See Table 2-2.	•	Package
Register Address: 295H, 661	IA32_MC21_CTL2	
See Table 2-2.		Package
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Ir	itel QPI 0 module.	
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Ir	ntel QPI O module.	
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.1, "IA32_MC i_ CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Ir	itel QPI O module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
	SRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs."	Package
Bank MC5 reports MC errors from the Ir	ntel QPI O module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the ir	itegrated I/O module.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the int	tegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the int	tegrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the int	tegrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	me agent HA 0.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	me agent HA 0.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	me agent HA 0.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	me agent HA 0.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	me agent HA 1.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	me agent HA 1.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	me agent HA 1.	
Register Address: 423H, 1059	IA32_MC8_MISC	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the ho	me agent HA 1.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 428H, 1064	IA32_MC10_CTL	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL M	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	

See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Register Address: 433H, 1075 IIA32_MCI_LINISC Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9	Register Address: Hex, Decimal	Register Name	
See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Register Address: 433H, 1075 IIA32_MCI_LINISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory	Register Information / Bit Fields	Bit Description	Scope
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Register Address: 432H, 1074	IA32_MC12_ADDR	
Register Address: 433H, 1075 IA32_MC12_MISC See Section 16.3.2.1, "NA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 434H, 1076 IA32_MC13_CTL See Section 16.3.2.1, "NA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 435H, 1077 IA32_MC13_STATUS See Section 16.3.2.1, "NA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 436H, 1070 IA32_MC13_DDR See Section 16.3.2.1, "NA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 437H, 1079 IA32_MC13_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through M	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 434H, 1076 IA32_MC13_CTL Package See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 th	Register Address: 433H, 1075	IA32_MC12_MISC	
Register Address: 434H, 1076 IA32_MC13_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC16 report MC errors from each channel of the integrated memory controllers. Register Address: 435H, 1077 IA32_MC13_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC16 report MC errors from each channel of the integrated memory controllers. Register Address: 436H, 1078 IA32_MC13_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC16 report MC errors from each channel of the integrated memory controllers. Register Address: 437H, 1079 IA32_MC13_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 throu	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package </td <td>Banks MC9 through MC 16 report MC err</td> <td>ors from each channel of the integrated memory controllers.</td> <td></td>	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 435H, 1077 IA32_MC13_STATUS See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated m	Register Address: 434H, 1076	IA32_MC13_CTL	
Register Address: 435H, 1077 IA32_MC13_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 436H, 1078 IA32_MC13_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 437H, 1079 IA32_MCI_3_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MCI4_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MCI4_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MCI4_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL_MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 436H, 1078 IA32_MC13_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 437H, 1079 IA32_MC13_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package <td< td=""><td>Banks MC9 through MC 16 report MC err</td><td>ors from each channel of the integrated memory controllers.</td><td></td></td<>	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 436H, 1078 IA32_MC13_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 437H, 1079 IA32_MC13_MISC Package See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 439H, 1081 IA32_MC14_STATUS Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Pack	Register Address: 435H, 1077	IA32_MC13_STATUS	
Register Address: 436H, 1078 IA32_MC13_ADDR See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 437H, 1079 IA32_MC13_MISC See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MC14_STATUS See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 43H, 1083 IA32_MC14_MDR See Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package <td>See Section 16.3.2.1, "IA32_MCi_CTL MS</td> <td>Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."</td> <td>Package</td>	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through M	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 437H, 1079 IA32_MC13_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Register Address: 436H, 1078	IA32_MC13_ADDR	
Register Address: 437H, 1079 IA32_MC13_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MC14_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MC14_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1082 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 43BH, 1083 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL MSR," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package <	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memo	Register Address: 437H, 1079	IA32_MC13_MISC	
Register Address: 438H, 1080 IA32_MC14_CTL See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 439H, 1081 IA32_MC14_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 43AH, 1082 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 439H, 1081 IA32_MCI_STATUS See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43AH, 1082 IA32_MCI_ADDR See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43BH, 1083 IA32_MC14_MISC Package See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from eac	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 439H, 1081 IA32_MC14_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43AH, 1082 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Register Address: 438H, 1080	IA32_MC14_CTL	
Register Address: 439H, 1081 IA32_MC14_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Register Address: 43AH, 1082 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43AH, 1082 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43BH, 1083 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. IA32_MC14_ADDR Register Address: 43AH, 1082 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43BH, 1083 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integra	Register Address: 439H, 1081	IA32_MC14_STATUS	
Register Address: 43AH, 1082 IA32_MC14_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43BH, 1083 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43BH, 1083 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors f	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. IA32_MC14_MISC Register Address: 43BH, 1083 IA32_MC14_MISC Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks	Register Address: 43AH, 1082	IA32_MC14_ADDR	
Register Address: 43BH, 1083 IA32_MC14_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package			Package
See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. IA32_MC15_CTL Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Register Address: 43BH, 1083	IA32_MC14_MISC	
Register Address: 43CH, 1084 IA32_MC15_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package Register Address: 43DH, 1085 IA32_MC15_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. IA32_MC15_STATUS Register Address: 43DH, 1085 IA32_MC15_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package	Register Address: 43CH, 1084	IA32_MC15_CTL	
Register Address: 43DH, 1085 IA32_MC15_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers. Package		-	Package
See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers.	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Banks MC9 through MC 16 report MC errors from each channel of the integrated memory controllers.	Register Address: 43DH, 1085	IA32_MC15_STATUS	
	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Register Address: 43EH, 1086 IA32_MC15_ADDR	Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
	Register Address: 43EH, 1086	IA32_MC15_ADDR	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	ors from each channel of the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	-
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MC i_ MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	; Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the f CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the 1 CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 449H, 1097	IA32_MC18_STATUS	

kegister Address: 44AH, 1098 IA32_MC18_ADDR ieee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package iank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Bo10, CBo13, CBo15, CBo16, CBo16, CBo17, CBo14, CB	Register Address: Hex, Decimal	Register Name	
Jank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo1, CBo4, CBo7, Package Register Address: 44AH, 1098 IA32_MC1B_ADDR Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bark MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bart MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bart MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bart MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package	Register Information / Bit Fields	Bit Description	Scope
Bo10, CBo13, CBo16. IA32_MC18_ADDR leegister Address: 44AH, 1098 IA32_MC18_ADDR lee Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package ank MC18 reports MC errors from the following pair of CBo/L3 Silces (if the pair is present): CBo1, CBo4, CBo7, Bo10, CBo13, CBo14, CBo17, Bo10, CBo13, CBo14, CBo17, CBo13, CBo13, CBo14, CBo17, CBo13, CBo14, CBo17, CBO14, CBO1	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
eee Section 16.3.2.1, "IA32_MCI_CTL MSRs" through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package ank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Bo10, CBo13, CBo16. Package legister Address: 44BH, 1099 IA32_MC18_MISC Package eee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package gank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Bo10, CBo13, CBo16. Package eee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package gank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package eee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package gank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package ees Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package gank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package ees Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package gank MC19 reports MC errors from the following pair of CBo/L3 S	Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Bank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Register Address: 44BH, 1099 IA32_MC18_MISC Package Bank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors f	Register Address: 44AH, 1098	IA32_MC18_ADDR	
Bo10, CB013, CB016. IA32_MC18_MISC leegister Address: 44BH, 1009 IA32_MC18_MISC iee Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MC1_MISC MSRs." Package ank MC18 reports MC errors from the following pair of CB0/L3 Slices (if the pair is present): CB01, CB04, CB07, B010, CB013, CB016, CB013, CB016, CB013, CB016, CB017, CB014, CB0	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Jank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Bo10, CBo13, CBo16. Package Weighter Address: 44CH, 1100 IA32_MC19_CTL Package wask MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Weighter Address: 44DH, 1101 IA32_MC19_STATUS Package wask MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Weighter Address: 44DH, 1101 IA32_MC19_STATUS Package wask MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package wask MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package wask MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package wask MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package wask MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package	Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Bank MC18 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, Package Register Address: 44CH, 1100 IA32_MC19_CTL Package ieee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package iees Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package iees Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ise Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Register Address: 44BH, 1099	IA32_MC18_MISC	
Bo10, CB013, CB016. IA32_MC19_CTL tegister Address: 44CH, 1100 IA32_MC19_CTL teee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs," Package Bank MC19 reports MC errors from the following pair of CB0/L3 Slices (if the pair is present): CB02, CB05, CB08, B011, CB014, CB017. Package tegister Address: 44DH, 1101 IA32_MC19_STATUS Package teges Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package tank MC19 reports MC errors from the following pair of CB0/L3 Slices (if the pair is present): CB02, CB05, CB08, B011, CB014, CB017. Package tege Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package abark MC19 reports MC errors from the following pair of CB0/L3 Slices (if the pair is present): CB02, CB05, CB08, B011, CB014, CB017. Package tege Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CB0/L3 Slices (if the pair is present): CB02, CB05, CB08, B011, CB014, CB017. Package tege Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the Intel QP1 module. Package Package tege Section 16.3.2.1, "IA32_MC1_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Register Address: 44DH, 1101 IA32_MC1_STATUS Package side Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Register Address: 44EH, 1102 IA32_MC19_ADDR Package see Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package see Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package see Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package see Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package see Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package see Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package see Section 16.3.2.1, "IA32	Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Balt, CBo11, CBo14, CBo17. IA32_MC19_STATUS Package ieee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Balt, CBo14, CBo17. IA32_MC19_ADDR Package ieee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC20 reports MC errors from the Intel QP1 module. Package Package Bank MC20 reports MC errors from the Intel QP1 module. Package Package Bank MC20 reports MC errors from t	Register Address: 44CH, 1100	IA32_MC19_CTL	
Bo11, CBo14, CBo17. IA32_MC19_STATUS tegister Address: 44DH, 1101 IA32_MC19_STATUS tege Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package tege Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package tegister Address: 44EH, 1102 IA32_MC19_ADDR Package tege Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package tege Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package tege Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package ank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo17. Package teges text Address: 450H, 1104 IA32_MC20_CTL Package teges text Address: 450H, 1104 IA32_MC20_STATUS Package teges text Address: 451H, 1105 IA32_MC20_STATUS Package tegister Address: 452H, 1106 IA32_MC20_AD	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
eee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, (Bo11, CBo14, CBo17. Package Vegister Address: 44EH, 1102 IA32_MC19_ADDR Package ieee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package iank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, (Bo11, CBo14, CBo17. Package ieee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package iank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, (Bo11, CBo14, CBo17. Package iank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, (Bo11, CBo14, CBo17. Package iank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, (Bo11, CBo14, CBo17. Package iese Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package iese Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package iese Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package iese Section 16.3.2.1, "IA32_MC	Bank MC19 reports MC errors from the f CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package	Register Address: 44DH, 1101	IA32_MC19_STATUS	
Bo11, CB014, CB017. IA32_MC19_ADDR Register Address: 44EH, 1102 IA32_MC19_ADDR Rese Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Register Address: 44FH, 1103 IA32_MC19_MISC Package Ree Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Register Address: 450H, 1104 IA32_MC20_CTL Package Register Address: 450H, 1104 IA32_MC20_STATUS Package Register Address: 451H, 1105 IA32_MC20_STATUS Package Rea Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Rea MC20 reports MC errors from the Intel QP1 1 module. Package Package Rea MC20 reports MC errors from the Intel QP1 1 module. Package Package Rea MC20 reports MC errors from the Intel QP1 1 module. Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
we see Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Begister Address: 44FH, 1103 IA32_MC19_MISC Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel Q	Bank MC19 reports MC errors from the f CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Image: CBo2, CBo5, CBo8, Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Bank MC19 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package Bank MC20 reports MC errors from the Intel QP1 module. Package	Register Address: 44EH, 1102	IA32_MC19_ADDR	
Bol11, CBo14, CBo17. IA32_MC19_MISC Register Address: 44FH, 1103 IA32_MC19_MISC Ree Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Bo11, CBo14, CBo17. Package Register Address: 450H, 1104 IA32_MC20_CTL Package Register Address: 450H, 1104 IA32_MC20_CTL Package Register Address: 450H, 1105 IA32_MC20_STATUS Package Register Address: 451H, 1105 IA32_MC20_STATUS Package Register Address: 452H, 1106 IA32_MC20_ADDR Package Register Address: 452H, 1106 IA32_MC20_ADDR Package Register Address: 453H, 1107 IA32_MC20_MISC Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Package Register Address: 450H, 1104 IA32_MC20_CTL Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 451H, 1105 IA32_MC20_STATUS Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Register Address: 451H, 1105 IA32_MC20_STATUS Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 452H, 1106 IA32_MC20_ADDR Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Geister Address: 453H, 1107 IA32_MC20_MISC Gee Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Geister Address: 453H, 1107 IA32_MC20_MISC Package Geister Address: 453H, 1107	Bank MC19 reports MC errors from the f CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Bank MC19 reports MC errors from the following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8, Image: CBo11, CBo14, CBo17. Register Address: 450H, 1104 IA32_MC20_CTL Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. IA32_MC20_STATUS Register Address: 451H, 1105 IA32_MC20_STATUS Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 451H, 1105 IA32_MC20_STATUS Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 452H, 1106 IA32_MC20_ADDR Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 453H, 1107 IA32_MC20_MISC Register Address: 453H, 1107 IA32_MC20_MISC Register Address: 453H, 1107 IA32_MC20_MISC Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package<	Register Address: 44FH, 1103	IA32_MC19_MISC	
Bab 11, CBo 14, CBo 17. IA32_MC20_CTL Register Address: 450H, 1104 IA32_MC20_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Register Address: 451H, 1105 IA32_MC20_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Register Address: 452H, 1106 IA32_MC20_ADDR Register Address: 452H, 1106 IA32_MC20_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Register Address: 452H, 1106 IA32_MC20_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Register Address: 453H, 1107 IA32_MC20_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QP1 1 module. Package Bank MC20 reports MC errors from the Intel QP1 1 module. <td>See Section 16.3.2.1, "IA32_MCi_CTL MS</td> <td>Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."</td> <td>Package</td>	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. IA32_MC20_STATUS Register Address: 451H, 1105 IA32_MC20_STATUS Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	Bank MC19 reports MC errors from the f CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Bank MC20 reports MC errors from the Intel QPI 1 module. IA32_MC20_STATUS Register Address: 451H, 1105 IA32_MC20_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 452H, 1106 IA32_MC20_ADDR Register Address: 452H, 1106 IA32_MC20_ADDR Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	Register Address: 450H, 1104	IA32_MC20_CTL	
Register Address: 451H, 1105 IA32_MC20_STATUS See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 452H, 1106 IA32_MC20_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. IA32_MC20_ADDR Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Genk MC20 reports MC errors from the Intel QPI 1 module. Package Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Genk MC20 reports MC errors from the Intel QPI 1 module. Package Gegister Address: 453H, 1107 IA32_MC20_MISC Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Gegister Address: 453H, 1107 IA32_MC20_MISC Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Genk MC20 reports MC errors from the Intel QPI 1 module. Package	Bank MC20 reports MC errors from the I	ntel QPI 1 module.	
Bank MC20 reports MC errors from the Intel QPI 1 module. IA32_MC20_ADDR Register Address: 452H, 1106 IA32_MC20_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 453H, 1107 IA32_MC20_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	Register Address: 451H, 1105	IA32_MC20_STATUS	
Register Address: 452H, 1106 IA32_MC20_ADDR See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Register Address: 453H, 1107 IA32_MC20_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Register Address: 453H, 1107 IA32_MC20_MISC Package See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package Register Address: 453H, 1107 IA32_MC20_MISC Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	Bank MC20 reports MC errors from the I	ntel QPI 1 module.	
Bank MC20 reports MC errors from the Intel QPI 1 module. IA32_MC20_MISC Register Address: 453H, 1107 IA32_MC20_MISC Gee Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	Register Address: 452H, 1106	IA32_MC20_ADDR	
Register Address: 453H, 1107 IA32_MC20_MISC See Section 16.3.2.1, "IA32_MCi_CTL MSRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module. Package	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
See Section 16.3.2.1, "IA32_MCI_CTL MSRs," through Section 16.3.2.4, "IA32_MCI_MISC MSRs." Package Bank MC20 reports MC errors from the Intel QPI 1 module.	Bank MC20 reports MC errors from the I	ntel QPI 1 module.	
Bank MC20 reports MC errors from the Intel QPI 1 module.	Register Address: 453H, 1107	IA32_MC20_MISC	
	See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
legister Address: 454H, 1108 IA32_MC21_CTL	Bank MC20 reports MC errors from the I	ntel QPI 1 module.	
	Register Address: 454H, 1108	IA32_MC21_CTL	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the li	ntel QPI 2 module.	
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the li	ntel QPI 2 module.	
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the li	ntel QPI 2 module.	
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the li	ntel QPI 2 module.	
Register Address: C81H, 3201	IA32_L3_QOS_CFG	
Cache Allocation Technology Configuration	on (R/W)	Package
0	CAT Enable. Set 1 to enable Cache Allocation Technology.	
63:1	Reserved.	
See Table 2-20, Table 2-21, Table 2-29, DisplayFamily_DisplayModel value of 06_	and Table 2-30 for other MSR definitions applicable to processors with a _45H.	CPUID Signature

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.17 MSRS IN THE 6TH—13TH GENERATION INTEL® CORE™ PROCESSORS, 1ST—5TH GENERATION INTEL® XEON® SCALABLE PROCESSOR FAMILIES, INTEL® CORE™ ULTRA 7 PROCESSORS, 8TH GENERATION INTEL® CORE™ I3 PROCESSORS, AND INTEL® XEON® E PROCESSORS

6th generation Intel[®] Core[™] processors are based on Skylake microarchitecture and have a CPUID Signature DisplayFamily_DisplayModel value of 06_4EH or 06_5EH.

The Intel[®] Xeon[®] Scalable Processor Family based on the Skylake microarchitecture, the 2nd generation Intel[®] Xeon[®] Scalable Processor Family based on the Cascade Lake product, and the 3rd generation Intel[®] Xeon[®] Scalable Processor Family based on the Cooper Lake product all have a CPUID Signature DisplayFamily_DisplayModel value of 06_55H.

7th generation Intel[®] CoreTM processors are based on the Kaby Lake microarchitecture, 8th generation and 9th generation Intel[®] CoreTM processors, and Intel[®] Xeon[®] E processors are based on Coffee Lake microarchitecture; these processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_8EH or 06_9EH.

8th generation Intel[®] Core[™] i3 processors are based on Cannon Lake microarchitecture and have a CPUID Signature DisplayFamily_DisplayModel value of 06_66H.

10th generation Intel[®] Core[™] processors are based on Comet Lake microarchitecture (with a CPUID Signature DisplayFamily_DisplayModel value of 06_A5H or 06_A6H) and Ice Lake microarchitecture (with a CPUID Signature DisplayFamily_DisplayModel value of 06_7DH or 06_7EH).

11th generation Intel[®] Core[™] processors are based on Tiger Lake microarchitecture and have a CPUID Signature DisplayFamily_DisplayModel value of 06_8CH or 06_8DH.

The 3rd generation Intel[®] Xeon[®] Scalable Processor Family is based on Ice Lake microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_6AH or 06_6CH.

12th generation Intel[®] Core[™] processors supporting the Alder Lake performance hybrid architecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_97H or 06_9AH.

13th generation Intel[®] Core[™] processors supporting the Raptor Lake performance hybrid architecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_BAH, 06_B7H, or 06_BFH.

The 4th generation Intel[®] Xeon[®] Scalable Processor Family is based on Sapphire Rapids microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_8FH.

The 5th generation Intel[®] Xeon[®] Scalable Processor Family is based on Emerald Rapids microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_CFH.

The Intel[®] Core[™] Ultra 7 processor is based on Meteor Lake hybrid architecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_AAH.

These processors support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-25, Table 2-29, Table 2-35, and Table 2-39¹. For an MSR listed in Table 2-39 that also appears in the model-specific tables of prior generations, Table 2-39 supersede prior generation tables.

Tables 2-40 through 2-52 list additional supported MSR interfaces for specific processors; see each table for additional details.

The notation of "Platform" in the Scope column (with respect to MSR_PLATFORM_ENERGY_COUNTER and MSR_PLATFORM_POWER_LIMIT) is limited to the power-delivery domain and the specifics of the power delivery integration may vary by platform vendor's implementation.

Table 2-39. Additional MSRs Supported by the 6th—13th Generation Intel® Core™ Processors, 1st—5th Generation Intel® Xeon® Scalable Processor Families, Intel® Core™ Ultra 7 Processors, 8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (R See Table 2-2.	·√W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	
MTRR Capability (R/O, Architectural) See Table 2-2		Thread
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Core
0	Thermal Status (R/O) See Table 2-2.	
1	Thermal Status Log (R/WCO) See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O) See Table 2-2.	

 MSRs at the following addresses are not supported in the 12th generation Intel Core processor E-core: 3F7H. MSRs at the following addresses are not supported in the 12th generation Intel Core processor E-core or P-core: 652H, 653H, 655H, 656H, DB0H, DB1H, DB2H, and D90H.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	s Bit Description	Scope
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
	See Table 2-2.	
4	Critical Temperature Status (R/O)	
	See Table 2-2.	
5	Critical Temperature Status Log (R/WCO)	
	See Table 2-2.	
6	Thermal threshold #1 Status (R/O)	
	See Table 2-2.	
7	Thermal threshold #1 Log (R/WC0)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
	See Table 2-2.	
9	Thermal Threshold #2 Log (R/WC0)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
12	Current Limit Status (R/O)	
	See Table 2-2.	
13	Current Limit Log (R/WCO)	
	See Table 2-2.	
14	Cross Domain Limit Status (R/O)	
	See Table 2-2.	
15	Cross Domain Limit Log (R/WCO)	
	See Table 2-2.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 core active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
63:32	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)		Thread
	to the MSR containing the most recent branch record.	
Register Address: 1FCH, 508	MSR_POWER_CTL	•
Power Control Register		Соге
See http://biosbits.org.		
0	Reserved.	
1	C1E Enable (R/W)	Package
	When set to '1', will enable the CPU to switch to the Minimum Enhanced	5
	Intel SpeedStep Technology operating point when all execution cores enter	
	MWAIT (C1).	
18:2	Reserved.	
19	Disable Energy Efficiency Optimization (R/W)	
	Setting this bit disables the P-States energy efficiency optimization. Default value is 0. Disable/enable the energy efficiency optimization in P-	
	State legacy mode (when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an	
	effect only in the turbo range or into PERF_MIN_CTL value if it is not zero	
	set. In HWP mode (IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect between the OS desired or OS maximize to the OS minimize performance	
	setting.	
20	Disable Race to Halt Optimization (R/W)	
	Setting this bit disables the Race to Halt optimization and avoids this	
	optimization limitation to execute below the most efficient frequency ratio.	
	Default value is 0 for processors that support Race to Halt optimization.	
63:21	Reserved.	
Register Address: 300H, 768	MSR_SGXOWNEREPOCHO	
Lower 64 Bit CR_SGXOWNEREPOCH (W)		Package
Writes do not update CR_SGXOWNEREP	DCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	
63:0	Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 301H, 769	MSR_SGXOWNEREPOCH1	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Upper 64 Bit CR_SGXOWNEREPOCH (W)	Package
Writes do not update CR_SGXOWNERE	POCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	
63:0	Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2 and Section 20.2.4, "Arcl	nitectural Performance Monitoring Version 4."	
0	Ovf_PMC0	Thread
1	Ovf_PMC1	Thread
2	Ovf_PMC2	Thread
3	Ovf_PMC3	Thread
4	Ovf_PMC4 (if CPUID.OAH:EAX[15:8] > 4)	Thread
5	Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5)	Thread
6	Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6)	Thread
7	Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)	Thread
31:8	Reserved.	
32	Ovf_FixedCtr0	Thread
33	Ovf_FixedCtr1	Thread
34	Ovf_FixedCtr2	Thread
54:35	Reserved	
55	Trace_ToPA_PMI	Thread
57:56	Reserved.	
58	LBR_Frz	Thread
59	CTR_Frz	Thread
60	ASCI	Thread
61	Ovf_Uncore	Thread
62	Ovf_BufDSSAVE	Thread
63	CondChgd	Thread
Register Address: 390H, 912	IA32_PERF_GLOBAL_STATUS_RESET	
See Table 2-2 and Section 20.2.4, "Arcl	nitectural Performance Monitoring Version 4."	
0	Set 1 to clear Ovf_PMCO.	Thread
1	Set 1 to clear Ovf_PMC1.	Thread
2	Set 1 to clear Ovf_PMC2.	Thread
3	Set 1 to clear Ovf_PMC3.	Thread
4	Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4).	Thread
5	Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5).	Thread
6	Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6).	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
7	Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7).	Thread
31:8	Reserved.	
32	Set 1 to clear Ovf_FixedCtr0.	Thread
33	Set 1 to clear Ovf_FixedCtr1.	Thread
34	Set 1 to clear Ovf_FixedCtr2.	Thread
54:35	Reserved.	
55	Set 1 to clear Trace_ToPA_PMI.	Thread
57:56	Reserved.	
58	Set 1 to clear LBR_Frz.	Thread
59	Set 1 to clear CTR_Frz.	Thread
60	Set 1 to clear ASCI.	Thread
61	Set 1 to clear Ovf_Uncore.	Thread
62	Set 1 to clear Ovf_BufDSSAVE.	Thread
63	Set 1 to clear CondChgd.	Thread
Register Address: 391H, 913	IA32_PERF_GLOBAL_STATUS_SET	
See Table 2-2 and Section 20.2.4, "Ar	chitectural Performance Monitoring Version 4."	
0	Set 1 to cause Ovf_PMC0 = 1.	Thread
1	Set 1 to cause Ovf_PMC1 = 1.	Thread
2	Set 1 to cause Ovf_PMC2 = 1.	Thread
3	Set 1 to cause Ovf_PMC3 = 1.	Thread
4	Set 1 to cause Ovf_PMC4=1 (if CPUID.0AH:EAX[15:8] > 4).	Thread
5	Set 1 to cause Ovf_PMC5=1 (if CPUID.0AH:EAX[15:8] > 5).	Thread
6	Set 1 to cause Ovf_PMC6=1 (if CPUID.0AH:EAX[15:8] > 6).	Thread
7	Set 1 to cause Ovf_PMC7=1 (if CPUID.0AH:EAX[15:8] > 7).	Thread
31:8	Reserved.	
32	Set 1 to cause Ovf_FixedCtr0 = 1.	Thread
33	Set 1 to cause Ovf_FixedCtr1 = 1.	Thread
34	Set 1 to cause Ovf_FixedCtr2 = 1.	Thread
54:35	Reserved.	
55	Set 1 to cause Trace_ToPA_PMI = 1.	Thread
57:56	Reserved.	
58	Set 1 to cause LBR_Frz = 1.	Thread
59	Set 1 to cause CTR_Frz = 1.	Thread
60	Set 1 to cause ASCI = 1.	Thread
61	Set 1 to cause Ovf_Uncore.	Thread
62	Set 1 to cause Ovf_BufDSSAVE.	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63	Reserved.	
Register Address: 392H, 914	IA32_PERF_GLOBAL_INUSE	
See Table 2-2.		Thread
Register Address: 3F7H, 1015	MSR_PEBS_FRONTEND	
FrontEnd Precise Event Condition Selec	t (R/W)	Thread
2:0	Event Code Select	
3	Reserved	
4	Event Code Select High	
7:5	Reserved.	
19:8	IDQ_Bubble_Length Specifier	
22:20	IDQ_Bubble_Width Specifier	
63:23	Reserved.	
Register Address: 500H, 1280	IA32_SGX_SVN_STATUS	
Status and SVN Threshold of SGX Supp	ort for ACM (R/O)	Thread
0	Lock	
	See Section 39.11.3, "Interactions with Authenticated Code Modules (ACMs)."	
15:1	Reserved.	
23:16	SGX_SVN_SINIT	
	See Section 39.11.3, "Interactions with Authenticated Code Modules (ACMs)."	
63:24	Reserved.	
Register Address: 560H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base Register (R/W) See Table 2-2.		Thread
Register Address: 561H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	
Trace Output Mask Pointers Register (R See Table 2-2.	/w)	Thread
Register Address: 570H, 1392	IA32_RTIT_CTL	
Trace Control Register (R/W)		Thread
0	TraceEn	
1	CYCEn	
2	OS	
3	User	
6:4	Reserved, must be zero.	
7	CR3Filter	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
8	ТоРА	
	Writing 0 will #GP if also setting TraceEn.	
9	MTCEn	
10	TSCEn	
11	DisRETC	
12	Reserved, must be zero.	
13	BranchEn	
17:14	MTCFreq	
18	Reserved, must be zero.	
22:19	CycThresh	
23	Reserved, must be zero.	
27:24	PSBFreq	
31:28	Reserved, must be zero.	
35:32	ADDR0_CFG	
39:36	ADDR1_CFG	
63:40	Reserved, must be zero.	
Register Address: 571H, 1393	IA32_RTIT_STATUS	
Tracing Status Register (R/W)		Thread
0	FilterEn, writes ignored.	
1	ContexEn, writes ignored.	
2	TriggerEn, writes ignored.	
3	Reserved	
4	Error (R/W)	
5	Stopped	
31:6	Reserved, must be zero.	
48:32	PacketByteCnt	
63:49	Reserved, must be zero.	
Register Address: 572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Match Register (R/W)		Thread
4:0	Reserved	
63:5	CR3[63:5] value to match	
Register Address: 580H, 1408	IA32_RTIT_ADDRO_A	
Region 0 Start Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 581H, 1409	IA32_RTIT_ADDRO_B	
Region 0 End Address (R/W)		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:0	See Table 2-2.	
Register Address: 582H, 1410	IA32_RTIT_ADDR1_A	•
Region 1 Start Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 583H, 1411	IA32_RTIT_ADDR1_B	•
Region 1 End Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O) See Section 15.10.4, "PPO/PP1 RAPL Do	bmains."	Package
Register Address: 64DH, 1613	MSR_PLATFORM_ENERGY_COUNTER	
Platform Energy Counter (R/O) This MSR is valid only if both platform v will read 0 if not valid.	endor hardware implementation and BIOS enablement support it. This MSR	Platform
31:0	Total energy consumed by all devices in the platform that receive power from integrated power delivery mechanism, included platform devices are processor cores, SOC, memory, add-on or peripheral devices that get powered directly from the platform power delivery means. The energy units are specified in the MSR_RAPL_POWER_UNIT.Enery_Status_Unit.	
63:32	Reserved.	
Register Address: 64EH, 1614	MSR_PPERF	
Productive Performance Count (R/O)	•	Thread
63:0	Hardware's view of workload scalability. See Section 15.4.5.1.	
Register Address: 64FH, 1615	MSR_CORE_PERF_LIMIT_REASONS	
	Indicator of Frequency Clipping in Processor Cores (R/W)	Package
	(Frequency refers to processor core frequency.)	
0	PROCHOT Status (R0)	
	When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
4	Residency State Regulation Status (R0)	
	When set, frequency is reduced below the operating system request due to residency state regulation limit.	
5	Running Average Thermal Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL).	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
6	VR Therm Alert Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR).	
7	VR Therm Design Current Status (RO)	
	When set, frequency is reduced below the operating system request due to VR thermal design current limit.	
8	Other Status (RO)	
	When set, frequency is reduced below the operating system request due to electrical or other constraints.	
9	Reserved.	
10	Package/Platform-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1.	
11	Package/Platform-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3.	
12	Max Turbo Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to multi-core turbo limits.	
13	Turbo Transition Attenuation Status (R0)	
	When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.	
15:14	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	
20	Residency State Regulation Log	
	When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
21	Running Average Thermal Limit Log	
	When set, indicates that the RATL Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	VR Thermal Design Current Log	
	When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
24	Other Log	
	When set, indicates that the Other Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Package/Platform-Level PL1 Power Limiting Log	
	When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Package/Platform-Level PL2 Power Limiting Log	
	When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 652H, 1618	MSR_PKG_HDC_CONFIG	
HDC Configuration (R/W)		Package
2:0	PKG_Cx_Monitor	
	Configures Package Cx state threshold for MSR_PKG_HDC_DEEP_RESIDENCY.	
63: 3	Reserved.	
Register Address: 653H, 1619	MSR_CORE_HDC_RESIDENCY	
Core HDC Idle Residency (R/O)		Соге
63:0	Core_Cx_Duty_Cycle_Cnt	
Register Address: 655H, 1621	MSR_PKG_HDC_SHALLOW_RESIDENCY	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Accumulate the cycles the package was i	n C2 state and at least one logical processor was in forced idle (R/O)	Package
63:0	Pkg_C2_Duty_Cycle_Cnt	
Register Address: 656H, 1622	MSR_PKG_HDC_DEEP_RESIDENCY	
Package Cx HDC Idle Residency (R/O)		Package
63:0	Pkg_Cx_Duty_Cycle_Cnt	
Register Address: 658H, 1624	MSR_WEIGHTED_CORE_CO	
Core-count Weighted CO Residency (R/O)		Package
63:0	Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in CO. If N cores are simultaneously in CO, then each cycle the counter increments by N.	
Register Address: 659H, 1625	MSR_ANY_CORE_CO	
Any Core CO Residency (R/O)		Package
63:0	Increment at the same rate as the TSC. The increment each cycle is one if any processor core in the package is in CO.	
Register Address: 65AH, 1626	MSR_ANY_GFXE_C0	
Any Graphics Engine CO Residency (R/O)		Package
63:0	Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device's compute engines are in CO.	
Register Address: 65BH, 1627	MSR_CORE_GFXE_OVERLAP_C0	
Core and Graphics Engine Overlapped CO	Residency (R/O)	Package
63:0	Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in CO and at least one processor core in the package is also in CO.	
Register Address: 65CH, 1628	MSR_PLATFORM_POWER_LIMIT	
power consumption is specified via Platfo power consumption limit is specified via	umption of the platform devices to the specified values. The Long Duration rm_Power_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration the Platform_Power_Limit_2 with duration chosen by the processor. al-weighted algorithm in the placement of the time windows.	Platform
14:0	Platform Power Limit #1	
	Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field.	
	The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.	
15	Enable Platform Power Limit #1	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #1 over the time window specified by Power Limit #1 Time Window.	

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Scope	
16	Platform Clamping Limitation #1		
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #1 value.		
	This bit is writeable only when CPUID (EAX=6):EAX[4] is set.		
23:17	Time Window for Platform Power Limit #1		
	Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation:		
	Time Window = (float) $((1+(X/4))*(2^Y))$, where:		
	X = POWER_LIMIT_1_TIME[23:22]		
	Y = POWER_LIMIT_1_TIME[21:17]		
	The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].		
	The default value is ODH, and the unit is specified in MSR_RAPL_POWER_UNIT[Time Unit].		
31:24	Reserved.		
46:32	Platform Power Limit #2		
	Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor.		
	The recommended default value is 1.25 times the Long Duration Power Limit (i.e., Platform Power Limit # 1).		
47	Enable Platform Power Limit #2		
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.		
48	Platform Clamping Limitation #2		
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.		
62:49	Reserved.		
63	Lock. Setting this bit will lock all other bits of this MSR until system RESET.		
Register Address: 690H, 1680	MSR_LASTBRANCH_16_FROM_IP		
Last Branch Record 16 From IP (R/W)		Thread	
()	registers on the last branch record stack. This part of the stack contains Iso:		
 Last Branch Record Stack TOS at 1CS Section 18.12.)H.		
Register Address: 691H, 1681	MSR_LASTBRANCH_17_FROM_IP		
Last Branch Record 17 From IP (R/W)		Thread	
See description of MSR_LASTBRANCH_(D_FROM_IP.		
Register Address: 692H, 1682	MSR_LASTBRANCH_18_FROM_IP		

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 18 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 693H, 1683	MSR_LASTBRANCH_19_FROM_IP	
Last Branch Record 19From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 694H, 1684	MSR_LASTBRANCH_20_FROM_IP	
Last Branch Record 20 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 695H, 1685	MSR_LASTBRANCH_21_FROM_IP	
Last Branch Record 21 From IP (R/W)	•	Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 696H, 1686	MSR_LASTBRANCH_22_FROM_IP	
Last Branch Record 22 From IP (R/W)	•	Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 697H, 1687	MSR_LASTBRANCH_23_FROM_IP	
Last Branch Record 23 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 698H, 1688	MSR_LASTBRANCH_24_FROM_IP	
Last Branch Record 24 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 699H, 1689	MSR_LASTBRANCH_25_FROM_IP	
Last Branch Record 25 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 69AH, 1690	MSR_LASTBRANCH_26_FROM_IP	
Last Branch Record 26 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C		
Register Address: 69BH, 1691	MSR_LASTBRANCH_27_FROM_IP	
Last Branch Record 27 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C		
Register Address: 69CH, 1692	MSR_LASTBRANCH_28_FROM_IP	Γ
Last Branch Record 28 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C		
Register Address: 69DH, 1693	MSR_LASTBRANCH_29_FROM_IP	
Last Branch Record 29 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C		
Register Address: 69EH, 1694	MSR_LASTBRANCH_30_FROM_IP	
Last Branch Record 30 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 69FH, 1695	MSR_LASTBRANCH_31_FROM_IP	•
Last Branch Record 31 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_FROM_IP.	
Register Address: 6B0H, 1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in the P	rocessor Graphics (R/W)	Package
(Frequency refers to processor graphics	s frequency.)	
0	PROCHOT Status (R0)	
	When set, frequency is reduced due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced due to a thermal event.	
4:2	Reserved.	
5	Running Average Thermal Limit Status (R0)	
	When set, frequency is reduced due to running average thermal limit.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR Thermal Design Current Status (RO)	
	When set, frequency is reduced due to VR TDC limit.	
8	Other Status (RO)	
	When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	Package/Platform-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced due to package/platform-level power limiting PL1.	
11	Package/Platform-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.	
12	Inefficient Operation Status (RO)	
	When set, processor graphics frequency is operating below target frequency.	
15:13	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	

Register Address: Hex, Decimal	gister Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description		
21	Running Average Thermal Limit Log		
	When set, indicates that the RATL Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
22	VR Therm Alert Log		
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
23	VR Thermal Design Current Log		
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
24	Other Log		
	When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
25	Reserved.		
26	Package/Platform-Level PL1 Power Limiting Log		
	When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
27	Package/Platform-Level PL2 Power Limiting Log		
	When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
28	Inefficient Operation Log		
	When set, indicates that the Inefficient Operation Status bit has asserted since the log bit was last cleared.		
	This log bit will remain set until cleared by software writing 0.		
63:29	Reserved.		
Register Address: 6B1H, 1713	MSR_RING_PERF_LIMIT_REASONS		
Indicator of Frequency Clipping in the R	ing Interconnect (R/W)	Package	
(Frequency refers to ring interconnect i	n the uncore.)		
0	PROCHOT Status (R0)		
	When set, frequency is reduced due to assertion of external PROCHOT.		
1	Thermal Status (R0)		
	When set, frequency is reduced due to a thermal event.		
4:2	Reserved.		
5	Running Average Thermal Limit Status (R0)		
	When set, frequency is reduced due to running average thermal limit.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR Thermal Design Current Status (R0)	
	When set, frequency is reduced due to VR TDC limit.	
8	Other Status (RO)	
	When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	Package/Platform-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced due to package/Platform-level power limiting PL1.	
11	Package/Platform-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced due to package/Platform-level power limiting PL2/PL3.	
15:12	Reserved	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	
21	Running Average Thermal Limit Log	
	When set, indicates that the RATL Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	VR Thermal Design Current Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
24	Other Log	
	When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
26	Package/Platform-Level PL1 Power Limiting Log	
	When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Package/Platform-Level PL2 Power Limiting Log	
	When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:28	Reserved.	
Register Address: 6D0H, 1744	MSR_LASTBRANCH_16_T0_IP	
Last Branch Record 16 To IP (R/W)		Thread
One of 32 triplets of last branch record re pointers to the destination instruction. Se Last Branch Record Stack TOS at 1C9H Section 18.12.		
Register Address: 6D1H, 1745	MSR_LASTBRANCH_17_TO_IP	•
Last Branch Record 17 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D2H, 1746	MSR_LASTBRANCH_18_TO_IP	
Last Branch Record 18 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D3H, 1747	MSR_LASTBRANCH_19_TO_IP	
Last Branch Record 19To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D4H, 1748	MSR_LASTBRANCH_20_T0_IP	
Last Branch Record 20 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D5H, 1749	MSR_LASTBRANCH_21_TO_IP	
Last Branch Record 21 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D6H, 1750	MSR_LASTBRANCH_22_TO_IP	
Last Branch Record 22 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D7H, 1751	MSR_LASTBRANCH_23_TO_IP	
Last Branch Record 23 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D8H, 1752	MSR_LASTBRANCH_24_TO_IP	
Last Branch Record 24 To IP (R/W)		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 6D9H, 1753	MSR_LASTBRANCH_25_TO_IP	
Last Branch Record 25 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_T0_IP.	
Register Address: 6DAH, 1754	MSR_LASTBRANCH_26_T0_IP	
Last Branch Record 26 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6DBH, 1755	MSR_LASTBRANCH_27_T0_IP	
Last Branch Record 27 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6DCH, 1756	MSR_LASTBRANCH_28_T0_IP	
Last Branch Record 28 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6DDH, 1757	MSR_LASTBRANCH_29_T0_IP	
Last Branch Record 29 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6DEH, 1758	MSR_LASTBRANCH_30_T0_IP	
Last Branch Record 30 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6DFH, 1759	MSR_LASTBRANCH_31_T0_IP	
Last Branch Record 31 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 770H, 1904	IA32_PM_ENABLE	
See Section 15.4.2, "Enabling HWP."		Package
Register Address: 771H, 1905	IA32_HWP_CAPABILITIES	
See Section 15.4.3, "HWP Performance F	Range and Dynamic Capabilities."	Thread
Register Address: 772H, 1906	IA32_HWP_REQUEST_PKG	
See Section 15.4.4, "Managing HWP."		Package
Register Address: 773H, 1907	IA32_HWP_INTERRUPT	
See Section 15.4.6, "HWP Notifications."		Thread
Register Address: 774H, 1908	IA32_HWP_REQUEST	
See Section 15.4.4, "Managing HWP."		Thread
7:0	Minimum Performance (R/W)	
15:8	Maximum Performance (R/W)	
23:16	Desired Performance (R/W)	
31:24	Energy/Performance Preference (R/W)	
41:32	Activity Window (R/W)	
	,	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:43	Reserved.	
Register Address: 777H, 1911	IA32_HWP_STATUS	•
See Section 15.4.5, "HWP Feedback."		Thread
Register Address: D90H, 3472	IA32_BNDCFGS	•
See Table 2-2.		Thread
Register Address: DAOH, 3488	IA32_XSS	•
See Table 2-2.	l	Thread
Register Address: DB0H, 3504	IA32_PKG_HDC_CTL	
See Section 15.5.2, "Package level Enabl	ing HDC."	Package
Register Address: DB1H, 3505	IA32_PM_CTL1	-
See Section 15.5.3, "Logical-Processor Le	evel HDC Control."	Thread
Register Address: DB2H, 3506	IA32_THREAD_STALL	
See Section 15.5.4.1, "IA32_THREAD_ST		Thread
Register Address: DCOH, 3520	MSR LBR INFO 0	
Last Branch Record 0 Additional Informa	tion (R/W)	Thread
One of 32 triplet of last branch record re TSX-related and elapsed cycle informatio Last Branch Record Stack TOS at 1C9 Section 18.9.1, "LBR Stack."		
Register Address: DC1H, 3521	MSR_LBR_INFO_1	
Last Branch Record 1 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC2H, 3522	MSR_LBR_INFO_2	•
Last Branch Record 2 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC3H, 3523	MSR_LBR_INFO_3	
Last Branch Record 3 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC4H, 3524	MSR_LBR_INFO_4	
Last Branch Record 4 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC5H, 3525	MSR_LBR_INFO_5	
Last Branch Record 5 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC6H, 3526	MSR_LBR_INFO_6	
Last Branch Record 6 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC7H, 3527	MSR_LBR_INFO_7	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 7 Additional Informa	ition (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC8H, 3528	MSR_LBR_INFO_8	
Last Branch Record 8 Additional Informa	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC9H, 3529	MSR_LBR_INFO_9	
Last Branch Record 9 Additional Informa	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCAH, 3530	MSR_LBR_INFO_10	
Last Branch Record 10 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCBH, 3531	MSR_LBR_INFO_11	
Last Branch Record 11 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCCH, 3532	MSR_LBR_INFO_12	
Last Branch Record 12 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCDH, 3533	MSR_LBR_INFO_13	
Last Branch Record 13 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCEH, 3534	MSR_LBR_INFO_14	
Last Branch Record 14 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCFH, 3535	MSR_LBR_INFO_15	
Last Branch Record 15 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD0H, 3536	MSR_LBR_INFO_16	
Last Branch Record 16 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD1H, 3537	MSR_LBR_INFO_17	
Last Branch Record 17 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD2H, 3538	MSR_LBR_INFO_18	
Last Branch Record 18 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD3H, 3539	MSR_LBR_INFO_19	
Last Branch Record 19 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: DD4H, 3540	MSR_LBR_INFO_20	
Last Branch Record 20 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD5H, 3541	MSR_LBR_INFO_21	
Last Branch Record 21 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD6H, 3542	MSR_LBR_INFO_22	
Last Branch Record 22 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD7H, 3543	MSR_LBR_INFO_23	
Last Branch Record 23 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD8H, 3544	MSR_LBR_INFO_24	
Last Branch Record 24 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD9H, 3545	MSR_LBR_INFO_25	
Last Branch Record 25 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDAH, 3546	MSR_LBR_INFO_26	
Last Branch Record 26 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDBH, 3547	MSR_LBR_INFO_27	
Last Branch Record 27 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDCH, 3548	MSR_LBR_INFO_28	
Last Branch Record 28 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDDH, 3549	MSR_LBR_INFO_29	
Last Branch Record 29 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDEH, 3550	MSR_LBR_INFO_30	
Last Branch Record 30 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.	1	
Register Address: DDFH, 3551	MSR_LBR_INFO_31	
Last Branch Record 31 Additional Inform	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		

Table 2-40 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_4EH, 06_5EH, 06_8EH, 06_9EH, or 06_66H.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 394H, 916	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)		Package
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved.	
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
43:0	Current count.	
63:44	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information	(R/O)	Package
3:0	Specifies the number of C-Box units with programmable counters (including processor cores and processor graphics).	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter O		Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter 1		Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter 0 Event Select	MSR	Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb Unit, Counter 1 Event Select	MSR	Package
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select	MSR	Package
Register Address: 701H, 1793	MSR_UNC_CBO_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select	MSR	Package
Register Address: 706H, 1798	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 707H, 1799	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 710H, 1808	MSR_UNC_CBO_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select	MSR	Package
Register Address: 711H, 1809	MSR_UNC_CBO_1_PERFEVTSEL1	

Table 2-40. Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel[®] Core[™] Processors, and 8th generation Intel[®] Core[™] i3 Processors

Table 2-40. Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ Processors, and 8th generation Intel® Core™ i3 Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 1, Counter 1 Event Select	MSR	Package
Register Address: 716H, 1814	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 717H, 1815	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1		Package
Register Address: 720H, 1824	MSR_UNC_CBO_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select	MSR	Package
Register Address: 721H, 1825	MSR_UNC_CBO_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select	MSR	Package
Register Address: 726H, 1830	MSR_UNC_CBO_2_PERFCTR0	·
Uncore C-Box 2, Performance Counter 0		Package
Register Address: 727H, 1831	MSR_UNC_CBO_2_PERFCTR1	·
Uncore C-Box 2, Performance Counter 1	+	Package
Register Address: 730H, 1840	MSR_UNC_CBO_3_PERFEVTSEL0	
Uncore C-Box 3, Counter 0 Event Select	MSR	Package
Register Address: 731H, 1841	MSR_UNC_CBO_3_PERFEVTSEL1	
Uncore C-Box 3, Counter 1 Event Select	MSR	Package
Register Address: 736H, 1846	MSR_UNC_CBO_3_PERFCTR0	·
Uncore C-Box 3, Performance Counter 0	+	Package
Register Address: 737H, 1847	MSR_UNC_CBO_3_PERFCTR1	
Uncore C-Box 3, Performance Counter 1		Package
Register Address: E01H, 3585	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control		Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: E02H, 3586	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Table 2-40. Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel[®] Core[™] Processors, and 8th generation Intel[®] Core[™] i3 Processors

2.17.1 MSRs Introduced in 7th Generation and 8th Generation Intel[®] Core[™] Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture

Table 2-41 lists additional MSRs for 7th generation and 8th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_8EH or 06_9EH. For an MSR listed in Table 2-41 that also appears in the model-specific tables of prior generations, Table 2-41 supersedes prior generation tables.

Table 2-41. Additional MSRs Supported by the 7th Generation and 8th Generation Intel[®] Core[™] Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 80H, 128	MSR_TRACE_HUB_STH_ACPIBAR_BASE	
NPK Address Used by AET Messages (R/	N)	Package
0	Lock Bit If set, this MSR cannot be re-written anymore. Lock bit has to be set in order for the AET packets to be directed to NPK MMIO.	
17:1	Reserved.	
63:18	ACPIBAR_BASE_ADDRESS AET target address in NPK MMIO space.	
Register Address: 1F4H, 500	MSR_PRMRR_PHYS_BASE	
Processor Reserved Memory Range Regi	ster - Physical Base Control Register (R/W)	Соге
2:0	MemType PRMRR BASE MemType.	
11:3	Reserved.	
45:12	Base PRMRR Base Address.	
63:46	Reserved.	
Register Address: 1F5H, 501	MSR_PRMRR_PHYS_MASK	
Processor Reserved Memory Range Regi	ster - Physical Mask Control Register (R/W)	Соге
9:0	Reserved.	
10	Lock Lock bit for the PRMRR.	
11	VLD Enable bit for the PRMRR.	
45:12	Mask PRMRR MASK bits.	

Table 2-41. Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Basedon Kaby Lake Microarchitecture and Coffee Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:46	Reserved.	
Register Address: 1FBH, 507	MSR_PRMRR_VALID_CONFIG	
Valid PRMRR Configurations (R/W)	-	Соге
0	1M supported MEE size.	
4:1	Reserved.	
5	32M supported MEE size.	
6	64M supported MEE size.	
7	128M supported MEE size.	
31:8	Reserved.	
Register Address: 2F4H, 756	MSR_UNCORE_PRMRR_PHYS_BASE ¹	
	e processor reserved memory from unauthorized reads and writes. Any IO jister controls the location of the PRMRR range by indicating its starting PRMRR mask register.	Package
11:0	Reserved.	
PAWIDTH-1:12	Range Base This field corresponds to bits PAWIDTH-1:12 of the base address memory range which is allocated to PRMRR memory.	
63:PAWIDTH	Reserved.	
Register Address: 2F5H, 757	MSR_UNCORE_PRMRR_PHYS_MASK ¹	·
(R/W) This register controls the size of the PR register value.	RMRR range by indicating which address bits must match the PRMRR base.	Package
9:0	Reserved.	
10	Lock Setting this bit locks all writeable settings in this register, including itself.	
11	Range_En Indicates whether the PRMRR range is enabled and valid.	
38:12	Range_Mask This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.	
63:39	Reserved.	
Register Address: 620H, 1568	MSR_RING_RATIO_LIMIT	
Ring Ratio Limit (R/W) This register provides Min/Max Ratio Lin	mits for the LLC and Ring.	Package
6:0	MAX_Ratio This field is used to limit the max ratio of the LLC/Ring.	

Table 2-41. Additional MSRs Supported by the 7th Generation and 8th Generation Intel[®] Core[™] Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
14:8	MIN_Ratio Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	

NOTES:

1. This MSR is specific to 7th generation and 8th generation Intel[®] Core[™] processors.

2.17.2 MSRs Specific to 8th Generation Intel[®] Core[™] i3 Processors

Table 2-42 lists additional MSRs for 8th generation Intel Core i3 processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_66H. For an MSR listed in Table 2-42 that also appears in the model-specific tables of prior generations, Table 2-42 supersede prior generation tables.

Table 2-42. Additional MSRs Supported by the 8th Generation Intel® Core™ i3 ProcessorsBased on Cannon Lake Microarchitecture

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (R/W)		Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
17	SGX Launch Control Enable (R/WL)	
	This bit must be set to enable runtime reconfiguration of SGX Launch	
	Control via IA32_SGXLEPUBKEYHASHn MSR.	
	Available only if CPUID.(EAX=07H, ECX=0H): ECX[30] = 1.	
18	SGX Global Functions Enable (R/WL)	
63:21	Reserved.	
Register Address: 350H, 848	MSR_BR_DETECT_CTRL	
Branch Monitoring Global Control (R/W)		
0	EnMonitoring	
	Global enable for branch monitoring.	
1	EnExcept	
	Enable branch monitoring event signaling on threshold trip.	
	The branch monitoring event handler is signaled via the existing PMI signaling mechanism as programmed from the corresponding local APIC LVT entry.	

Register Address: Hex, Decimal	nal Register Name	
Register Information / Bit Fields	gister Information / Bit Fields Bit Description	
2	EnLBRFrz	
	Enable LBR freeze on threshold trip. This will cause the LBR frozen bit 58 to be set in IA32_PERF_GLOBAL_STATUS when a triggering condition occurs and this bit is enabled.	
3	DisableInGuest	
	When set to '1', branch monitoring, event triggering and LBR freeze actions are disabled when operating at VMX non-root operation.	
7:4	Reserved.	
17:8	WindowSize	
	Window size defined by WindowCntSel. Values 0 – 1023 are supported.	
	Once the Window counter reaches the WindowSize count both the Window Counter and all Branch Monitoring Counters are cleared.	
23:18	Reserved.	
25:24	WindowCntSel	
	Window event count select:	
	'00 = Instructions retired.	
	'01 = Branch instructions retired	
	'10 = Return instructions retired.	
	'11 = Indirect branch instructions retired.	
26	CntAndMode	
	When set to '1', the overall branch monitoring event triggering condition is true only if all enabled counters' threshold conditions are true.	
	When '0', the threshold tripping condition is true if any enabled counters' threshold is true.	
63:27	Reserved.	
Register Address: 351H, 849	MSR_BR_DETECT_STATUS	
Branch Monitoring Global Status (R/W)		
0	Branch Monitoring Event Signaled	
	When set to '1', Branch Monitoring event signaling is blocked until this bit is cleared by software.	
1	LBRsValid	
	This status bit is set to '1' if the LBR state is considered valid for sampling by branch monitoring software.	
7:2	Reserved.	
8	CntrHitO	
	Branch monitoring counter #0 threshold hit. This status bit is sticky and once set requires clearing by software. Counter operation continues independent of the state of the bit.	
9	CntrHit1	
	Branch monitoring counter #1 threshold hit. This status bit is sticky and once set requires clearing by software. Counter operation continues independent of the state of the bit.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel® Core™ i3 Processors Based on Cannon Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	er Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
15:10	Reserved.	
	Reserved for additional branch monitoring counters threshold hit status.	
25:16	CountWindow	
	The current value of the window counter. The count value is frozen on a valid branch monitoring triggering condition. This is a 10-bit unsigned value.	
31:26	Reserved.	
	Reserved for future extension of CountWindow.	
39:32	Count0	
	The current value of counter 0 updated after each occurrence of the event being counted. The count value is frozen on a valid branch monitoring triggering condition (in which case CntrHit0 will also be set). This is an 8-bit signed value (2's complement).	
	Heuristic events which only increment will saturate and freeze at maximum value 0xFF (256).	
	RET-CALL event counter saturate at maximum value $0x7F(+127)$ and minimum value $0x80(-128)$.	
47:40	Count1	
	The current value of counter 1 updated after each occurrence of the event being counted. The count value is frozen on a valid branch monitoring triggering condition (in which case CntrHit1 will also be set). This is an 8-bit signed value (2's complement).	
	Heuristic events which only increment will saturate and freeze at maximum value 0xFF (256).	
	RET-CALL event counter saturate at maximum value $0x7F(+127)$ and minimum value $0x80(-128)$.	
63:48	Reserved.	
Register Address: 354H—355H, 852—853	MSR_BR_DETECT_COUNTER_CONFIG_i	
Branch Monitoring Detect Counter Configur	ation (R/W)	
0	CntrEn	
	Enable counter.	
7:1	CntrEvSel	
	Event select (other values #GP)	
	′0000000 = RETs.	
	'0000001 = RET-CALL bias.	
	'0000010 = RET mispredicts.	
	'0000011 = Branch (all) mispredicts.	
	'0000100 = Indirect branch mispredicts.	
	'0000101 = Far branch instructions.	
14:8	CntrThreshold	
	Threshold (an unsigned value of 0 to 127 supported). The value 0 of counter threshold will result in event signaled after every instruction. #GP if threshold is < 2.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel® Core™ i3 Processors Based on Cannon Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
15	MispredEventCnt	
	Mispredict events counting behavior:	
	'0 = Mispredict events are counted in a window.	
	'1 = Mispredict events are counted based on a consecutive occurrence. CntrThreshold is treated as # of consecutive mispredicts. This control bit only applies to events specified by CntrEvSel that involve a prediction (0000010, 0000011, 0000100). Setting this bit for other events is ignored.	
63:16	Reserved.	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Package C3 Residency Counter (R/O)		Package
63:0	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.	
Register Address: 620H, 1568	MSR_RING_RATIO_LIMIT	
Ring Ratio Limit (R/W)		Package
This register provides Min/Max Ratio Limits		
6:0	MAX_Ratio	
	This field is used to limit the max ratio of the LLC/Ring.	
7	Reserved.	
14:8	MIN_Ratio Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	
Register Address: 660H, 1632	MSR_CORE_C1_RESIDENCY	
Core C1 Residency Counter (R/O)		Соге
63:0	Value since last reset for the Core C1 residency. Counter rate is the Max Non-Turbo frequency (same as TSC). This counter counts in case both of the core's threads are in an idle state and at least one of the core's thread residency is in a C1 state or in one of its sub states. The counter is updated only after a core C state exit. Note: Always reads 0 if core C1 is unsupported. A value of zero indicates that this processor does not support core C1 or never entered core C1 level state.	
Register Address: 662H, 1634	MSR_CORE_C3_RESIDENCY	
Core C3 Residency Counter (R/O)		Соге
63:0	Will always return 0.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel[®] Core[™] i3 Processors Based on Cannon Lake Microarchitecture (Contd.)

Table 2-43 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_66H.

Register Address: Hex, Decimal	Register Name	1
Register Information / Bit Fields	Bit Description	Scope
Register Address: 394H, 916	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)		Package
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved	
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
47:0	Current count.	
63:48	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (F	2/0)	Package
3:0	Report the number of C-Box units with performance counters, including processor cores and processor graphics.	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter 0		Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter 1		Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter 0 Event Select M	SR	Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb unit, Counter 1 Event Select M	SR	Package
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select M	SR	Package
Register Address: 701H, 1793	MSR_UNC_CB0_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select M	SR	Package
Register Address: 702H, 1794	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 703H, 1795	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 708H, 1800	MSR_UNC_CB0_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select M	SR	Package
Register Address: 709H, 1801	MSR_UNC_CBO_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select M	SR	Package
Register Address: 70AH, 1802	MSR_UNC_CBO_1_PERFCTR0	

Table 2-43. Uncore PMU MSRs Supported by Intel® Core™ Processors Based on Cannon Lake Microarchitecture

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope Uncore C-Box 1, Performance Counter 0 Package Register Address: 70BH, 1803 MSR UNC CBO 1 PERFCTR1 Uncore C-Box 1, Performance Counter 1 Package Register Address: 710H, 1808 MSR UNC CBO 2 PERFEVTSELO Uncore C-Box 2, Counter 0 Event Select MSR Package MSR UNC CBO 2 PERFEVTSEL1 Register Address: 711H, 1809 Uncore C-Box 2, Counter 1 Event Select MSR Package Register Address: 712H, 1810 MSR UNC CBO 2 PERFCTRO Uncore C-Box 2, Performance Counter 0 Package Register Address: 713H, 1811 MSR_UNC_CBO_2_PERFCTR1 Uncore C-Box 2, Performance Counter 1 Package Register Address: 718H, 1816 MSR_UNC_CBO_3_PERFEVTSEL0 Uncore C-Box 3, Counter 0 Event Select MSR Package Register Address: 719H, 1817 MSR UNC CBO 3 PERFEVTSEL1 Uncore C-Box 3, Counter 1 Event Select MSR Package MSR UNC CBO 3 PERFCTRO Register Address: 71AH, 1818 Uncore C-Box 3, Performance Counter 0 Package Register Address: 71BH, 1819 MSR UNC CBO 3 PERFCTR1 Uncore C-Box 3, Performance Counter 1 Package MSR_UNC_CBO_4_PERFEVTSEL0 Register Address: 720H, 1824 Uncore C-Box 4, Counter 0 Event Select MSR Package Register Address: 721H, 1825 MSR UNC CBO 4 PERFEVTSEL1 Uncore C-Box 4, Counter 1 Event Select MSR Package Register Address: 722H, 1826 MSR UNC CBO 4 PERFCTRO Uncore C-Box 4, Performance Counter 0 Package Register Address: 723H, 1827 MSR UNC CBO 4 PERFCTR1 Uncore C-Box 4, Performance Counter 1 Package Register Address: 728H, 1832 MSR UNC CBO 5 PERFEVTSELO Uncore C-Box 5, Counter 0 Event Select MSR Package Register Address: 729H, 1833 MSR_UNC_CB0_5_PERFEVTSEL1 Uncore C-Box 5, Counter 1 Event Select MSR Package Register Address: 72AH, 1834 MSR_UNC_CBO_5_PERFCTR0 Uncore C-Box 5, Performance Counter 0 Package MSR_UNC_CB0_5_PERFCTR1 Register Address: 72BH, 1835 Uncore C-Box 5, Performance Counter 1 Package Register Address: 730H, 1840 MSR_UNC_CBO_6_PERFEVTSEL0 Uncore C-Box 6, Counter 0 Event Select MSR Package

Table 2-43. Uncore PMU MSRs Supported by Intel® Core™ Processors Based on Cannon Lake Microarchitecture

Register Address: Hex, Decimal	Register Name	-
Register Information / Bit Fields	Bit Description	Scope
Register Address: 731H, 1841	MSR_UNC_CBO_6_PERFEVTSEL1	
Uncore C-Box 6, Counter 1 Event Select	MSR	Package
Register Address: 732H, 1842	MSR_UNC_CBO_6_PERFCTR0	
Uncore C-Box 6, Performance Counter 0		Package
Register Address: 733H, 1843	MSR_UNC_CBO_6_PERFCTR1	
Uncore C-Box 6, Performance Counter 1		Package
Register Address: 738H, 1848	MSR_UNC_CB0_7_PERFEVTSEL0	
Uncore C-Box 7, Counter 0 Event Select	MSR	Package
Register Address: 739H, 1849	MSR_UNC_CB0_7_PERFEVTSEL1	
Uncore C-Box 7, Counter 1 Event Select	MSR	Package
Register Address: 73AH, 1850	MSR_UNC_CBO_7_PERFCTR0	
Uncore C-Box 7, Performance Counter 0		Package
Register Address: 73BH, 1851	MSR_UNC_CBO_7_PERFCTR1	
Uncore C-Box 7, Performance Counter 1		Package
Register Address: E01H, 3585	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control		Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: E02H, 3586	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Table 2-43. Uncore PMU MSRs Supported by Intel[®] Core[™] Processors Based on Cannon Lake Microarchitecture

2.17.3 MSRs Introduced in 10th Generation Intel® Core[™] Processors

Table 2-44 lists additional MSRs for 10th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_7DH or 06_7EH. For an MSR listed in Table 2-44 that also appears in the model-specific tables of prior generations, Table 2-44 supersede prior generation tables.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register	·	Соге
28:0	Reserved.	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
30	Reserved.	
31	Reserved.	
Register Address: 48H, 72	IA32_SPEC_CTRL	
See Table 2-2.		Соге
Register Address: 49H, 73	IA32_PREDICT_CMD	·
See Table 2-2.		Thread
Register Address: 8CH, 140	IA32_SGXLEPUBKEYHASH0	
See Table 2-2.		Thread
Register Address: 8DH, 141	IA32_SGXLEPUBKEYHASH1	
See Table 2-2.		Thread
Register Address: 8EH, 142	IA32_SGXLEPUBKEYHASH2	
See Table 2-2.	_	Thread
Register Address: 8FH, 143	IA32_SGXLEPUBKEYHASH3	
See Table 2-2.	_	Thread
Register Address: A0H, 160	MSR_BIOS_MCU_ERRORCODE	
BIOS MCU ERRORCODE (R/O)		Package
	d to configure PRM memory and gives a hint to debug BIOS.	1 denege
15:0	Error Codes (R/O)	Package
30:16	Reserved.	
31	MCU Partial Success (R/O)	Thread
	When set to 1, WRMSR 0x79 skipped part of the functionality during BIOS.	
Register Address: A5H, 165	MSR_FIT_BIOS_ERROR	·
FIT BIOS ERROR (R/W)		Thread
	e processor failed to parse the Firmware Table in BIOS.	
Can also be used to log BIOS information	l	
7:0	Error Codes (R/W)	
	Error codes for debug.	
15:8	Entry Type (R/W)	
	Failed FIT entry type.	
16	FIT MCU Entry (R/W)	
	FIT contains MCU entry.	

Table 2-44. MSRs Supported by the 10th Generation Intel[®] Core[™] Processors (Ice Lake Microarchitecture)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
62:17	Reserved.	
63	LOCK (R/W)	
	When set to 1, writes to this MSR will be skipped.	
Register Address: 10BH, 267	IA32_FLUSH_CMD	
See Table 2-2.	·	Thread
Register Address: 151H, 337	MSR_BIOS_DONE	
BIOS Done (R/WO)	·	Thread
0	BIOS Done Indication (R/WO)	Thread
	Set by BIOS when it finishes programming the processor and wants to lock the memory configuration from changes by software that is running on this thread.	
	Writes to the bit will be ignored if EAX[0] is 0.	
1	Package BIOS Done Indication (R/O)	Package
	When set to 1, all threads in the package have bit 0 of this MSR set.	
31:2	Reserved.	
Register Address: 1F1H, 497	MSR_CRASHLOG_CONTROL	
Write Data to a Crash Log Configuration		Thread
0	CDDIS: CrashDump_Disable If set, indicates that Crash Dump is disabled.	
63:1	Reserved.	
Register Address: 2A0H, 672	MSR_PRMRR_BASE_0	
Processor Reserved Memory Range Regis	ter - Physical Base Control Register (R/W)	Соге
2:0	MEMTYPE: PRMRR BASE Memory Type.	
3	CONFIGURED: PRMRR BASE Configured.	
11:4	Reserved.	
51:12	BASE: PRMRR Base Address.	
63:52	Reserved.	
Register Address: 30CH, 780	IA32_FIXED_CTR3	
Fixed-Function Performance Counter Reg	ister 3 (R/W)	Thread
Bit definitions are the same as found in IA	32_FIXED_CTR0, offset 309H. See Table 2-2.	
Register Address: 329H, 809	MSR_PERF_METRICS	
Performance Metrics (R/W)	•	Thread
Reports metrics directly. Software can chousing IA32_PERF_CAPABILITIES.PERF_ME	eck (and/or expose to its guests) the availability of PERF_METRICS feature TRICS_AVAILABLE (bit 15).	
7:0	Retiring. Percent of utilized slots by uops that eventually retire (commit).	
15:8	Bad Speculation. Percent of wasted slots due to incorrect speculation, covering utilized by uops that do not retire, or recovery bubbles (unutilized slots).	
23:16	Frontend Bound. Percent of unutilized slots where front-end did not deliver a uop while back-end is ready.	

Table 2-44. MSRs Supported by the 10th Generation Intel® Core™ Processors (Ice Lake Microarchitecture) (Contd.)

Table 2-44. MSRs Supported by the 10th Generation Intel[®] Core[™] Processors (Ice Lake Microarchitecture) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:24	Backend Bound. Percent of unutilized slots where a uop was not delivered to back-end due to lack of back-end resources.	
63:32	Reserved.	
Register Address: 3F2H, 1010	MSR_PEBS_DATA_CFG	
PEBS Data Configuration (R/W)		Thread
	ct data groups of interest and thus reduce the record size in memory and S record's size and layout vary based on the selected groups. The MSR also branch data records.	
0	Memory Info.	
	Setting this bit will capture memory information such as the linear address, data source and latency of the memory access in the PEBS record.	
1	GPRs.	
	Setting this bit will capture the contents of the General Purpose registers in the PEBS record.	
2	XMMs.	
	Setting this bit will capture the contents of the XMM registers in the PEBS record.	
3	LBRs.	
	Setting this bit will capture LBR TO, FROM, and INFO in the PEBS record.	
23:4	Reserved.	
31:24	LBR Entries.	
	Set the field to the desired number of entries - 1. For example, if the LBR_entries field is 0, a single entry will be included in the record. To include 32 LBR entries, set the LBR_entries field to 31 (0x1F). To ensure all PEBS records are 16-byte aligned, software can use LBR_entries that is multiple of 3.	
Register Address: 541H, 1345	MSR_CORE_UARCH_CTL	
Core Microarchitecture Control MSR (R/W	/)	Соге
0	L1 Scrubbing Enable	
	When set to 1, enable L1 scrubbing.	
31:1	Reserved.	
Register Address: 657H, 1623	MSR_FAST_UNCORE_MSRS_CTL	
Fast WRMSR/RDMSR Control MSR (R/W)		Thread
3:0	FAST_ACCESS_ENABLE:	
	Bit 0: When set to '1', provides a hint for the hardware to enable fast access mode for the IA32_HWP_REQUEST MSR.	
	This bit is sticky and is cleaned by the hardware only during reset time.	
	This bit is valid only if FAST_UNCORE_MSRS_CAPABILITY[0] is set. Setting this bit will cause CPUID[6].EAX[18] to be set.	
31:4	Reserved.	
Register Address: 65EH, 1630	MSR_FAST_UNCORE_MSRS_STATUS	
Indication of Uncore MSRs, Post Write Ad	tivates	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
0	Indicates whether the CPU is still in the middle of writing IA32_HWP_REQUEST MSR, even after the WRMSR instruction has retired.	
	A value of 1 indicates the last write of IA32_HWP_REQUEST is still ongoing.	
	A value of 0 indicates the last write of IA32_HWP_REQUEST is visible outside the logical processor.	
	Software can use the status of this bit to avoid overwriting IA32_HWP_REQUEST.	
31:1	Reserved.	
Register Address: 65FH, 1631	MSR_FAST_UNCORE_MSRS_CAPABILITY	
Fast WRMSR/RDMSR Enumeration MSR (R	/0)	Thread
3:0	MSRS_CAPABILITY:	
	Bit 0: If set to '1', hardware supports the fast access mode for the IA32_HWP_REQUEST MSR.	
31:4	Reserved.	
Register Address: 772H, 1906	IA32_HWP_REQUEST_PKG	
See Table 2-2.		Package
Register Address: 775H, 1909	IA32_PECI_HWP_REQUEST_INFO	
See Table 2-2.		Thread
Register Address: 777H, 1911	IA32_HWP_STATUS	
See Table 2-2.		Thread

Table 2-44. MSRs Supported by the 10th Generation Intel® Core™ Processors (Ice Lake Microarchitecture) (Contd.)

2.17.4 MSRs Introduced in the 11th Generation Intel[®] Core[™] Processors based on Tiger Lake Microarchitecture

Table 2-45 lists additional MSRs for 11th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_8CH or 06_8DH. The MSRs listed in Table 2-44 are also supported by these processors. For an MSR listed in Table 2-45 that also appears in the model-specific tables of prior generations, Table 2-45 supersedes prior generation tables.

Table 2-45. Additional MSRs Supported by the 11th Generation Intel[®] Core[™] Processors Based on Tiger Lake Microarchitecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: A0H, 160	MSR_BIOS_MCU_ERRORCODE	
BIOS MCU ERRORCODE (R/O)		Package
15:0	Error Codes	
31:16	Reserved.	
Register Address: A7H, 167	MSR_BIOS_DEBUG	
BIOS DEBUG (R/O)		Thread
This MSR indicates if WRMSR 79H failed to configure PRM memory and gives a hint to debug BIOS.		
30:0	Reserved.	

Table 2-45. Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake
Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31	MCU Partial Success When set to 1, WRMSR 79H skipped part of the functionality during BIOS.	
63:32	Reserved.	
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	
IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration	on function for model specific behavior	Package
1:0	Reserved.	
2	FUSA_SUPPORTED	
3		
5	RSM_IN_CPL0_ONLY When set to 1, the RSM instruction is only allowed in CPL0 (#GP triggered in any CPL != 0). When set to 0, then any CPL may execute the RSM instruction.	
4	Reserved.	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
-	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL (MSR address 33H).	
31:6	Reserved.	
Register Address: 492H, 1170	IA32_VMX_PROCBASED_CTLS3	
allows bit X of the tertiary processor-based V	of the third set of processor-based controls. Specifically, VM entry M-execution controls to be 1 if and only if bit X of the MSR is set to 1. ils if control X and the "activate tertiary controls" primary processor-	Core
0	LOADIWKEY This control determines whether executions of LOADIWKEY cause VM exits.	
63:1	Reserved.	
Register Address: 601H, 1537	MSR_VR_CURRENT_CONFIG	
Power Limit 4 (PL4) Package-level maximum power limit (in Watts)	. It is a proactive, instantaneous limit.	Package
12:0	PL4 Value PL4 value in 0.125 A increments. This field is locked by VR_CURRENT_CONFIG[LOCK]. When the LOCK bit is set to 1b, this field becomes Read Only.	
30:13	Reserved.	
31	Lock Indication (LOCK) This bit will lock the CURRENT_LIMIT settings in this register and will also lock this setting. This means that once set to 1b, the CURRENT_LIMIT setting and this bit become Read Only until the next Warm Reset.	

Table 2-45. Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
62:32	Not in use.	
63	Reserved.	
Register Address: 6A0H, 1696	IA32_U_CET	
Configure User Mode CET (R/W)		
See Table 2-2.		
Register Address: 6A2H, 1698	IA32_S_CET	
Configure Supervisor Mode CET (R/W) See Table 2-2.		
Register Address: 6A4H, 1700	IA32_PL0_SSP	
Linear address to be loaded into SSP on trans See Table 2-2.	ition to privilege level 0. (R/W)	
Register Address: 6A5H, 1701	IA32_PL1_SSP	
Linear address to be loaded into SSP on trans See Table 2-2.	ition to privilege level 1. (R/W)	
Register Address: 6A6H, 1702	IA32_PL2_SSP	
Linear address to be loaded into SSP on trans	ition to privilege level 2. (R/W)	
See Table 2-2.		
Register Address: 6A7H, 1703	IA32_PL3_SSP	
Linear address to be loaded into SSP on trans See Table 2-2.	ition to privilege level 3. (R/W)	
Register Address: 6A8H, 1704	IA32_INTERRUPT_SSP_TABLE_ADDR	
Linear address of a table of seven shadow stands not 0) from the interrupt gate descriptor. (R/N See Table 2-2.	ick pointers that are selected in IA-32e mode using the IST index (when N)	
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
See Table 2-2.		
Register Address: 982H, 2434	IA32_TME_ACTIVATE	ł
See Table 2-2.		
Register Address: 983H, 2435	IA32_TME_EXCLUDE_MASK	ł
See Table 2-2.		
Register Address: 984H, 2436	IA32_TME_EXCLUDE_BASE	•
See Table 2-2.		
Register Address: 990H, 2448	IA32_COPY_STATUS ¹	
See Table 2-2.		Thread
Register Address: 991H, 2449	IA32_IWKEYBACKUP_STATUS ¹	
See Table 2-2.		Platform
Register Address: C82H, 3202	IA32_L2_QOS_CFG	

Table 2-45. Additional MSRs Supported by the 11th Generation Intel[®] Core[™] Processors Based on Tiger Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
IA32_CR_L2_QOS_CFG		Core
This MSR provides software an enumeration o implementation.	f the parameters that L2 QoS (Intel RDT) support in any particular	
0	CDP_ENABLE	
	When set to 1, it will enable the code and data prioritization for the L2 CAT/Intel RDT feature.	
	When set to 0, code and data prioritization is disabled for L2 CAT/Intel RDT. See Chapter 18, "Debug, Branch Profile, TSC, and Intel® Resource Director Technology (Intel® RDT) Features," for further details on CDP.	
31:1	Reserved.	
Register Address: D10H—D17H, 3220—3351	IA32_L2_QOS_MASK_[0-7]	
IA32_CR_L2_QOS_MASK_[0-7]		Package
Controls MLC (L2) Intel RDT allocation. For more Intel® Resource Director Technology (Intel® RD	e details on CAT/RDT, see Chapter 18, "Debug, Branch Profile, TSC, and T) Features."	
19:0	WAYS_MASK	
	Setting a 1 in this bit X allows threads with CLOS $$ (where N is [0-7]) to allocate to way X in the MLC. Ones are only allowed to be written to ways that physically exist in the MLC.	
	written to ways that physically exist in the MLC (CPUID.4.2:EBX[31:22] will indicate this).	
31:20	(CPUID.4.2:EBX[31:22] will indicate this). Writing a 1 to a value beyond the highest way or a non-contiguous	
31:20 Register Address: D91H, 3473	(CPUID.4.2:EBX[31:22] will indicate this). Writing a 1 to a value beyond the highest way or a non-contiguous set of 1s will cause a #GP on the WRMSR to this MSR.	
Register Address: D91H, 3473	(CPUID.4.2:EBX[31:22] will indicate this). Writing a 1 to a value beyond the highest way or a non-contiguous set of 1s will cause a #GP on the WRMSR to this MSR. Reserved.	Thread
	(CPUID.4.2:EBX[31:22] will indicate this). Writing a 1 to a value beyond the highest way or a non-contiguous set of 1s will cause a #GP on the WRMSR to this MSR. Reserved.	Thread

NOTES:

1. Further details on Key Locker and usage of this MSR can be found here:

https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html.

2.17.5 MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting Performance Hybrid Architecture

Table 2-46 lists additional MSRs for 12th and 13th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH. Table 2-47 lists the MSRs unique to the processor P-core. Table 2-48 lists the MSRs unique to the processor E-core.

The MSRs listed in Table 2-44¹ and Table 2-45 are also supported by these processors. For an MSR listed in Table 2-46, Table 2-47, or Table 2-48 that also appears in the model-specific tables of prior generations, Table 2-46, Table 2-47, and Table 2-48 supersede prior generation tables.

^{1.} MSRs at the following addresses are not supported in the 12th and 13th generation Intel Core processor E-core: 30CH, 329H, 541H, and 657H. The MSR at address 657H is not supported in the 12th and 13th generation Intel Core processor P-core.

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel[®] Core[™] Processors Supporting Performance Hybrid Architecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
26:0	Reserved.	
27	UC_STORE_THROTTLE	
	If set to 1, when enabled, the processor will only allow one in- progress UC store at a time.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC lock will cause a #GP(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
30	Reserved.	
31	Reserved.	
Register Address: BCH, 188	IA32_MISC_PACKAGE_CTLS	
IA32_ARCH_CAPABILITIES[bit 10] enumerates su See Table 2-2.		
Register Address: C7H, 199	ІАЗ2_РМС6	-
General Performance Counter 6 (R/W) See Table 2-2.		Core
	1422 DMC7	
Register Address: C8H, 200	IA32_PMC7	
Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2.	A32_PMC7	Core
General Performance Counter 7 (R/W)	IA32_PML7	Core
General Performance Counter 7 (R/W) See Table 2-2.	IA32_CORE_CAPABILITIES	Core Package
General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.	IA32_CORE_CAPABILITIES	
General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration	IA32_CORE_CAPABILITIES	
General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration	IA32_CORE_CAPABILITIES function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access	
General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration 0	IA32_CORE_CAPABILITIES function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP.	
General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration 0	IA32_CORE_CAPABILITIES function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP. Reserved.	
General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration 0 1 2	IA32_CORE_CAPABILITIES function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP. Reserved. FUSA_SUPPORTED	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
4	UC_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 28 of MSR_MEMORY_CTRL (MSR address 33H).	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL.	
6	SNOOP_FILTER_QOS_SUPPORTED	
	When set to 1, the Snoop Filter Qos Mask MSRs are supported.	
	When set to 0, access to these MSRs will #GP.	
7	UC_STORE_THROTTLING_SUPPORTED	
	When set 1, UC Store throttle capability exist through MSR_MEMORY_CTRL (33H) bit 27.	
31:8	Reserved.	
Register Address: E1H, 225	IA32_UMWAIT_CONTROL	
UMWAIT Control (R/W) See Table 2-2.	· ·	
Register Address: 10AH, 266	IA32_ARCH_CAPABILITIES	
Enumeration of Architectural Features (R/O)		
See Table 2-2.		
Register Address: 18CH, 396	IA32_PERFEVTSEL6	
See Table 2-20.	·	Соге
Register Address: 18DH, 397	IA32_PERFEVTSEL7	
See Table 2-20.	-	Соге
Register Address: 195H, 405	IA32_OVERCLOCKING_STATUS	
Overclocking Status (R/O) IA32_ARCH_CAPABILITIES[bit 23] enumerates	support for this MSR. See Table 2-2	Package
Register Address: 1ADH, 429	MSR_PRIMARY_TURBO_RATIO_LIMIT	
Primary Maximum Turbo Ratio Limit (R/W)		Dackage
-	_PLATFORM_INFO[28] = 1. Specifies Maximum Ratio Limit for each res must decrease monotonically.	Package
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	1

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel[®] Core[™] Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
17:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
53:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 493H, 1171	IA32_VMX_EXIT_CTLS2	
See Table 2-2.		
Register Address: 4C7H, 1223	IA32_A_PMC6	•
See Table 2-2.		
Register Address: 4C8H, 1224	IA32_A_PMC7	
Full Width Writable IA32_PMC7 Alias (R/W)		
See Table 2-2.		
Register Address: 650H, 1616	MSR_SECONDARY_TURBO_RATIO_LIMIT	
Secondary Maximum Turbo Ratio Limit (R/W)		Package
Software can configure these limits when MSR_	PLATFORM INFO[28] = 1.	· concego
-	laximum ratio for groups with more cores must decrease	
monotonically.		
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	
17:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
53:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 664H, 1636	MSR_MC6_RESIDENCY_COUNTER	
Module C6 Residency Counter (R/O)		Module
	te code names, unrelated to MWAIT extension C-state parameters or	
ACPI C-States.	te code numes, unicidited to i inviti extension c-state paralleters of	

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors SupportingPerformance Hybrid Architecture (Contd.)

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel[®] Core[™] Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:0	Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.	
Register Address: 6E1H, 1761	IA32_PKRS	
Specifies the PK permissions associated with each	protection domain for supervisor pages (R/W)	
See Table 2-2.		
Register Address: 776H, 1910	IA32_HWP_CTL	
See Table 2-2.		
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
Memory Encryption Capability MSR		
See Table 2-2.		
Register Address: 1200H–121FH, 4608–4639	IA32_LBR_x_INFO	
Last Branch Record Entry X Info Register (R/W)		
See Table 2-2.		
Register Address: 14CEH, 5326	IA32_LBR_CTL	
Last Branch Record Enabling and Configuration Re	gister (R/W)	
See Table 2-2.		
Register Address: 14CFH, 5327	IA32_LBR_DEPTH	
Last Branch Record Maximum Stack Depth Registe	er (R/W)	
See Table 2-2.		
Register Address: 1500H—151FH, 5376—5407	IA32_LBR_x_FROM_IP	
Last Branch Record Entry X Source IP Register (R/	W)	
See Table 2-2.		
Register Address: 1600H-161FH, 5632-5663	IA32_LBR_x_T0_IP	
Last Branch Record Entry X Destination IP Registe	r (R/W)	
See Table 2-2.		
Register Address: 17D2H, 6098	IA32_THREAD_FEEDBACK_CHAR	
Thread Feedback Characteristics (R/O)		
See Table 2-2.		
Register Address: 17D4H, 6100	IA32_HW_FEEDBACK_THREAD_CONFIG	
Hardware Feedback Thread Configuration (R/W)		
See Table 2-2.		
Register Address: 17DAH, 6106	IA32_HRESET_ENABLE	
History Reset Enable (R/W)		
See Table 2-2.		

The MSRs listed in Table 2-47 are unique to the 12th and 13th generation Intel Core processor P-core. These MSRs are not supported on the processor E-core.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A4H, 420	MSR_PREFETCH_CONTROL	
Prefetch Disable Bits (R/W)		
0	L2_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L2 hardware prefetcher, which fetches additional	
	lines of code or data into the L2 cache.	
1	L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE	
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU_IP_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to	
	determine whether to prefetch additional lines.	
4	Reserved.	
5	AMP_PREFETCH_DISABLE	
	If 1, disables the L2 Adaptive Multipath Probability (AMP) prefetcher.	
63:6	Reserved.	
Register Address: 3F7H, 1015	MSR_PEBS_FRONTEND	
FrontEnd Precise Event Condition Select (R/W) See Table 2-39.		Thread
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	
Thread Microarchitectural Control (R/W)		Thread
0	WB_MEM_STRM_LD_DISABLE	
-	Disable streaming behavior for MOVNTDQA loads to WB memory	
	type. If set, these accesses will be treated like regular cacheable loads (Data will be cached).	
63:1	Reserved.	
Register Address: 541H, 1345	MSR_CORE_UARCH_CTL	
Core Microarchitecture Control MSR (R/W)		Соге
See Table 2-44.		
Register Address: D10H–D17H, 3220–3351	IA32_L2_QOS_MASK_[0-7]	
IA32_CR_L2_QOS_MASK_[0-7]	· · · · · · · · · · · · · · · · · · ·	Соге
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0	-	
Controls MLC (L2) Intel RDT allocation. For more Intel [®] Resource Director Technology (Intel [®] RDT	e details on CAT/RDT, see Chapter 18, "Debug, Branch Profile, TSC, and) Features."	

Table 2-47. MSRs Supported by 12th and 13th Generation Intel® Core™ Processor P-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
19:0	WAYS_MASK Setting a 1 in this bit X allows threads with CLOS <n> (where N is [0- 7]) to allocate to way X in the MLC. Ones are only allowed to be written to ways that physically exist in the MLC (CPUID.4.2:EBX[31:22] will indicate this). Writing a 1 to a value beyond the highest way or a non-contiguous set of 1s will cause a #GP on the WRMSR to this MSR.</n>	
31:20	Reserved.	

Table 2-47. MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processor P-core

The MSRs listed in Table 2-48 are unique to the 12th and 13th generation Intel Core processor E-core. These MSRs are not supported on the processor P-core.

Table 2-48. MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processor E-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D10H—D1FH, 3220—3359	IA32_L2_QOS_MASK_[0-15]	
IA32_CR_L2_QOS_MASK_[0-15]		Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] ≥	e 0.	
Controls MLC (L2) Intel RDT allocation. For more de Intel® Resource Director Technology (Intel® RDT) Fe	tails on CAT/RDT, see Chapter 18, "Debug, Branch Profile, TSC, and eatures."	
19:0	WAYS_MASK	
	Setting a 1 in this bit X allows threads with CLOS <n> (where N is [0-7]) to allocate to way X in the MLC. Ones are only allowed to be written to ways that physically exist in the MLC (CPUID.4.2:EBX[31:22] will indicate this).</n>	
	Writing a 1 to a value beyond the highest way or a non- contiguous set of 1s will cause a #GP on the WRMSR to this MSR.	
31:20	Reserved.	
Register Address: 1309H–130BH, 4873 –4875	MSR_RELOAD_FIXED_CTRx	
Reload value for IA32_FIXED_CTRx (R/W)	·	
47:0	Value loaded into IA32_FIXED_CTRx when a PEBS record is generated while PEBS_EN_FIXEDx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and FIXED_CTRx is overflowed.	
63:48	Reserved.	
Register Address: 14C1H—14C6H, 5313—5318	MSR_RELOAD_PMCx	
Reload value for IA32_PMCx (R/W)		Соге
47:0	Value loaded into IA32_PMCx when a PEBS record is generated while PEBS_EN_PMCx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and PMCx is overflowed.	
63:48	Reserved.	

Table 2-49 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (R/O)	Package
3:0	Specifies the number of C-Box units with programmable counters (including processor cores and processor graphics).	
63:4	Reserved.	
Register Address: 2000H, 8192	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select N	ISR	Package
Register Address: 2001H, 8193	MSR_UNC_CB0_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select	isr	Package
Register Address: 2002H, 8194	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 2003H, 8195	MSR_UNC_CB0_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 2008H, 8200	MSR_UNC_CB0_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select	+ 1SR	Package
Register Address: 2009H, 8201	MSR_UNC_CB0_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select	Uncore C-Box 1, Counter 1 Event Select MSR	
Register Address: 200AH, 8202	MSR_UNC_CB0_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 200BH, 8203	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1		Package
Register Address: 2010H, 8208	MSR_UNC_CB0_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select	1SR	Package
Register Address: 2011H, 8209	MSR_UNC_CB0_2_PERFEVTSEL1	·
Uncore C-Box 2, Counter 1 Event Select MSR		Package
Register Address: 2012H, 8210	MSR_UNC_CB0_2_PERFCTR0	
Uncore C-Box 2, Performance Counter 0		Package
Register Address: 2013H, 8211	MSR_UNC_CB0_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1		Package
Register Address: 2018H, 8216	MSR_UNC_CB0_3_PERFEVTSEL0	
Uncore C-Box 3, Counter 0 Event Select N	1 ISR	Package
Register Address: 2019H, 8217	MSR_UNC_CB0_3_PERFEVTSEL1	·
Uncore C-Box 3, Counter 1 Event Select N		Package
Register Address: 201AH, 8218	MSR_UNC_CBO_3_PERFCTR0	
Uncore C-Box 3, Performance Counter 0		Package
Register Address: 201BH, 8219	MSR_UNC_CBO_3_PERFCTR1	
Uncore C-Box 3, Performance Counter 1		Package

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal Register Name		-
Register Information / Bit Fields	Bit Description	Scope
Register Address: 2020H, 8224	MSR_UNC_CB0_4_PERFEVTSEL0	
Uncore C-Box 4, Counter 0 Event Select M	İSR	Package
Register Address: 2021H, 8225	MSR_UNC_CB0_4_PERFEVTSEL1	
Uncore C-Box 4, Counter 1 Event Select M	isr	Package
Register Address: 2022H, 8226	MSR_UNC_CB0_4_PERFCTR0	
Uncore C-Box 4, Performance Counter 0		Package
Register Address: 2023H, 8227	MSR_UNC_CB0_4_PERFCTR1	
Uncore C-Box 4, Performance Counter 1	•	Package
Register Address: 2028H, 8232	MSR_UNC_CB0_5_PERFEVTSEL0	
Uncore C-Box 5, Counter 0 Event Select M	isr	Package
Register Address: 2029H, 8233	MSR_UNC_CB0_5_PERFEVTSEL1	
Uncore C-Box 5, Counter 1 Event Select M	İSR	Package
Register Address: 202AH, 8234	MSR_UNC_CB0_5_PERFCTR0	
Uncore C-Box 5, Performance Counter 0	•	Package
Register Address: 202BH, 8235	MSR_UNC_CB0_5_PERFCTR1	
Uncore C-Box 5, Performance Counter 1	•	Package
Register Address: 2030H, 8240	MSR_UNC_CB0_6_PERFEVTSEL0	
Uncore C-Box 6, Counter 0 Event Select M	ISR	Package
Register Address: 2031H, 8241	MSR_UNC_CB0_6_PERFEVTSEL1	
Uncore C-Box 6, Counter 1 Event Select M	ISR	Package
Register Address: 2032H, 8242	MSR_UNC_CB0_6_PERFCTR0	
Uncore C-Box 6, Performance Counter 0	•	Package
Register Address: 2033H, 8243	MSR_UNC_CB0_6_PERFCTR1	
Uncore C-Box 6, Performance Counter 1	•	Package
Register Address: 2038H, 8248	MSR_UNC_CB0_7_PERFEVTSEL0	
Uncore C-Box 7, Counter 0 Event Select M	ISR	Package
Register Address: 2039H, 8249	MSR_UNC_CB0_7_PERFEVTSEL1	
Uncore C-Box 7, Counter 1 Event Select M	ISR	Package
Register Address: 203AH, 8250	MSR_UNC_CB0_7_PERFCTR0	
Uncore C-Box 7, Performance Counter 0	•	Package
Register Address: 203BH, 8251	MSR_UNC_CB0_7_PERFCTR1	
Uncore C-Box 7, Performance Counter 1		Package
Register Address: 2040H, 8256	MSR_UNC_CBO_8_PERFEVTSEL0	
Uncore C-Box 8, Counter 0 Event Select M	ISR	Package
Register Address: 2041H, 8257	MSR_UNC_CBO_8_PERFEVTSEL1	
Uncore C-Box 8, Counter 1 Event Select M	ISR	Package
Register Address: 2042H, 8258	MSR_UNC_CBO_8_PERFCTR0	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 8, Performance Counter (0	Package
Register Address: 2043H, 8259	MSR_UNC_CB0_8_PERFCTR1	
Uncore C-Box 8, Performance Counter	1	Package
Register Address: 2048H, 8264	MSR_UNC_CB0_9_PERFEVTSEL0	
Uncore C-Box 9, Counter 0 Event Selec	t MSR	Package
Register Address: 2049H, 8265	MSR_UNC_CB0_9_PERFEVTSEL1	
Uncore C-Box 9, Counter 1 Event Select	t MSR	Package
Register Address: 204AH, 8266	MSR_UNC_CBO_9_PERFCTR0	
Uncore C-Box 9, Performance Counter (0	Package
Register Address: 204BH, 8267	MSR_UNC_CBO_9_PERFCTR1	
Uncore C-Box 9, Performance Counter	1	Package
Register Address: 2FD0H, 12240	MSR_UNC_ARB_0_PERFEVTSEL0	
Uncore Arb Unit 0, Counter 0 Event Sel	ect MSR	Package
Register Address: 2FD1H, 12241	MSR_UNC_ARB_0_PERFEVTSEL1	
Uncore Arb Unit 0, Counter 1 Event Sel	ect MSR	Package
Register Address: 2FD2H, 12242	MSR_UNC_ARB_0_PERFCTR0	
Uncore Arb Unit 0, Performance Counte		Package
Register Address: 2FD3H, 12243	MSR_UNC_ARB_0_PERFCTR1	
Uncore Arb Unit 0, Performance Counte		Package
Register Address: 2FD4H, 12244	MSR_UNC_ARB_0_PERF_STATUS	
Uncore Arb Unit 0, Performance Status		Package
Register Address: 2FD5H, 12245	MSR_UNC_ARB_0_PERF_CTRL	
Uncore Arb Unit 0, Performance Contro	l	Package
Register Address: 2FD8H, 12248	MSR_UNC_ARB_1_PERFEVTSEL0	
Uncore Arb Unit 1, Counter 0 Event Sel	ect MSR	Package
Register Address: 2FD9H, 12249	MSR_UNC_ARB_1_PERFEVTSEL1	
Uncore Arb Unit 1, Counter 1 Event Sel	ect MSR	Package
Register Address: 2FDAH, 12250	MSR_UNC_ARB_1_PERFCTR0	
Uncore Arb Unit 1, Performance Counte		Package
Register Address: 2FDBH, 12251	MSR_UNC_ARB_1_PERFCTR1	
Uncore Arb Unit 1, Performance Counte		Package
Register Address: 2FDCH, 12252	MSR_UNC_ARB_1_PERF_STATUS	
Uncore Arb Unit 1, Performance Status		Package
Register Address: 2FDDH, 12253	MSR_UNC_ARB_1_PERF_CTRL	
Uncore Arb Unit 1, Performance Contro) 	Package
Register Address: 2FDEH, 12254	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)	•	Package

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved.	
22	Enable counting.	
63:23	Reserved.	
Register Address: 2FDFH, 12255	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter	· ·	Package
43:0	Current count.	
63:44	Reserved.	
Register Address: 2FF0H, 12272	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control	•	Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4 select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: 2FF2H, 12274	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processors

2.17.6 MSRs Introduced in the Intel[®] Xeon[®] Scalable Processor Family

The Intel[®] Xeon[®] Scalable Processor Family (CPUID Signature DisplayFamily_DisplayModel value of 06_55H) supports the MSRs listed in Table 2-50.

Table 2-50. MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_55H

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	

Register Address: Hex, Decim	al Register Name (Former Register Name)	
Register Information / Bit Fiel	ds Bit Description	Scope
Control Features in Intel 64 Proces	sor (R/W)	Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
18	SGX Global Functions Enable (R/WL)	
20	LMCE_ENABLED (R/WL)	
63:21	Reserved.	
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Nur	nber Enable Control (R/W)	Package
0	LockOut (R/WO)	
	See Table 2-2.	
1	Enable_PPIN (R/W)	
	See Table 2-2.	
63:2	Reserved.	
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	
Protected Processor Inventory Nur	nber (R/O)	Package
63:0	Protected Processor Inventory Number (R/O)	
	See Table 2-2.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and c	other model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	See Table 2-26.	
22:16	Reserved.	
23	PPIN_CAP (R/O)	Package
	See Table 2-26.	
27:24	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	See Table 2-26.	
29	Programmable TDP Limit for Turbo Mode (R/O) See Table 2-26.	Package
30	Programmable TJ OFFSET (R/O) See Table 2-26.	Package
39:31	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
47:40	Maximum Efficiency Ratio (R/O)	Package
	See Table 2-26.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)	·	Соге
Note: C-state values are processor specif ACPI C-states. See http://biosbits.org.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-state support)	
	001b: C2	
	010b: C6 (non-retention)	
	011b: C6 (retention)	
	111b: No Package C state limits. All C states supported by the processor are available.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
16	Automatic C-State Conversion Enable (R/W)	
	If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6).	
24:17	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)		Thread
7:0	Count.	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
10		

Register Address: Hex, Decimal **Register Name (Former Register Name) Register Information / Bit Fields Bit Description** Scope 15:12 Reserved. 23:16 MCG_EXT_CNT 24 MCG_SER_P 25 MCG_EM_P MCG_ELOG_P 26 63:27 Reserved. MSR_SMM_MCA_CAP Register Address: 17DH, 381 Enhanced SMM Capabilities (SMM-RO) Thread Reports SMM capability Enhancement. Accessible only while in SMM. 57:0 Reserved. 58 SMM_Code_Access_Chk (SMM-RO) If set to 1 indicates that the SMM code access restriction is supported and a host-space interface is available to SMM handler. 59 Long Flow Indication (SMM-RO) If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface is available to SMM handler. 63:60 Reserved. Register Address: 19CH, 412 IA32_THERM_STATUS Thermal Monitor Status (R/W) Соге See Table 2-2. Thermal Status (R/O) 0 See Table 2-2. 1 Thermal Status Log (R/WCO) See Table 2-2. 2 PROTCHOT # or FORCEPR# Status (R/O) See Table 2-2. PROTCHOT # or FORCEPR# Log (R/WCO) З See Table 2-2. 4 Critical Temperature Status (R/O) See Table 2-2. 5 Critical Temperature Status Log (R/WCO) See Table 2-2. 6 Thermal Threshold #1 Status (R/O) See Table 2-2. 7 Thermal Threshold #1 Log (R/WCO) See Table 2-2. 8 Thermal Threshold #2 Status (R/O)

See Table 2-2.

Table 2-50. MSRs Supported by the Intel [®] Xeon [®] Scalable Processor Family with a CPUID Signature	
DisplayFamily_DisplayModel Value of 06_55H (Contd.)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
9	Thermal Threshold #2 Log (R/WCO)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
12	Current Limit Status (R/O)	
	See Table 2-2.	
13	Current Limit Log (R/WCO)	
	See Table 2-2.	
14	Cross Domain Limit Status (R/O)	
	See Table 2-2.	
15	Cross Domain Limit Log (R/WCO)	
	See Table 2-2.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	•
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R/O)	
	See Table 2-26.	
27:24	TCC Activation Offset (R/W)	
	See Table 2-26.	
63:28	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
This register defines the ratio limits. RAT	IIO[0:7] must be populated in ascending order. RATIO[i+1] must be less than i] will be ignored. If any of the rules above are broken, the configuration is	Package
silently rejected. If the programmed ratio	- IS.	1
silently rejected. If the programmed ratio	ount, it will be clipped to the fuse limits (assuming !OC).	
silently rejected. If the programmed ratioAbove the fused ratio for that core co	ount, it will be clipped to the fuse limits (assuming !OC).	
 silently rejected. If the programmed ratio Above the fused ratio for that core co Below the min supported ratio, it will 	ount, it will be clipped to the fuse limits (assuming !OC). be clipped.	
 silently rejected. If the programmed ratio Above the fused ratio for that core co Below the min supported ratio, it will 	punt, it will be clipped to the fuse limits (assuming !OC). be clipped. RATIO_0	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23:16	RATIO_2	
	Defines ratio limits.	
31:24	RATIO_3	
	Defines ratio limits.	
39:32	RATIO_4	
	Defines ratio limits.	
47:40	RATIO_5	
	Defines ratio limits.	
55:48	RATIO_6	
	Defines ratio limits.	
63:56	RATIO_7	
	Defines ratio limits.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT_CORES	
order. NUMCORE[i+1] must be greater th	ges for each frequency point. NUMCORE[0:7] must be populated in ascending nan NUMCORE[i]. Entries with NUMCORE[i] == 0 will be ignored. The last valid er of cores in the SKU. If any of the rules above are broken, the configuration	Package
7:0	NUMCORE_0	
	Defines the active core ranges for each frequency point.	
15:8	NUMCORE_1	
	Defines the active core ranges for each frequency point.	
23:16	NUMCORE_2	
	Defines the active core ranges for each frequency point.	
31:24	NUMCORE_3	
	Defines the active core ranges for each frequency point.	
39:32	NUMCORE_4	
	Defines the active core ranges for each frequency point.	
47:40	NUMCORE_5	
	Defines the active core ranges for each frequency point.	
55:48	NUMCORE_6	
	Defines the active core ranges for each frequency point.	
63:56	NUMCORE_7	
	Defines the active core ranges for each frequency point.	
Register Address: 280H, 640	IA32_MC0_CTL2	
See Table 2-2.		Соге
	IA32_MC1_CTL2	
Register Address: 281H, 641		1
Register Address: 281H, 641 See Table 2-2.	·	Соге
Register Address: 281H, 641 See Table 2-2. Register Address: 282H, 642	IA32_MC2_CTL2	Core

Register Address: Hex, Decimal Register Name (Former Register Name)		ie)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 283H, 643	IA32_MC3_CTL2	
See Table 2-2.		Соге
Register Address: 284H, 644	IA32_MC4_CTL2	
See Table 2-2.		Package
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	•
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL M Bank MCO reports MC errors from the IF	SRs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core

Register Address: Hex, Decimal	Register Name (Former Register Nam	1e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MCO reports MC errors from the IFU	module.	
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MCO reports MC errors from the IFU	module.	
Register Address: 403H, 1027	IA32_MCO_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MCO reports MC errors from the IFU	module.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC1 reports MC errors from the DCU	J module.	
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC1 reports MC errors from the DCU	J module.	
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC1 reports MC errors from the DCU	J module.	
Register Address: 407H, 1031	IA32_MC1_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC1 reports MC errors from the DC	J module.	
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DT	LB module.	
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DT	LB module.	
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DT	LB module.	
Register Address: 40BH, 1035	IA32_MC2_MISC	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DT	LB module.	
Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 40DH, 1037	IA32_MC3_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 40EH, 1038	IA32_MC3_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 40FH, 1039	IA32_MC3_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCI	J module.	
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCI	J module.	
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCI	J module.	
Register Address: 413H, 1043	IA32_MC4_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCI	J module.	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link ir	iterconnect module.	
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link ir	iterconnect module.	
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link ir	iterconnect module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link ir	nterconnect module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	enrated I/O module	

Register Address: Hex, Decimal	Register Name (Former Register Name	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	M 0.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	M 0.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	M 0.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	M 0.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 424H, 1060	IA32_MC9_CTL	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 426H, 1062	IA32_MC9_ADDR	

Register Address: Hex, Decimal	Register Name (Former Register Name	e)
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MS	rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each	channel of a link interconnect module.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each	channel of a link interconnect module.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each	channel of a link interconnect module.	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 433H, 1075	IA32_MC12_MISC	·
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each o	channel of a link interconnect module.	
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 439H, 1081	IA32_MC14_STATUS	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
-	rors from the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 43DH, 1085	IA32_MC15_STATUS	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 43EH, 1086	IA32_MC15_ADDR	
	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	

Register Address: Hex, Decimal	Register Name (Former Register Name	e)
Register Information / Bit Fields	Bit Description	Scope
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a link	interconnect module.	_
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a link	interconnect module.	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a link	interconnect module.	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a link	interconnect module.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces (R/0)	Package
3:0	Power Units	Package
	See Section 15.10.1, "RAPL Interfaces."	
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2 ^{ESU} ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units	Package
	See Section 15.10.1, "RAPL Interfaces."	
63:20	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W)		Package
See Section 15.10.5, "DRAM RAPL Domai	n."	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
Energy consumed by DRAM devices.		
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R/	0)	Package
See Section 15.10.5, "DRAM RAPL Domai	n."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
DRAM RAPL Parameters (R/W)		Package
See Section 15.10.5, "DRAM RAPL Doma	in."	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Uncore Ratio Limit (R/W)	•	Package
	p fields represent the widest possible range of uncore frequencies. Writing to ne minimum and the maximum frequency that hardware will select.	
63:15	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
7	Reserved.	
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
Reserved (R/O)		Package
Reads return 0.		
Register Address: C8DH, 3213	IA32_QM_EVTSEL	
Monitoring Event Select Register (R/W)		Thread
If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[I	bit 12] = 1.	
7:0	EventID (R/W)	
	Event encoding:	
	0x00: No monitoring.	
	0x01: L3 occupancy monitoring.	
	0x02: Total memory bandwidth monitoring.	
	0x03: Local memory bandwidth monitoring.	
	All other encoding reserved.	
31:8	Reserved.	
41:32	RMID (R/W)	
63:42	Reserved.	
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)		Thread
9:0	RMID	
31:10	Reserved.	
51:32	CLOS (R/W)	
63: 52	Reserved.	
Register Address: C90H, 3216	IA32_L3_QOS_MASK_0	
L3 Class Of Service Mask - CLOS 0 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	\X[15:0] >=0.	Package
0:19	CBM: Bit vector of available L3 ways for CLOS 0 enforcement.	
63:20	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C91H, 3217	IA32_L3_QOS_MASK_1	·
L3 Class Of Service Mask - CLOS 1 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=1.	
0:19	CBM: Bit vector of available L3 ways for CLOS 1 enforcement.	
63:20	Reserved.	
Register Address: C92H, 3218	IA32_L3_QOS_MASK_2	
L3 Class Of Service Mask - CLOS 2 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=2.	
0:19	CBM: Bit vector of available L3 ways for CLOS 2 enforcement.	
63:20	Reserved.	
Register Address: C93H, 3219	IA32_L3_QOS_MASK_3	
L3 Class Of Service Mask - CLOS 3 (R/W).		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=3.	
0:19	CBM: Bit vector of available L3 ways for CLOS 3 enforcement.	
63:20	Reserved.	
Register Address: C94H, 3220	IA32_L3_QOS_MASK_4	
L3 Class Of Service Mask - CLOS 4 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=4.	
0:19	CBM: Bit vector of available L3 ways for CLOS 4 enforcement.	
63:20	Reserved.	
Register Address: C95H, 3221	IA32_L3_QOS_MASK_5	
L3 Class Of Service Mask - CLOS 5 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=5.	
0:19	CBM: Bit vector of available L3 ways for CLOS 5 enforcement.	
63:20	Reserved.	
Register Address: C96H, 3222	IA32_L3_QOS_MASK_6	
L3 Class Of Service Mask - CLOS 6 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=6.	
0:19	CBM: Bit vector of available L3 ways for CLOS 6 enforcement.	
63:20	Reserved.	
Register Address: C97H, 3223	IA32_L3_QOS_MASK_7	
L3 Class Of Service Mask - CLOS 7 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=7.	
0:19	CBM: Bit vector of available L3 ways for CLOS 7 enforcement.	
63:20	Reserved.	
Register Address: C98H, 3224	IA32_L3_QOS_MASK_8	
L3 Class Of Service Mask - CLOS 8 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=8.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
0:19	CBM: Bit vector of available L3 ways for CLOS 8 enforcement.	
63:20	Reserved.	
Register Address: C99H, 3225	IA32_L3_QOS_MASK_9	
L3 Class Of Service Mask - CLOS 9 (R/W)	•	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	XX[15:0] >=9.	
0:19	CBM: Bit vector of available L3 ways for CLOS 9 enforcement.	
63:20	Reserved.	
Register Address: C9AH, 3226	IA32_L3_QOS_MASK_10	
L3 Class Of Service Mask - CLOS 10 (R/W		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA		
0:19	CBM: Bit vector of available L3 ways for CLOS 10 enforcement.	
63:20	Reserved.	
Register Address: C9BH, 3227	IA32_L3_QOS_MASK_11	
L3 Class Of Service Mask - CLOS 11 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	,	Package
0:19	CBM: Bit vector of available L3 ways for CLOS 11 enforcement.	
63:20	Reserved.	
Register Address: C9CH, 3228	IA32_L3_QOS_MASK_12	
L3 Class Of Service Mask - CLOS 12 (R/W)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=12.	
0:19	CBM: Bit vector of available L3 ways for CLOS 12 enforcement.	
63:20	Reserved.	
Register Address: C9DH, 3229	IA32_L3_QOS_MASK_13	
L3 Class Of Service Mask - CLOS 13 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_MA		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 13 enforcement.	
63:20	Reserved.	
Register Address: C9EH, 3230	IA32_L3_Q0S_MASK_14	
L3 Class Of Service Mask - CLOS 14 (R/W		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	(X[15:0] >=14.	
0:19	CBM: Bit vector of available L3 ways for CLOS 14 enforcement.	
63:20	Reserved.	
Register Address: C9FH, 3231	IA32_L3_QOS_MASK_15	
L3 Class Of Service Mask - CLOS 15 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	,	Package
0:19	CBM: Bit vector of available L3 ways for CLOS 15 enforcement.	
63:20	Reserved.	

2.17.7 MSRs Specific to the 3rd Generation Intel® Xeon® Scalable Processor Family Based on Ice Lake Microarchitecture

The 3rd generation Intel[®] Xeon[®] Scalable Processor Family based on Ice Lake microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_6AH or 06_6CH) support the MSRs listed in Table 2-51.

Table 2-51. MSRs Supported by the 3rd Generation Intel® Xeon® Scalable Processor Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_6AH or 06_6CH

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 612H, 1554	MSR_PACKAGE_ENERGY_TIME_STATUS	
Package energy consumed by the entire	e CPU (R/W)	Package
31:0	Total amount of energy consumed since last reset.	
63:32	Total time elapsed when the energy was last updated. This is a monotonic increment counter with auto wrap back to zero after overflow. Unit is 10ns.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
Allows software to set power limits for	the DRAM domain and measurement attributes associated with each limit.	Package
14:0	DRAM_PP_PWR_LIM: Power Limit[0] for DDR domain. Units = Watts, Format = 11.3, Resolution = 0.125W, Range = 0-2047.875W.	
15	PWR_LIM_CTRL_EN: Power Limit[0] enable bit for DDR domain.	
16	Reserved.	
23:17	CTRL_TIME_WIN: Power Limit[0] time window Y value, for DDR domain. Actual time_window for RAPL is: (1/1024 seconds) * (1+(x/4)) * (2^y)	
62:24	Reserved.	
63	PP_PWR_LIM_LOCK: When set, this entire register becomes read-only. This bit will typically be set by BIOS during boot.	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	•
DRAM Energy Status (R/O) See Section 15.10.5, "DRAM RAPL Dom	ain."	Package
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (F See Section 15.10.5, "DRAM RAPL Dom		Package
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM Power Parameters (R/W)		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
14:0	Spec DRAM Power (DRAM_TDP): The Spec power allowed for DRAM. The TDP setting is	
	typical (not guaranteed). The units for this value are defined in	
	MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].	
15	Reserved.	
30:16	Minimal DRAM Power (DRAM_MIN_PWR):	
	The minimal power setting allowed for DRAM. Lower	
	values will be clamped to this value. The minimum	
	setting is typical (not guaranteed).	
	The units for this value are defined in	
	MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].	
31	Reserved.	
46:32	Maximal Package Power (DRAM_MAX_PWR):	
	The maximal power setting allowed for DRAM. Higher	
	values will be clamped to this value. The maximum	
	setting is typical (not guaranteed).	
	The units for this value are defined in	
	MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].	
47	Reserved.	
54:48	Maximal Time Window (DRAM_MAX_WIN):	
	The maximal time window allowed for the DRAM.	
	Higher values will be clamped to this value.	
	x = PKG_MAX_WIN[54:53]	
	y = PKG_MAX_WIN[52:48]	
	The timing interval window is a floating-point number given by $1.x$	
	*power(2,y).	
	The unit of measurement is defined in MSR_DRAM_POWER_INFO_UNIT[TIME_UNIT].	
62:55	Reserved.	
63	LOCK: Lock bit to lock the register.	
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
See Table 2-2.		
Register Address: 982H, 2434	IA32_TME_ACTIVATE	
See Table 2-2.		
Register Address: 983H, 2435	IA32_TME_EXCLUDE_MASK	
See Table 2-2.		
Register Address: 984H, 2436	IA32_TME_EXCLUDE_BASE	
See Table 2-2.		

2.17.8 MSRs Specific to the 4th and 5th Generation Intel® Xeon® Scalable Processor Families

The 4th generation Intel[®] Xeon[®] Scalable Processor Family based on Sapphire Rapids microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_8FH) and the 5th generation Intel[®] Xeon[®] Scalable Processor Family based on Emerald Rapids microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_CFH) both support the MSRs listed in Section 2.17, "MSRs In the 6th—13th Generation Intel® Core[™] Processors, 1st—5th Generation Intel® Xeon® Scalable Processor Families, Intel® Core[™] Ultra 7 Processors, 8th Generation Intel® Core[™] i3 Processors, and Intel® Xeon® E Processors, "including Table 2-52. For an MSR listed in Table 2-52 that also appears in the model-specific tables of prior generations, Table 2-52 supersedes prior generation tables.

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel[®] Xeon[®] Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register (R/W)	·	Соге
27:0	Reserved.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC lock will cause a #GP(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
31:30	Reserved.	
Register Address: A7H, 167	MSR_BIOS_DEBUG	
BIOS DEBUG (R/O)		Thread
See Table 2-45.		
Register Address: BCH, 188	IA32_MISC_PACKAGE_CTLS	
Power Filtering Control (R/W)	·	Package
IA32_ARCH_CAPABILITIES[bit 10] enumera	ates support for this MSR.	
See Table 2-2.		
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	
IA32 Core Capabilities Register (R/W)		Соге
If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.		
This MSR provides an architectural enumer	ation function for model-specific behavior.	
0	Reserved: returns zero.	
1	Reserved: returns zero.	
2	INTEGRITY_CAPABILITIES	
	When set to 1, the processor supports MSR_INTEGRITY_CAPABILITIES.	
3	RSM_IN_CPL0_ONLY	
	Indicates that RSM will only be allowed in CPLO and will #GP for all non-CPLO privilege levels.	
4	UC_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 28 of MSR_MEMORY_CTRL (MSR address 33H).	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL.	
6	Reserved: returns zero.	
7	UC_STORE_THROTTLING_SUPPORTED	
	Indicates that the snoop filter quality of service MSRs are supported on this core. This is based on the existence of a non-inclusive cache and the L2/MLC QoS feature supported.	
63:8	Reserved: returns zero.	
Register Address: E1H, 225	IA32_UMWAIT_CONTROL	
UMWAIT Control (R/W)		
See Table 2-2.		
Register Address: EDH, 237	MSR_RAR_CONTROL	
RAR Control (R/W)		Thread
63:32	Reserved.	
31	ENABLE	
	RAR events are recognized. When RAR is not enabled, RARs are dropped.	
30	IGNORE_IF	
	Allow RAR servicing at the RLP regardless of the value of RFLAGS.IF.	
29:0	Reserved.	
Register Address: EEH, 238	MSR_RAR_ACTION_VECTOR_BASE	
Pointer to RAR Action Vector (R/W)		Thread
63:MAXPHYADDR	Reserved.	
MAXPHYADDR-1:6	VECTOR_PHYSICAL_ADDRESS	
	Pointer to the physical address of the 64B aligned RAR action vector.	
5:0	Reserved.	
Register Address: EFH, 239	MSR_RAR_PAYLOAD_TABLE_BASE	
Pointer to Base of RAR Payload Table (R/W)	Thread
63:MAXPHYADDR	Reserved.	
MAXPHYADDR-1:12	TABLE_PHYSICAL_ADDRESS	
	Pointer to the base physical address of the 4K aligned RAR payload table.	
11:0	Reserved.	
Register Address: FOH, 240	MSR_RAR_INFO	•
Read Only RAR Information (RO)		Thread
63:38	Always zero.	
37:32	Table Max Index	
	Maximum supported payload table index.	
31:0	Supported payload type bitmap. A value of 1 in bit position [i] indicates that payload type [i] is supported.	
Register Address: 105H, 261	MSR_CORE_BIST	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Core BIST (R/W)		Соге
Controls Array BIST activation and status	checking as part of FUSA.	
31:0	BIST_ARRAY	
	Bitmap indicating which arrays to run BIST on (WRITE).	
	Bitmap indicating which arrays were not processed, i.e., completion mask (READ).	
39:32	BANK	
	Array bank of the [least significant set bit] array indicated in EAX to start BIST(WRITE).	
	Array bank interrupted or failed (READ).	
47:40	DWORD	
	Array dword of the [least significant set bit] array indicated in EAX to start BIST (WRITE).	
	Array dword interrupted or failed (READ).	
62:48	Reserved.	
63	CTRL_RESULT	
	Indicates whether WRMSR should signal Machine-Check upon BIST-error (WRITE).	
	BIST result PASS(0)/FAIL(1) of the (least significant set bit) array indicated in EAX (READ).	
Register Address: 10AH, 266	IA32_ARCH_CAPABILITIES	
Enumeration of Architectural Features (R/	0)	
See Table 2-2.		
Register Address: 1A4H, 420	MSR_PREFETCH_CONTROL	
Prefetch Disable Bits (R/W)		
0	L2_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE	
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU_IP_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
4	Reserved.	
5	AMP_PREFETCH_DISABLE	
	If 1, disables the L2 Adaptive Multipath Probability (AMP) prefetcher.	
63:6	Reserved.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_PRIMARY_TURBO_RATIO_LIMIT	·
	Primary Maximum Turbo Ratio Limit (R/W)	Package
	See Table 2-46.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT_CORES	
	See Table 2-50.	Package
Register Address: 1C4H, 452	IA32_XFD	
	Extended Feature Detect (R/W)	
	See Table 2-2.	
Register Address: 1C5H, 453	IA32_XFD_ERR	
	XFD Error Code (R/W) See Table 2-2.	
Desister Address 2024 706		
Register Address: 2C2H, 706	MSR_COPY_SCAN_HASHES	D:-
	COPY_SCAN_HASHES (W)	Die
63:0	SCAN_HASH_ADDR	
	Contains the linear address of the SCAN Test HASH Binary loaded into memory.	
Register Address: 2C3H, 707	MSR_SCAN_HASHES_STATUS	
	SCAN_HASHES_STATUS (R/O)	
15:0	CHUNK_SIZE	Die
	Chunk size of the test in KB.	
23:16	NUM_CHUNKS	Die
	Total number of chunks.	
31:24	Reserved: all zeros.	
39:32	ERROR_CODE	Thread
	The error-code refers to the LP that runs WRMSR(2C2H).	
	0x0: No error reported.	
	0x1: Attempt to copy scan-hashes when copy already in progress.	
	0x2: Secure Memory not set up correctly.	
	0x3: Scan-image header Image_info.ProgramID doesn't match RDMSR(2D9H)[31:24], or scan-image header Processor-Signature doesn't match F/M/S, or scan-image header Processor-Flags doesn't match PlatformID.	
	0x4: Reserved	
	0x5: Integrity check failed.	
	0x6: Re-install of scan test image attempted when current scan test image is in use by other LPs.	
50:40	Reserved: set to all zeros.	
62:51	MAX_CORE_LIMIT	Die
	Maximum Number of cores that can run Intel® In-field Scan simultaneously minus 1.	
	0 means 1 core at a time.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63	Valid	Die
	Valid bit is set when COPY_SCAN_HASHES has completed successfully.	
Register Address: 2C4H, 708	MSR_AUTHENTICATE_AND_COPY_CHUNK	
AUTHENTICATE_AND_COPY_CHUNK (W)		Die
7:0	CHUNK_INDEX	
	Chunk Index, should be less than the total number of chunks defined by NUM_CHUNKS (MSR_SCAN_HASHES_STATUS[23:16]).	
63:8	CHUNK_ADDR	
	Bits 63:8 of 256B aligned Linear address of scan chunk in memory.	
Register Address: 2C5H, 709	MSR_CHUNKS_AUTHENTICATION_STATUS	
CHUNKS_AUTHENTICATION_STATUS (R/C)	
7:0	VALID_CHUNKS	Die
	Total number of Valid (authenticated) chunks.	
15:8	TOTAL_CHUNKS	Die
	Total number of chunks.	
31:16	Reserved: all zeros.	
39:32	ERROR_CODE	Thread
	The error code refers to the LP that runs WRMSR(2C4H).	
	0x0: No error reported.	
	0x1: Attempt to authenticate a CHUNK which is already marked as	
	authentic or is currently being installed by another core.	
	0x2: CHUNK authentication error. HASH of chunk did not match expected value.	
63:40	Reserved: set to all zeros.	
Register Address: 2C6H, 710	MSR_ACTIVATE_SCAN	
ACTIVATE_SCAN (W)		Thread
7:0	CHUNK_START_INDEX	
	Indicates chunk index to start from.	
15:8	CHUNK_STOP_INDEX	
	Indicates what chunk index to stop at (inclusive).	
31:16	Reserved: all zeros.	
62:32	THREAD_WAIT_DELAY	
	TSC based delay to allow threads to rendezvous.	
63	SIGNAL_MCE	
	If 1, then on scan-error log MC in MC4_STATUS and signal MCE if machine check signaling enabled in MC4_CTL[0].	
	If 0, then no logging/no signaling.	
Register Address: 2C7H, 711	MSR_SCAN_STATUS	
SCAN_STATUS (R/O)		

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families
(CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
7:0	CHUNK_NUM	Core
	SCAN Chunk that was reached.	
15:8	CHUNK_STOP_INDEX	Соге
	Indicates what chunk index to stop at (inclusive). Maps to same field in WRMSR(ACTIVATE_SCAN).	
31:16	Reserved: return all zeros.	
39:32	ERROR_CODE	Thread
	0x0: No error.	
	0x1: SCAN operation did not start. Other thread did not join in time.	
	0x2: SCAN operation did not start. Interrupt occurred prior to threads rendezvous.	
	0x3: SCAN operation did not start. Power Management conditions are inadequate to run Intel In-field Scan.	
	0x4: SCAN operation did not start. Non-valid chunks in the range CHUNK_STOP_INDEX : CHUNK_START_INDEX.	
	0x5: SCAN operation did not start. Mismatch in arguments between threads T0/T1.	
	0x6: SCAN operation did not start. Core not capable of performing SCAN currently.	
	0x8: SCAN operation did not start. Exceeded number of Logical Processors (LP) allowed to run Intel In-field Scan concurrently. MAX_CORE_LIMIT exceeded.	
	0x9: Interrupt occurred. Scan operation aborted prematurely, not all chunks requested have been executed.	
51:40	Reserved: return all zeros.	
62	SCAN_CONTROL_ERROR	Соге
	Scan-System-Controller malfunction.	
63	SCAN_SIGNATURE_ERROR	Соге
	Core failed SCAN-SIGNATURE checking for this chunk.	
Register Address: 2C8H, 712	MSR_SCAN_MODULE_ID	
SCAN_MODULE_ID (R/O)		Module
31:0	RevID of the currently installed scan test image. Maps to Revision field in external header (offset 4).	
63:32	Reserved: return all zeros.	
Register Address: 2C9H, 713	MSR_LAST_SAF_WP	•
LAST_SAF_WP (R/O)		Соге
31:0	LAST_WP	
	Provides information about the core when the last WRMSR(ACTIVATE_SCAN) was executed. Available only if enumerated in MSR_INTEGRITY_CAPABILITIES[10:9].	
63:32	Reserved: return all zeros.	
Register Address: 2D9H, 729	MSR_INTEGRITY_CAPABILITIES	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
	INTEGRITY_CAPABILITIES (R/O)	Module
0	STARTUP_SCAN_BIST	
	When set, supports Intel In-field Scan.	
3:1	Reserved: return all zeros.	
4	PERIODIC_SCAN_BIST	
	When set, supports Intel In-field Scan.	
23:5	Reserved: return all zeros.	
31:24	ID of the scan programs supported for this part. WRMSR(2C2H) verifies this value against the corresponding value in the scan-image header, i.e., Image_info.	
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSR	s," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCU	module.	
If SIGNAL_MCE is set, a Scan Status is logg	ed in MC4_STATUS and MC4_MISC.	
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 16.3.2.1, "IA32_MCi_CTL MSR	s," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCU	module.	
If SIGNAL_MCE is set, a Scan Status is logg	ed in MC4_STATUS and MC4_MISC.	
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 16.3.2.1, "IA32_MCi_CTL MSR	s," through Section 16.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PCU	module.	
If SIGNAL_MCE is set, a Scan Status is logg	ed in MC4_STATUS and MC4_MISC.	
Register Address: 413H, 1043	IA32_MC4_MISC	
See Section 16.3.2.1, "IA32_MCi_CTL MSR	s," through Section 16.3.2.4, "IA32_MC i _MISC MSRs."	Package
Bank MC4 reports MC errors from the PCU	module.	
If SIGNAL_MCE is set, a Scan Status is logg	ed in MC4_STATUS and MC4_MISC.	
Register Address: 492H, 1170	IA32_VMX_PROCBASED_CTLS3	
Capability Reporting Register of Tertiary P	rocessor-Based VM-Execution Controls (R/O)	
See Table 2-2.		
Register Address: 493H, 1171	IA32_VMX_EXIT_CTLS2	
Capability Reporting Register of Secondary	/ VM-Exit Controls (R/O)	
See Table 2-2.		
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	
Thread Missoarshitastural Control (D/k/)		Thread
Thread Microarchitectural Control (R/W) See Table 2-47. Register Address: 619H, 1561	MSR DRAM ENERGY STATUS	
	MSR_DRAM_ENERGY_STATUS	Package

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:0	Energy in 61 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 64DH, 1613	MSR_PLATFORM_ENERGY_STATUS	
Platform Energy Status (R/O)		Package
31:0	TOTAL_ENERGY_CONSUMED	
	Total energy consumption in J (32.0), in 10nsec units.	
63:32	TIME_STAMP	
	Time stamp (U32.0).	
Register Address: 65CH, 1628	MSR_PLATFORM_POWER_LIMIT	
Platform Power Limit Control (R/W-L)	·	Package
16:0	POWER_LIMIT_1	
	The average power limit value that the platform must not exceed over a time window as specified by the Power_Limit_1_TIME field.	
	The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPL_POWER_UNIT.	
17	POWER_LIMIT_1_EN	
	When set, the processor can apply control policies such that the platform average power does not exceed the Power_Limit_1 value over an exponential weighted moving average of the time window.	
18	CRITICAL_POWER_CLAMP_1	
	When set, the processor can go below the OS-requested P States to maintain the power below the specified Power_Limit_1 value.	
25:19	POWER_LIMIT_1_TIME	
	This indicates the time window over which the Power_Limit_1 value should be maintained.	
	This field is made up of two numbers from the following equation:	
	Time Window = (float) $((1+(X/4))*(2^Y))$, where:	
	X = POWER_LIMIT_1_TIME[23:22]	
	Y = POWER_LIMIT_1_TIME[21:17]	
	The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].	
	The default value is 0DH, and the unit is specified in MSR_RAPL_POWER_UNIT[Time Unit].	
31:26	Reserved.	
48:32	POWER_LIMIT_2	
	This is the Duration Power limit value that the platform must not exceed.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
49	Enable Platform Power Limit #2	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
50	Platform Clamping Limitation #2	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.	
57:51	POWER_LIMIT_2_TIME	
	This indicates the time window over which the Power_Limit_2 value should be maintained.	
	This field has the same format as the POWER_LIMIT_1_TIME field.	
62:58	Reserved.	
63	LOCK	
	Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 665H, 1637	MSR_PLATFORM_POWER_INFO	
Platform Power Information (R/W)		Package
16:0	MAX_PPL1	
	Maximum PP L1 value.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
31:17	MIN_PPL1	
	Minimum PP L1 value.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
48:32	MAX_PPL2	
	Maximum PP L2 value.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
55:49	MAX_TW	
	Maximum time window.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
62:56	Reserved.	
63	LOCK	
	Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 666H, 1638	MSR_PLATFORM_RAPL_SOCKET_PERF_STATUS	
Platform RAPL Socket Performance Statu	is (R/O)	Package
31:0	Count of limited performance due to platform RAPL limit.	
Register Address: 6A0H, 1696	IA32_U_CET	
Configure User Mode CET (R/W)		
See Table 2-2.		
Register Address: 6A2H, 1698	IA32_S_CET	
Configure Supervisor Mode CET (R/W)		
See Table 2-2.		
Register Address: 6A4H, 1700	IA32_PL0_SSP	
Linear address to be loaded into SSP on t	ransition to privilege level 0. (R/W)	
See Table 2-2.	,	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 6A5H, 1701	IA32_PL1_SSP	
Linear address to be loaded into SSP on tra	nsition to privilege level 1. (R/W)	
See Table 2-2.		
Register Address: 6A6H, 1702	IA32_PL2_SSP	
Linear address to be loaded into SSP on tra	nsition to privilege level 2. (R/W)	
See Table 2-2.		
Register Address: 6A7H, 1703	IA32_PL3_SSP	
Linear address to be loaded into SSP on tra	nsition to privilege level 3. (R/W)	
See Table 2-2.		
Register Address: 6A8H, 1704	IA32_INTERRUPT_SSP_TABLE_ADDR	
Linear address of a table of seven shadow s not 0) from the interrupt gate descriptor. (F See Table 2-2.	stack pointers that are selected in IA-32e mode using the IST index (when R/W)	
Register Address: 6E1H, 1761	IA32_PKRS	
•	th each protection domain for supervisor pages (R/W)	
See Table 2-2.		
Register Address: 776H, 1910	IA32 HWP CTL	
See Table 2-2.		
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
Memory Encryption Capability MSR		
See Table 2-2.		
Register Address: 985H, 2437	IA32_UINTR_RR	
User Interrupt Request Register (R/W)		
See Table 2-2.		
Register Address: 986H, 2438	IA32_UINTR_HANDLER	
User Interrupt Handler Address (R/W)		
See Table 2-2.		
Register Address: 987H, 2439	IA32_UINTR_STACKADJUST	
User Interrupt Stack Adjustment (R/W)		
See Table 2-2.		
Register Address: 988H, 2440	IA32_UINTR_MISC	
User-Interrupt Target-Table Size and Notifi	cation Vector (R/W)	
See Table 2-2.		
Register Address: 989H, 2441	IA32_UINTR_PD	
User Interrupt PID Address (R/W)		
See Table 2-2.		
Register Address: 98AH, 2442	IA32_UINTR_TT	
User-Interrupt Target Table (R/W) See Table 2-2.		

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	,
Register Information / Bit Fields	Bit Description	Scope
Register Address: C70H, 3184	MSR_B1_PMON_EVNT_SEL0	
Uncore B-box 1 perfmon event select MSR.		Package
Register Address: C71H, 3185	MSR_B1_PMON_CTR0	
Uncore B-box 1 perfmon counter MSR.	•	Package
Register Address: C72H, 3186	MSR_B1_PMON_EVNT_SEL1	
Uncore B-box 1 perfmon event select MSR.		Package
Register Address: C73H, 3187	MSR_B1_PMON_CTR1	
Uncore B-box 1 perfmon counter MSR.		Package
Register Address: C74H, 3188	MSR_B1_PMON_EVNT_SEL2	
Uncore B-box 1 perfmon event select MSR.		Package
Register Address: C75H, 3189	MSR_B1_PMON_CTR2	
Uncore B-box 1 perfmon counter MSR.		Package
Register Address: C76H, 3190	MSR_B1_PMON_EVNT_SEL3	
Uncore B-box 1vperfmon event select MSR		Package
Register Address: C77H, 3191	MSR_B1_PMON_CTR3	
Uncore B-box 1 perfmon counter MSR.	•	Package
Register Address: C82H, 3122	MSR_W_PMON_BOX_OVF_CTRL	
Uncore W-box perfmon local box overflow	control MSR.	Package
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
See Table 2-2.		
Register Address: C90H–C9EH, 3216– 3230	IA32_L3_QOS_MASK_0 through IA32_L3_QOS_MASK_14	
See Table 2-50.		Package
Register Address: D10H—D17H, 3344— 3351	IA32_L2_QOS_MASK_[0-7]	
IA32_CR_L2_QOS_MASK_[0-7]		Соге
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[$[15:0] \ge 0$. See Table 2-2.	
Register Address: D93H, 3475	IA32_PASID	
See Table 2-2.		
Register Address: 1200H–121FH, 4608– 4639	IA32_LBR_x_INFO	
Last Branch Record Entry X Info Register (F	//W)	
See Table 2-2.		
Register Address: 1406H, 5126	IA32_MCU_CONTROL	
See Table 2-2.		
Register Address: 14CEH, 5326	IA32_LBR_CTL	
Last Branch Record Enabling and Configura	tion Register (R/W)	
See Table 2-2.		

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 14CFH, 5327	IA32_LBR_DEPTH	
Last Branch Record Maximum Stack Depth F	Register (R/W)	
See Table 2-2.		
Register Address: 1500H—151FH, 5376— 5407	IA32_LBR_x_FROM_IP	
Last Branch Record Entry X Source IP Regis	ter (R/W)	
See Table 2-2.		
Register Address: 1600H–161FH, 5632– 5663	IA32_LBR_x_TO_IP	
Last Branch Record Entry X Destination IP F	Register (R/W)	
See Table 2-2.		

2.17.9 MSRs Introduced in the Intel[®] Core[™] Ultra 7 Processor Supporting Performance Hybrid Architecture

Table 2-53 lists additional MSRs for the Intel Core Ultra 7 processor with a CPUID Signature DisplayFamily_Display-Model value of 06_AAH. Table 2-54 lists the MSRs unique to the processor P-core. Table 2-55 lists the MSRs unique to the processor E-core.

Table 2-53. Additional MSRs Supported by the Intel[®] Core[™] Ultra 7 Processors Supporting Performance Hybrid Architecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
26:0	Reserved.	
27	UC_STORE_THROTTLE	
	If set to 1, when enabled, the processor will only allow one in- progress UC store at a time.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC lock will cause a #GP(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 9.1.2.3, "Features to Disable Bus Locks."	
63:30	Reserved.	
Register Address: 7AH, 122	IA32_FEATURE_ACTIVATION	
Feature Activation (R/W)		
Implements Feature Activation command. WRMSR	to this address activates all 'activatable' features on this thread.	
See Table 2-2.		
Register Address: 80H, 128	MSR_TRACE_HUB_STH_ACPIBAR_BASE	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_TRACE_HUB_STH_ACPIBAR_BASE (R/W)		Thread
This register is used by BIOS to program Trace Hu	b STH base address that will be used by AET messages.	
0	LOCK	
	Lock bit. If set, this MSR cannot be re-written anymore. The lock bit has to be set in order for the AET packets to be directed to Trace Hub MMIO.	
17:1	Reserved.	
45:18	ADDRESS	
	AET target address in Trace Hub MMIO space.	
63:46	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration (R/W)		Соге
3:0	PKG_C_STATE_LIMIT	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package.	
	The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings may be supported:	
	0000b: C0/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	0110b: C8	
	0111b: C9	
	1000b: C10	
7:4	MAX_CORE_C_STATE	
	Possible values are: 0000—reserved; 0001—C1; 0010—C3, 0011—C6.	
9:8	Reserved.	
10	IO_MWAIT_REDIRECTION_ENABLE	
	When set, will map IO_read instructions sent to IO registers PMG_IO_BASE_ADDR.PMB0+0/1/2 to MWAIT(C2,3,4) instructions; applies to deepc4 too.	
14:11	Reserved.	
15	CFG_LOCK	
	When set, locks bits 15:0 of this register for further writes, until the next reset occurs.	
24:16	Reserved.	
25	C3_STATE_AUTO_DEMOTION_ENABLE	
	When set, processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid
Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
26	C1_STATE_AUTO_DEMOTION_ENABLE	
	When set, processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	ENABLE_C3_UNDEMOTION	
	Enable Un-Demotion from Demoted C3.	
28	ENABLE_C1_UNDEMOTION	
	Enable Un-Demotion from Demoted C1.	
29	ENABLE_PKGC_AUTODEMOTION	
	Enable Package C-State Auto-Demotion. It enables use of the history of past package C-state depth and residence, as a factor in determining C-State depth.	
30	ENABLE_PKGC_UNDEMOTION	
	Enable Package C-State Un-Demotion. It enables considering cases where demotion was the incorrect decision in determining C-State depth.	
31	TIMED_MWAIT_ENABLE	
	When set, enables Timed MWAIT feature. MWAIT would #GP on attempts to do setup MWAIT timer if this bit is not set.	
63:32	Reserved.	
Register Address: E4H, 228	MSR_IO_CAPTURE_BASE	
IO Capture Base (R/W) Power Management IO Redirection in C-state. S	ee http://bioshits.org	Соге
15:0	LVL_2_BASE_ADDRESS	
	Specifies the base address visible to software for IO redirection. If MSR_PKG_CST_CONFIG_CONTROL.IO_MWAIT_REDIRECTION_ENA BLE, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	CST_RANGE	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL.IO_MWAIT_REDIRECTION_ENA BLE:	
	000b—C3 is the max C-State to include.	
	001b—C6 is the max C-State to include.	
	010b—C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Feature Configuration (R/W)		Соге
0	AESNI_LOCK	
	Once this bit is set, writes to this register will not be allowed.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	AESNI_DISABLE This bit disables Advanced Encryption Standard feature on this processor core. To disable AES, BIOS will write '11 to this MSR on every core.	
63:2	Reserved.	
Register Address: 140H, 320	MSR_FEATURE_ENABLES	
Feature Enable (R/W) Miscellaneous enables for thread specific features		Thread
0	CPUID_GP_ON_CPL_GT_0 Causes CPUID to #GP if CPL greater than 0 and not in SMM.	
63:1	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target (R/W) Legacy register holding temperature related cons	tants for Platform use.	Package
6:0	TCC Offset Time Window Describes the RATL averaging time window.	
7	TCC Offset Clamping Bit When enabled will allow RATL throttling below P1.	
15:8	Temperature Control Offset Fan Temperature Target Offset (a.k.a. T-Control) indicates the relative offset from the Thermal Monitor Trip Temperature at which fans should be engaged.	
23:16	TCC Activation Temperature The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
30:24	TCC Activation Offset Specifies a temperature offset in degrees C from the temperature target (bits 23:16). PROCHOT# will assert at the offset target temperature. Write is permitted only if MSR_PLATFORM_INFO[30] is set.	
31	LOCKED When set, this entire register becomes read-only.	
63:2	Reserved.	
Register Address: 1A4H, 420	MSR_PREFETCH_CONTROL	
PREFETCH Control (R/W) Prefetch disable bits.		Thread
0	L2_HARDWARE_PREFETCHER_DISABLE If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	

Table 2-53. Additional MSRs Supported by the Intel[®] Core[™] Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE	
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU_IP_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
4	DCU_NEXT_PAGE_PREFETCH_DISABLE	
	If 1, disables Next Page prefetcher.	
5	AMP_PREFETCH_DISABLE	
	If 1, disables L2 Adaptive Multipath Probability (AMP) prefetcher.	
6	LLC_PAGE_PREFETCH_DISABLE	
	If 1, disables the LLC Page prefetcher.	
7	AOP_PREFETCH_DISABLE	
8	STREAM_PREFETCH_CODE_FETCH_DISABLE	
63:9	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	
OFFCORE_RSP_0 (R/W) Offcore Response Event Select Register		Thread
0	TRUE_DEMAND_CACHE_LOAD	
	Demand Data Rd = DCU reads (includes partials) that is not tagged homeless.	
1	DEMAND_RFO	
	Demand Instruction fetch = IFU Fetches. ItoM or RFO that is not tagged homeless.	
2	DEMAND_CODE_READ	
	Demand Instruction fetch = IFU Fetches. CRd or CRd_UC.	
3	CORE_MODIFIED_WRITEBACK	
	WBMtol or WBMtoE.	
4	HW_PREFETCH_MLC_LOAD	
	L2 prefetcher requests triggered by reads from MEC (except those triggered by I-side).	
5	HW_PREFETCH_MLC_RF0	
	L2 prefetcher requests triggered by RFOs.	
с	HW_PREFETCH_MLC_CODE	
6		
ь 	L2 prefetcher requests triggered by I-side requests.	
7	L2 prefetcher requests triggered by I-side requests. HW_PREFETCH_LLC_LOAD	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
8	HW_PREFETCH_LLC_RFO	
	LLC prefetch requests triggered by RFO.	
9	HW_PREFETCH_LLC_CODE	
	LLC prefetch requests triggered by CRd.	
10	L1_HWPREFETCH	
	Covers Hardware PFRFO, PFNEAR, PFMED, PFFAR, PFHW, PFNTA, PFNPP, PFIPP including the homeless versions.	
11	ALL_STREAMING_STORE	
	Write Combining. WCiL or WCiLF.	
12	CORE_NON_MODIFIED_WB	
	WBEFtol or WBEFtoE.	
13	LLC_PREFETCH	
	LLC prefetch of load/code/RFO.	
14	L1_SWPREFETCH	
	Covers Software PFRFO, PFNEAR, PFMED, PFFAR, PFHW, PFNTA, PFNPP, PFIPP including the homeless versions.	
15	OTHER	
	Includes CLFlush, CLFlushOPT, CLDemote, CLWB, Enqueue SetMonitor, PortIn, IntA, Lock, SplitLock, Unlock, SpCyc, ClrMonitor, PortOut, IntPriUp, IntLog, IntPhy, EOI, RdCurr, WbStol, LLCWBInv, LLCInv, NOP, PCOMMIT.	
16	ANY_RESP	
	Match on any response.	
17	SUPPLIER_NONE	
	No Supplier Details. DATA_PRE [6:3] = 0.	
18	LLC_HIT_M_STATE	
	LLC/L3, M-state, DATA_PRE [6:3] = 2.	
19	LLC_HIT_E_STATE	
	LLC/L3, E-state, DATA_PRE [6:3] = 4.	
20	LLC_HIT_S_STATE	
	LLC/L3, S-state, DATA_PRE [6:3] = 6.	
21	LLC_HIT_F_STATE	
	LLC/L3, F-state, DATA_PRE [6:3] = 8.	
22	FAR_MEM_LOCAL	
	Far Memory, Local, DATA_PRE [6:3] = 1.	
23	FAR_MEM_REMOTE_0_HOP	
	Far Memory, Remote 0-hop, DATA_PRE [6:3] = 3.	
24 25	FAR_MEM_REMOTE_1_HOP	
	Far Memory, Remote 1-hop, DATA_PRE [6:3] = 5.	
	FAR_MEM_REMOTE_2_PLUS_HOP	
	Far Memory, Rem 2+ hop, DATA_PRE [6:3] = 7.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
26	NEAR_MEM_MISS_LOCAL_NODE	
	LLC Miss Local Node. Near Memory, Local DATA_PRE [6:3] = E.	
27	NEAR_MEM_REMOTE_0_HOP	
	Near Memory, Remote O-hop, DATA_PRE [6:3] = B	
28	NEAR_MEM_REMOTE_1_HOP	
	Near Memory, Remote 1-hop, DATA_PRE [6:3] = D.	
29	NEAR_MEM_REMOTE_2_PLUS_HOP	
	Near Memory, Remote 2+ hop, DATA_PRE [6:3] = F.	
30	SPL_HIT	
31	SNOOP_NONE	
	No details as to Snoop-related info. Snoop Info: None, DATA_PRE	
	[2:0] = 0.	
32	NOT_NEEDED	
	No snoop was needed to satisfy the request. Snoop Info: Not	
	needed, DATA_PRE [2:0] = 1.	
33	MISS	
	No snoop was needed to satisfy the request. Snoop Info: Miss, DATA_PRE [2:0] = 2.	
34	HIT_NO_FWD	
	A snoop was needed and it Hits in at least one snooped cache. Hit denotes a cache-line was valid before snoop effect. Snoop Info: Hit No Fwd, DATA_PRE [2:0] = 3.	
35	HIT_EF_WITH_FWD	
	A snoop was needed and data was Forwarded from a remote socket. Snoop Info: Hit EF w/Fwd, DATA_PRE [2:0] = 4.	
36	HITM	
55	A snoop was needed and it HitMed in local or remote cache. HitM denotes a cache-line was modified before snoop effect. Snoop Info: HitM, DATA_PRE [2:0] = 5.	
37	NON_DRAM	
	Target was non-DRAM system address. Snoop Info: HitM, DATA_PRE [2:0] = 5.	
38	GO_ERR	
	GO-ERR, RspData[3:0] = 0100.	
39	GO_NO_GO	
	 GO-NoGO, RspData[3:0] = 0111.	
40	INPKG_MEM_LOCAL	
	In-package Memory, Local, DATA_PRE [6:3] = 9.	
41	INPKG_MEM_NONLOCAL	
	In-package Memory, Non-Local, DATA_PRE [6:3] = C.	
43:42	Reserved.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
44	UC_LOAD	
	PRd or UCRdF.	
45	UC_STORE	
	WiL.	
46	PARTIAL_STREAMING_STORES	
	WCiL.	
47	FULL_STREAMING_STORES	
	WCiLF.	
48	L1_MODIFIED_WB	
	EVICTION EXTTYPE from MEC.	
49	L2_MODIFIED_WB	
	WBMtol or WBMtoE.	
50	PSMI	
	MemPushWr_NS (PSMI only).	
51	ITOM	
	ItoM.	
63:52	Reserved.	
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
OFFCORE_RSP_1 (R/W)		Thread
Offcore Response Event Select Register. See I	MSR_OFFCORE_RSP_0 (at1A6H).	
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management Control (R/	W)	Package
Various model-specific features enumeration.	See http://biosbits.org.	
0	Reserved.	
1	ENABLE_HWP_VOTING_RIGHT	
	When set (1), The CPU will take into account thread HWP requests for threads that have voting rights only (ignores thread requests if they do not have voting rights). When reset(0), The CPU will take into account all thread HWP requests, even for threads that don't have voting rights. Setting this bit will cause the HWP Base feature bit to be reported in CPUID as present; clearing will cause it to be reported as non-present.	
5:2	Reserved.	
6	ENABLE_HWP	
	Setting this bit will cause the HWP Base feature bit to report as present in CPUID; clearing this bit will cause CPUID to report the feature as non-present.	
7	ENABLE_HWP_INTERRUPT	
	Setting this bit will cause the HWP Interrupt feature CPUID[6].EAX[8] bit to report as present; clearing will report as non-present.	

Register Address: Hex, Decimal	Register Name	1
Register Information / Bit Fields	Bit Description	Scope
8	ENABLE_OUT_OF_BAND_AUTONOMOUS	
	Setting this bit will cause the HWP Autonomous feature bit to report as present; clearing will report as non-present.	
11:9	Reserved.	
12	ENABLE_HWP_EPP	
	Enable HWP EPP. Setting this bit (1) will cause the HWP CPUID[6].EAX[10] Energy Performance Preference bit to report as present (1); clearing will report as non-present (0).	
13	LOCK	
	Setting this bit will prevent the BIOS specific bits from changing until the next reset. i.e., only Bits [0,22] which are meant for OS use can be changed once the LOCK bit is set.	
63:14	Reserved.	
Register Address: 1ADH, 429	MSR_PRIMARY_TURBO_RATIO_LIMIT	
Primary Maximum Turbo Ratio Limit (R/W)	·	Package
Software can configure these limits when MSR_P group. Maximum ratio for groups with more cores	LATFORM_INFO[28] = 1. Specifies Maximum Ratio Limit for each must decrease monotonically.	
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	
47:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
63:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 1F1H, 497	MSR_CRASHLOG_CONTROL	
Crash Log Control (R/W)		Thread
Write data to a Crash Log configuration.		
0	CDDIS	
	CrashDump_Disable: If set, indicates that Crash Dump is disabled.	
1	EN_GPRS	
	Collect GPRs on a crash dump. Only meaningful when CDDIS is zero.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
2	EN_GPRS_IN_SMM	
	Collect GPRs in SMM on a crash dump. Only meaningful when CDDIS is zero. EN_GPRS will override this control,	
3	TRIPLE_FAULT_SHUTDOWN	
	Collect a crash log on a triple fault shutdown. Only meaningful when CDDIS is zero.	
63:4	Reserved.	
Register Address: 1F5H, 501	MSR_PRMRR_PHYS_MASK	
Processor Reserved Memory Range Register - Phy	/sical Mask (R/W)	Соге
9:0	Reserved.	
10	LOCK	
	Once set, this bit prevents software from modifying the PRMRR.	
11	VALID	
	This bit serves as the enable for the PRMRR; the PRMRR must be LOCKed before it can be enabled.	
19:12	Reserved.	
45:20	MASK	
	PRMRR Address Mask.	
63:46	Reserved.	
Register Address: 1FCH, 508	MSR_POWER_CTL	
Power Control Register (R/W)		Package
See http://biosbits.org.		
0	ENABLE_BIDIR_PROCHOT	
	Used to enable or disable the response to PROCHOT# input.	
	When set/enabled, the platform can force the CPU to throttle to a lower power condition such as Pn/Pm by asserting prochot#. When clear/disabled (default), the CPU ignores the status of the prochot input signal.	
1	C1E_ENABLE	
	When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	
2	SAPM_IMC_C2_POLICY	
	This bit determines if self-refresh activation is allowed when entering Package C2 State. If it is set to 0b, PCODE will keep the FORCE_SR_OFF bit asserted in Package C2 State and allow its negation according to the defined latency negotiations with the PCH and Display Engine in Package C3 and deeper states. Otherwise, self-refresh is allowed in Package C2 State.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
3	FAST_BRK_SNP_EN	
	This bit controls the VID swing rate for the OTHER_SNP_WAKE events that are detected by the iMPH. This is the event that is detected by the iMPH when a non-DMI snoopable request is observed while UCLK domain is not functional.	
	Ob: Use slow VID swing rate.	
17.4	1b: Use fast VID swing rate.	
17:4	Reserved.	
18	PWR_PERF_PLTFRM_OVR	
	Power performance platform override.	
19	EE_TURBO_DISABLE Setting this bit disables the P-States energy efficiency	
	optimization. Default value is 0. Disable/enable the energy efficiency optimization in P-State legacy mode (when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an effect only in the turbo range or into PERF_MIN_CTL value if it is not zero set. In HWP mode (IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect between the OS desired or OS maximize to the OS minimize performance setting.	
20	RTH_DISABLE	
	Setting this bit disables the Race to Halt optimization and avoids this optimization limitation to execute below the most efficient frequency ratio. Default value is 0 for processors that support Race to Halt optimization.	
21	DIS_PROCHOT_OUT	
	Prochot output disable.	
22	PROCHOT_RESPONSE	
	Prochhot configurable response enable.	
23	VR_THERM_ALERT_DISABLE_LOCK	
	When set to 1, locks PROCHOT related bits of this MSR. Once set, a reset is required to clear this bit.	
24	VR_THERM_ALERT_DISABLE	
	When set to 1, disables the VR_THERMAL_ALERT signaling.	
25	DISABLE_RING_EE	
	Disable Ring EE.	
26	DISABLE_SA_OPTIMIZATION	
	Disable SA optimization.	
27	DISABLE_OOK	
	Disable OOK.	
28	DISABLE_AUTONOMOUS	
	Disable HWP autonomous mode.	
29	Reserved.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
30	CSTATE_PREWAKE_DISABLE	
	C-state pre-wake disable.	
63:31	Reserved.	
Register Address: 2A0H, 672	MSR_PRMRR_BASE_0	
Processor Reserved Memory Range Register - P	Physical Base Control Register (R/W)	Core
2:0	МЕМТҮРЕ	
	Memory type for PRMRR accesses.	
3	CONFIGURED	
	PRMRR base configured.	
19:4	Reserved.	
45:20	BASE	
	PRMRR base address.	
63:46	Reserved.	
Register Address: 474H, 1140	IA32_MC29_CTL	
MC29_CTL. See Table 2-2.		Package
Register Address: 475H, 1141	IA32_MC29_STATUS	
MC29_STATUS. See Table 2-2.		Package
Register Address: 476H, 1142	IA32_MC29_ADDR	
MC29_ADDR. See Table 2-2.		Package
Register Address: 477H, 1143	IA32_MC29_MISC	
MC29_MISC. See Table 2-2.		Package
Register Address: 478H, 1144	IA32_MC30_CTL	
MC30_CTL. See Table 2-2.		Package
Register Address: 479H, 1145	IA32_MC30_STATUS	
MC30_STATUS. See Table 2-2.		Package
Register Address: 47AH, 1146	IA32_MC30_ADDR	
MC30_ADDR. See Table 2-2.		Package
Register Address: 47BH, 1147	IA32_MC30_MISC	
MC30_MISC. See Table 2-2.		Package
Register Address: 47CH, 1148	IA32_MC31_CTL	
MC31_CTL. See Table 2-2.		Package
Register Address: 47DH, 1149	IA32_MC31_STATUS	1 5
MC31_STATUS. See Table 2-2.		Package
Register Address: 47EH, 1150	IA32_MC31_ADDR	1 3-
MC31_ADDR. See Table 2-2.		Package
Register Address: 47FH, 1151	IA32_MC31_MISC	. 568696
MC31_MISC. See Table 2-2.		Package

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Scope	
Register Address: 4E0H, 1248	MSR_SMM_FEATURE_CONTROL		
Enhanced SMM Feature Control (R/W)		Package	
Reports SMM capability enhancement.			
0	LOCK		
	When set, locks this register from further changes.		
1	SMM_CPU_SAVE_EN		
	If 0, SMI/RSM will save/restore state in SMRAM		
	If 1, SMI/RSM will save/restore state from SRAM.		
2	SMM_CODE_CHK_EN		
	When clear (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR. When set, any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.		
63:3	Reserved.		
Register Address: 601H, 1537	MSR_VR_CURRENT_CONFIG		
Power Limit 4 (PL4) (R/W)		Package	
Package-level maximum power limit (in Watts)	. It is a proactive, instantaneous limit.		
15:0	CURRENT_LIMIT		
	PL4 Value in 0.125 A increments. This field is locked by MSR_VR_CURRENT_CONFIG.LOCK. When the LOCK bit is set to 1, this field becomes Read Only.		
30:16	Reserved.		
31	LOCK		
	This bit will lock the CURRENT_LIMIT settings in this register and will also lock this setting. This means that once set to 1, the CURRENT_LIMIT setting and this bit become Read Only until the next Warm Reset.		
63:32	Reserved.		
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT		
Uncore Ratio Limit (R/W)		Package	
Min/Max Ratio Limits for Uncore LLC and Ring.			
6:0	MAX_CLR_RATIO		
	Maximum allowed ratio for the Ring and Last Level Cache (LLC).		
7	Reserved.		
14:8	MIN_CLR_RATIO		
	Minimum allowed ratio for the Ring and Last Level Cache (LLC).		
63:15	Reserved.		
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT		
MSR_PP0_POWER_LIMIT (R/W)		Package	
PPO RAPL power unit control.		. senege	

Register Name Register Address: Hex, Decimal Register Information / Bit Fields Bit Description Scope IA PP PWR LIM 14:0 This is the power limitation on the IA cores power plane. The unit of measurement is defined in PACKAGE POWER SKU UNIT MSR[PWR UNIT]. 15 PWR LIM CTRL EN This bit must be set in order to limit the power of the IA cores power plane. Ob: IA cores power plane power limitation is disabled. 1b: IA cores power plane power limitation is enabled. 16 PP CLAMP LIM Power Plane Clamping limitation; allow going below P1. Ob: PBM is limited between P1 and P0. 1b: PBM can go below P1. 23:17 CTRL_TIME_WIN $x = CTRL_TIME_WIN[23:22]$ v = CTRL TIME WIN[21:17]The timing interval window is Floating Point number given by 1.x * power(2,y). The unit of measurement is defined in PACKAGE POWER SKU UNIT MSRITIME UNITI. The maximal time window is bounded by PACKAGE POWER SKU MSR[PKG MAX WIN]. The minimum time window is 1 unit of measurement (as defined above). 30:24 Reserved. 31 PP PWR LIM LOCK When set, all settings in this register are locked and are treated as Read Only. 63:32 Reserved. MSR CORE PERF LIMIT REASONS Register Address: 64FH, 1615 Core Performance Limit Reasons Package Indicator of Frequency Clipping in Processor Cores. (Frequency refers to processor core frequency.) 0 PROCHOT (R/O) PROCHOT Status. When set, frequency is reduced below the operating system request due to assertion of external PROCHOT. 1 THERMAL (R/O) Thermal Status. When set, frequency is reduced below the operating system request due to a thermal event. 3:2 Reserved. 4 RSR LIMIT (R/O) Residency State Regulation Status. When set, frequency is reduced below the operating system request due to residency state regulation limit.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
5	RATL (R/O)	
	Running Average Thermal Limit Status. When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL).	
6	VR_THERMALERT (R/O)	
	VR Therm Alert Status. When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR).	
7	VR_TDC (R/O)	
	VR Therm Design Current Status. When set, frequency is reduced below the operating system request due to VR thermal design current limit.	
8	OTHER (R/O)	
	Other Status. When set, frequency is reduced below the operating system request due to electrical or other constraints.	
9	Reserved.	
10	PBM_PL1 (R/O)	
	Package/Platform-Level Power Limiting PL1 Status. When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1.	
11	PBM_PL2 (R/O)	
	Package/Platform-Level PL2 Power Limiting Status. When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3.	
12	MAX_TURBO_LIMIT (R/O)	
	Max Turbo Limit Status. When set, frequency is reduced below the operating system request due to multi-core turbo limits.	
13	TURBO_ATTEN (R/O)	
	Turbo Transition Attenuation Status. When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.	
15:14	Reserved.	
16	PROCHOT_LOG (R/W)	
	PROCHOT Log. When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
17	THERMAL_LOG (R/W)	
	Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
20	RSR_LIMIT_LOG (R/W) Residency State Regulation Log. When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
21	RATL_LOG (R/W) Running average thermal limit Log, RW, When set by PCODE indicates that Running average thermal limit has cause IA frequency clipping. Software should write to this bit to clear the status in this bit.	
22	VR_THERMALERT_LOG (R/W) VR Therm Alert Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
23	VR_TDC_LOG (R/W) VR Thermal Design Current Log. When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
24	OTHER_LOG (R/W) Other Log. When set, indicates that the Other Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	PBM_PL1_LOG (R/W) Package/Platform-Level PL1 Power Limiting Log. When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
27	PBM_PL2_LOG (R/W) Package/Platform-Level PL2 Power Limiting Log. When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
28	MAX_TURBO_LIMIT_LOG (R/W) Max Turbo Limit Log. When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
29	TURBO_ATTEN_LOG (R/W) Turbo Transition Attenuation Log. When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 650H, 1616	MSR_SECONDARY_TURBO_RATIO_LIMIT	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Secondary Maximum Turbo Ratio Limit (R/W)		Package
Software can configure these limits when MSR_PL	_ATFORM_INFO[28] = 1.	
Specifies Maximum Ratio Limit for each group. Max monotonically.	ximum ratio for groups with more cores must decrease	
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	
47:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
63:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 65CH, 1628	MSR_PLATFORM_POWER_LIMIT	
Platform Power Limit Control (R/W)		Package
Allows platform BIOS to limit power consumption of power consumption is specified via Platform_Power	of the platform devices to the specified values. The Long Duration er_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration orm_Power_Limit_2 with duration chosen by the processor. The gorithm in the placement of the time windows.	
14:0	POWER_LIMIT_1	
	Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field. The default value is the Thermal Design Power (a.k.a TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.	
15	POWER_LIMIT_1_EN	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit 1 over the time window specified by Power Limit 1 Time Window.	
16	CRITICAL_POWER_CLAMP_1	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit 1 value.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
23:17	POWER_LIMIT_1_TIME	
	Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation:	
	Time Window = $(float) ((1+(X/4))*(2^Y))$, where:	
	X = POWER_LIMIT_1_TIME[23:22]	
	Y = POWER_LIMIT_1_TIME[21:17]	
	The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].	
	The default value is ODH, The unit is specified in MSR_RAPLPOWER_UNIT[Time Unit]	
31:24	Reserved.	
46:32	POWER_LIMIT_2	
	Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor. The recommended default value is 1.25 times the Long Duration Power Limit (i.e., Platform Power Limit 1).	
47	POWER_LIMIT_2_EN	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit 2 over the Short Duration time window.	
48	CRITICAL_POWER_CLAMP_2	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit 2 value.	
62:49	Reserved.	
63	LOCK	
	Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 6BOH, 1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	
MSR_GRAPHICS_PERF_LIMIT_REASONS		Package
Indicator of Frequency Clipping in the Processo	or Graphics. (Frequency refers to processor graphics frequency.)	-
0	PROCHOT (R/O)	
	PROCHOT Status. When set, frequency is reduced due to assertion of external PROCHOT.	
1	THERMAL (R/O)	
	Thermal Status. When set, frequency is reduced due to a thermal event.	
4:2	Reserved.	
5	RATL (R/O)	
	Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
6	VR_THERMALERT (R/O)	
	VR Therm Alert Status. When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR_TDC (R/O)	
	VR Thermal Design Current Status. When set, frequency is reduced due to VR TDC limit.	
8	OTHER (R/O)	
	Other Status. When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	PBM_PL1 (R/O)	
	Package/Platform-Level Power Limiting PL1 Status. When set, frequency is reduced due to package/platform-level power limiting PL1.	
11	PBM_PL2 (R/O)	
	Package/Platform-Level PL2 Power Limiting Status. When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.	
12	INEFFICIENT_OPERATION (R/O)	
	Inefficient Operation Status. When set, processor graphics frequency is operating below target frequency.	
15:13	Reserved.	
16	PROCHOT_LOG (R/W)	
	PROCHOT Log. When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
17	THERMAL_LOG (R/W)	
	Thermal Log. When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	
21	RATL_LOG (R/W)	
	Running Average Thermal Limit Log. When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
22	VR_THERMALERT_LOG (R/W)	
	VR Therm Alert Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
23	VR_TDC_LOG (R/W)	
	VR Thermal Design Current Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	

Table 2-53. Additional MSRs Supported by the Intel® Core™ Ultra 7 Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Scope	
24	OTHER_LOG (R/W)		
	Other Log. When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.		
25	Reserved.		
26	PBM_PL1_LOG (R/W)		
	Package/Platform-Level PL1 Power Limiting Log. When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.		
27	PBM_PL2_LOG (R/W)		
	Package/Platform-Level PL2 Power Limiting Log. When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.		
28	INEFFICIENT_OPERATION_LOG (R/W)		
	Inefficient Operation Log. When set, indicates that the Inefficient Operation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.		
63:29	Reserved.		
Register Address: 6B1H, 1713	MSR_RING_PERF_LIMIT_REASONS		
MSR_RING_PERF_LIMIT_REASONS		Package	
Indicator of Frequency Clipping in the Ring Interco	nnect. (Frequency refers to ring interconnect in the uncore.)		
0	PROCHOT (R/O)		
	PROCHOT Status. When set, frequency is reduced due to		
	assertion of external PROCHOT.		
1	THERMAL (R/O)		
1			
1 4:2	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal		
	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event.		
4:2	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event. Reserved.		
4:2	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event. Reserved. RATL (R/O) Running Average Thermal Limit Status. When set, frequency is		
4:2 5	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event. Reserved. RATL (R/O) Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit.		
4:2 5	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event. Reserved. RATL (R/O) Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit. VR_THERMALERT (R/O) VR Therm Alert Status. When set, frequency is reduced due to a		
4:2 5 6	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event. Reserved. RATL (R/O) Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit. VR_THERMALERT (R/O) VR Therm Alert Status. When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.		
4:2 5 6	THERMAL (R/O) Thermal Status. When set, frequency is reduced due to a thermal event. Reserved. RATL (R/O) Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit. VR_THERMALERT (R/O) VR Therm Alert Status. When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator. VR_TDC (R/O) VR Thermal Design Current Status. When set, frequency is		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
9	Reserved.	
10	PBM_PL1 (R/O)	
	Package/Platform-Level Power Limiting PL1 Status. When set, frequency is reduced due to package/platform-level power limiting PL1.	
11	PBM_PL2 (R/O)	
	Package/Platform-Level PL2 Power Limiting Status. When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.	
15:12	Reserved.	
16	PROCHOT_LOG (R/W)	
	PROCHOT Log. When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
17	THERMAL_LOG (R/W)	
	Thermal Log. When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	
21	RATL_LOG (R/W)	
	Running Average Thermal Limit Log. When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
22	VR_THERMALERT_LOG (R/W)	
	VR Therm Alert Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
23	VR_TDC_LOG (R/W)	
	VR Thermal Design Current Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
24	OTHER_LOG (R/W)	
	Other Log. When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	PBM_PL1_LOG (R/W)	
	Package/Platform-Level PL1 Power Limiting Log. When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
27	PBM_PL2_LOG (R/W)	
	Package/Platform-Level PL2 Power Limiting Log. When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
63:28	Reserved.	
Register Address: 9FBH, 2555	IA32_TME_CLEAR_SAVED_KEY	
IA32_TME_CLEAR_SAVED_KEY (R/W)		Package
See Table 2-2.		
Register Address: 9FFH, 2559	MSR_CORE_MKTME_ACTIVATE	
MSR_CORE_MKTME_ACTIVATE (R/O)		Соге
MSR to read TME_ACTIVATE[MK_TME_KEYID_BITS	5].	
31:0	Reserved.	
35:32	READ_MK_TME_KEYID_BITS	
	This value will be returned on a RDMSR, but must be zero on a WRMSR.	
63:36	Reserved.	

The MSRs listed in Table 2-54 are unique to the Intel Core Ultra 7 processor P-core. These MSRs are not supported on the processor E-core.

Table 2-54. MSRs Supported by the Intel® Core™ Ultra 7 Processor P-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 30CH, 780	IA32_FIXED_CTR3	
Fixed-Function Performance Counter 3 (R/W)		Thread
47:0	FIXED_COUNTER	
	Top-down Microarchitecture Analysis unhalted number of available slots counter.	
63:48	Reserved.	
Register Address: 329H, 809	MSR_PERF_METRICS	
Performance Metrics (R/W)		Thread
	lown Micro-architecture Analysis (TMA) metrics. It exposes the four re divided into four 8 bit fields, each of which is an integer percentage ixed counter 3).	
7:0	RETIRING	
	Percent of utilized by uops that eventually retire (commit).	
15:8	BAD_SPECULATION	
	Percent of Wasted due to incorrect speculation, covering Utilized by uops that do not retire, or Recovery Bubbles (unutilized slots).	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
23:16	FRONTEND_BOUND	
	Percent of Unutilized slots where Front-end did not deliver a uop while Back-end is ready.	
31:24	BACKEND_BOUND	
	Percent of Unutilized slots where a uop was not delivered to Back- end due to lack of Back-end resources.	
39:32	MULTI_UOPS	
	Frontend bound.	
47:40	BRANCH_MISPREDICTS	
	Frontend bound.	
55:48	FRONTEND_LATENCY	
	Frontend bound.	
63:56	MEMORY_BOUND	
	Frontend bound.	
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	
Thread Microarchitectural Control (R/W)	-	Thread
See Table 2-47.		
Register Address: 541H, 1345	MSR_CORE_UARCH_CTL	
Core Microarchitecture Control MSR (R/W) See Table 2-44.		Core

Table 2-54. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor P-core (Contd.)

The MSRs listed in Table 2-48 are unique to the Intel Core Ultra 7 processor E-core. These MSRs are not supported on the processor P-core.

Table 2-55. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor E-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4F0H, 1264	MSR_SAF_CTRL	
SAF Control (W/O)		Package
Extension to SAF.		
0	INVALIDATE_CURRENT_STRIDE	
	Invalidate all chunks in current stride.	
63:1	Reserved.	
Register Address: D18H—D1FH, 3352—3359	IA32_L2_MASK_[8-15]	
IA32_L2_MASK_[8-15] (R/W)		Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] \geq	0.	
Controls MLC (L2) Intel RDT allocation. For more det Intel® Resource Director Technology (Intel® RDT) Fe	ails on CAT/RDT, see Chapter 18, "Debug, Branch Profile, TSC, and atures."	
15:0	WAY_MASK	
	Capacity Bit Mask. Available ways vectors for class of service of IA core. '1 in bit indicates allocation to the way is allowed. '0 indicates allocation to the way is not allowed.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:16	Reserved.	
Register Address: 1309H–130BH, 4873–4875	MSR_RELOAD_FIXED_CTRx	
Reload value for IA32_FIXED_CTRx (R/W)		Thread
47:0	Value loaded into IA32_FIXED_CTRx when a PEBS record is generated while PEBS_EN_FIXEDx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and FIXED_CTRx is overflowed.	
63:48	Reserved.	
Register Address: 14C1H—14C8H, 5313—5320	MSR_RELOAD_PMCx	
Reload value for IA32_PMCx (R/W)		Thread
47:0	Value loaded into IA32_PMCx when a PEBS record is generated while PEBS_EN_PMCx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and PMCx is overflowed.	
63:48	Reserved.	
Register Address: 1A8EH, 6798	MSR_STLB_FILL_TRANSLATION	
STLB Fill Translation (W/O) STLB QoS MSR to fill translations into STLB.		Соге
3:0	CLOS	
	Class of service to use for the fill.	
9:4	Reserved.	
10	X	
	Set to 1 when LA is to an executable page.	
11	RW	
	Set to 1 when LA is to a writeable page.	
63:12	LA	
	Logical address to use for fill.	

Table 2-55. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor E-core (Contd.)

2.18 MSRS IN THE INTEL® XEON PHI™ PROCESSOR 3200/5200/7200 SERIES AND THE INTEL® XEON PHI™ PROCESSOR 7215/7285/7295 SERIES

The Intel[®] Xeon Phi[™] processor 3200, 5200, 7200 series, with a CPUID Signature DisplayFamily_DisplayModel value of 06_57H, supports the MSR interfaces listed in Table 2-56. These processors are based on the Knights Landing microarchitecture. The Intel[®] Xeon Phi[™] processor 7215, 7285, 7295 series, with a CPUID Signature DisplayFamily_DisplayModel value of 06_85H, supports the MSR interfaces listed in Table 2-56 and Table 2-57. These processors are based on the Knights Mill microarchitecture. Some MSRs are shared between a pair of processor cores, and the scope is marked as module.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: OH, O	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Processors."		Module

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium F	Processors."	Module
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait A	Address Range Determination." See Table 2-2.	Thread
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Cou	nter," and Table 2-2.	Thread
Register Address: 17H, 23	IA32_PLATFORM_ID	·
Platform ID (R) See Table 2-2.		Package
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 11.4.4, "Local APIC Statu	is and Location," and Table 2-2.	Thread
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Thread
31:0	SMI Count (R/O)	
63:32	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processo See Table 2-2.	r (R/W)	Thread
0	Lock. (R/WL)	
1	Reserved.	
2	Enable VMX outside SMX operation. (R/WL)	
Register Address: 3BH, 59	IA32_TSC_ADJUST	·
Per-Logical-Processor TSC ADJUST (R See Table 2-2.	/W)	Thread
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Numb	per Enable Control (R/W)	Package
0	LockOut (R/WO) See Table 2-2.	
1	Enable_PPIN (R/W) See Table 2-2.	
63:2	Reserved	
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	I
Protected Processor Inventory Numb		Package
63:0	Protected Processor Inventory Number (R/O) See Table 2-2.	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W) See Table 2-2.		Core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)	·	Thread
See Table 2-2.		
Register Address: C1H, 193	IA32_PMCO	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and oth	ner model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
39:30	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
2:0	Package C-State Limit (R/W)	
	Specifies the lowest C-state for the package. This feature does not limit the processor core C-state. The power-on default value from bit[2:0] of this register reports the deepest package C-state the processor is capable to support when manufactured. It is recommended that BIOS always read the power-on default value reported from this bit field to determine the supported deepest C-state on the processor and leave it as default without changing it.	
	000b - CO/C1 (No package C-state support)	
	001b - C2	
	010b - C6 (non retention)*	
	011b - C6 (Retention)*	
	100b - Reserved	
	101b - Reserved	
	110b - Reserved	
	111b - No package C-state limit. All C-States supported by the processor are available.	
	Note: C6 retention mode provides more power saving than C6 non- retention mode. Limiting the package to C6 non retention mode does prevent the MSR_PKG_C6_RESIDENCY counter (MSR 3F9h) from being incremented.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO registers at MSR_PMG_IO_CAPTURE_BASE[15:0] to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/O)	
	When set, locks bits [15:0] of this register for further writes until the next reset occurs.	
25	Reserved.	
26	C1 State Auto Demotion Enable (R/W)	
	When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	Reserved.	
28	C1 State Auto Undemotion Enable (R/W)	
	When set, enables Undemotion from Demoted C1.	
29	PKG C-State Auto Demotion Enable (R/W)	
	When set, enables Package C state demotion.	
63:30	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Capture Base	(R/w)	Tile

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
15:0	LVL_2 Base Address (R/W)	
	Microcode will compare IO-read zone to this base address to determine if an MWAIT(C2/3/4) needs to be issued instead of the IO-read. Should be programmed to the chipset Plevel_2 IO address.	
22:16	C-State Range (R/W)	
	The IO-port block size in which IO-redirection will be executed (0-127). Should be programmed based on the number of LVLx registers existing in the chipset.	
63:23	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clo See Table 2-2.	ck Count (R/W)	Thread
Register Address: E8H, 232	IA32_APERF	•
Actual Performance Frequency Clock (See Table 2-2.	Count (R/W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	
Memory Type Range Register (R) See Table 2-2.		Core
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
Privileged post-BIOS agent must prov	de a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, the AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 140H, 320	MISC_FEATURE_ENABLES	
MISC_FEATURE_ENABLES		Thread
0	Reserved.	
1	User Mode MONITOR and MWAIT (R/W)	
	If set to 1, the MONITOR and MWAIT instructions do not cause invalid- opcode exceptions when executed with CPL > 0 or in virtual-8086 mode. If MWAIT is executed when CPL > 0 or in virtual-8086 mode, and if EAX indicates a C-state other than C0 or C1, the instruction operates as if EAX indicated the C-state C1.	
63:2	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.	1	Thread
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.	-	Thread
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.		Thread
Register Address: 17AH, 378	IA32_MCG_STATUS	
See Table 2-2.		Thread
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement.	Accessible only while in SMM.	Thread
31:0	Bank Support (SMM-RO) One bit per MCA bank. If the bit is set, that bank supports Enhanced MCA (Default all 0; does not support EMCA).	
55:32	Reserved.	
56	Targeted SMI (SMM-RO) Set if targeted SMI is supported.	
57	SMM_CPU_SVRSTR (SMM-RO) Set if SMM SRAM save/restore feature is supported.	
58	SMM_CODE_ACCESS_CHK (SMM-RO) Set if SMM code access check feature is supported.	
59	Long_Flow_Indication (SMM-RO) If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.	
63:60	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
Performance Monitoring Event Select R See Table 2-2.	Register (R/W)	Thread
7:0	Event Select.	
15:8	UMask.	
16	USR.	
17	OS.	
18	Edge.	
19	PC.	
20	INT.	
21	AnyThread.	
22	EN.	
23	INV.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:24	CMASK.	
63:32	Reserved.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Thread
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.		Package
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Thread
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)		Module
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Module
See Table 2-2.		
0	Thermal Status (R/O)	
1	Thermal Status Log (R/WCO)	
2	PROTCHOT # or FORCEPR# Status (R/O)	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
4	Critical Temperature Status (R/O)	
5	Critical Temperature Status Log (R/WCO)	
6	Thermal Threshold #1 Status (R/O)	
7	Thermal Threshold #1 Log (R/WCO)	
8	Thermal Threshold #2 Status (R/O)	
9	Thermal Threshold #2 Log (R/WCO)	
10	Power Limitation Status (R/O)	
11	Power Limitation Log (RWC0)	
15:12	Reserved.	
22:16	Digital Readout (R/O)	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
31	Reading Valid (R/O)	
63:32	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Enable Misc. Processor Features (R/V	N)	Thread
Allows a variety of processor function	ons to be enabled and disabled.	
0	Fast-Strings Enable	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	
6:4	Reserved.	
7	Performance Monitoring Available (R)	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	
12	Processor Event Based Sampling Unavailable (R/O)	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	
18	ENABLE MONITOR FSM (R/W)	
21:19	Reserved.	
22	Limit CPUID Maxval (R/W)	
23	xTPR Message Disable (R/W)	
33:24	Reserved.	
34	XD Bit Disable (R/W)	
	See Table 2-3.	
37:35	Reserved.	
38	Turbo Mode Disable (R/W)	
63:39	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R)	
29:24	Target Offset (R/W)	
63:30	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	DCU Hardware Prefetcher Disable (R/W)	Core
	If 1, disables the L1 data cache prefetcher.	
1	L2 Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L2 hardware prefetcher.	
63:2	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	
Offcore Response Event Select Regi	ster (R/W)	Shared

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
gister Address: 1A7H, 423 MSR_OFFCORE_RSP_1		
Offcore Response Event Select Registe	r (R/W)	Shared
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode fo	r Groups of Cores (R/W)	Package
0	Reserved.	
7:1	Maximum Number of Cores in Group O	Package
	Number active processor cores which operates under the maximum ratio limit for group 0.	
15:8	Maximum Ratio Limit for Group 0	Package
	Maximum turbo ratio limit when the number of active cores are not more than the group 0 maximum core count.	
20:16	Number of Incremental Cores Added to Group 1	Package
	Group 1, which includes the specified number of additional cores plus the cores in group 0, operates under the group 1 turbo max ratio limit = "group 0 Max ratio limit" - "group ratio delta for group 1".	
23:21	Group Ratio Delta for Group 1	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit to Group 0.	
28:24	Number of Incremental Cores Added to Group 2	Package
	Group 2, which includes the specified number of additional cores plus all the cores in group 1, operates under the group 2 turbo max ratio limit = "group 1 Max ratio limit" - "group ratio delta for group 2".	
31:29	Group Ratio Delta for Group 2	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 1.	
36:32	Number of Incremental Cores Added to Group 3	Package
	Group 3, which includes the specified number of additional cores plus all the cores in group 2, operates under the group 3 turbo max ratio limit = "group 2 Max ratio limit" - "group ratio delta for group 3".	
39:37	Group Ratio Delta for Group 3	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 2.	
44:40	Number of Incremental Cores Added to Group 4	Package
	Group 4, which includes the specified number of additional cores plus all the cores in group 3, operates under the group 4 turbo max ratio limit = "group 3 Max ratio limit" - "group ratio delta for group 4".	
47:45	Group Ratio Delta for Group 4	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 3.	
52:48	Number of Incremental Cores Added to Group 5	Package
	Group 5, which includes the specified number of additional cores plus all the cores in group 4, operates under the group 5 turbo max ratio limit = "group 4 Max ratio limit" - "group ratio delta for group 5".	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
55:53	Group Ratio Delta for Group 5	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 4.	
60:56	Number of Incremental Cores Added to Group 6	Package
	Group 6, which includes the specified number of additional cores plus all the cores in group 5, operates under the group 6 turbo max ratio limit = "group 5 Max ratio limit" - "group ratio delta for group 6".	
63:61	Group Ratio Delta for Group 6	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 5.	
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Thread
Register Address: 1B1H, 433	IA32_PACKAGE_THERM_STATUS	
See Table 2-2.		Package
Register Address: 1B2H, 434	IA32_PACKAGE_THERM_INTERRUPT	
See Table 2-2.		Package
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Reg See Section 18.9.2, "Filtering of Last Br		Thread
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that points See MSR_LASTBRANCH_0_FROM_IP.	to the MSR containing the most recent branch record.	Thread
Register Address: 1D9H, 473	IA32_DEBUGCTL	1
Debug Control (R/W)		Thread
0	LBR	
	Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.	

Table 2-56. Selected MSRs Supported by Intel [®] Xeon Phi [™] Processors with a CPUID Signature
DisplayFamily_DisplayModel Value of 06_57H or 06_85H (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	BTF	
	Setting this bit to 1 enables the processor to treat EFLAGS.TF as single- step on branches instead of single-step on instructions.	
5:2	Reserved.	
6	TR	
	Setting this bit to 1 enables branch trace messages to be sent.	
7	BTS	
	Setting this bit enables branch trace messages (BTMs) to be logged in a BTS buffer.	
8	BTINT	
	When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full.	
9	BTS_OFF_OS	
	When set, BTS or BTM is skipped if CPL = 0.	
10	BTS_OFF_USR	
	When set, BTS or BTM is skipped if CPL > 0.	
11	FREEZE_LBRS_ON_PMI	
	When set, the LBR stack is frozen on a PMI request.	
12	FREEZE_PERFMON_ON_PMI	
	When set, each ENABLE bit of the global counter control MSR are frozen (address 3BFH) on a PMI request.	
13	Reserved.	
14	FREEZE_WHILE_SMM	
	When set, freezes perfmon and trace messages while in SMM.	
31:15	Reserved.	
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record from Linear IP (F	R)	Thread
Register Address: 1DEH, 478	MSR_LER_TO_LIP	-
Last Exception Record to Linear IP (R)		Thread
Register Address: 1F2H, 498	IA32_SMRR_PHYSBASE	
See Table 2-2.		Соге
Register Address: 1F3H, 499	IA32_SMRR_PHYSMASK	
See Table 2-2.		Соге
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Соге
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Соге
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Core
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.		Core
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Core
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	·
See Table 2-2.		Core
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	·
See Table 2-2.		Core
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.		Core
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.		Core
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.		Core
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Core
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.		Core
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.		Core
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Core
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Core
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Core
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Core
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.		Core
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.		Core
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	1
See Table 2-2.		Core
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.		Core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Соге
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.	•	Соге
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.		Соге
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.	•	Соге
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Соге
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.	•	Соге
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.	•	Соге
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)	•	Соге
See Table 2-2.		
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter Re	egister 0 (R/W)	Thread
See Table 2-2.		
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter Re See Table 2-2.	egister 1 (R/W)	Thread
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter Re See Table 2-2.	egister 2 (R/W)	Thread
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 18.4.1, "IA32	2_DEBUGCTL MSR."	Package
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Registe	r (R/W)	Thread
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2.		Thread
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2.		Thread
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Table 2-2.		Thread
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	· · · · · · · · · · · · · · · · · · ·
Note: C-state values are processor spe parameters or ACPI C-states.	ecific C-state code names, unrelated to MWAIT extension C-state	Package
63:0	Package C3 Residency Counter (R/O)	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
63:0	Package C6 Residency Counter (R/O)	Package
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	
63:0	Package C7 Residency Counter (R/O)	Package
Register Address: 3FCH, 1020	MSR_MCO_RESIDENCY	
Note: C-state values are processor spe parameters or ACPI C-states.	ecific C-state code names, unrelated to MWAIT extension C-state	Module
63:0	Module CO Residency Counter (R/O)	
Register Address: 3FDH, 1021	MSR_MC6_RESIDENCY	
63:0	Module C6 Residency Counter (R/O)	Module
Register Address: 3FFH, 1023	MSR_CORE_C6_RESIDENCY	
Note: C-state values are processor spe parameters or ACPI C-states.	ecific C-state code names, unrelated to MWAIT extension C-state	Core
63:0	CORE C6 Residency Counter (R/O)	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL I	MSRs."	Core
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	Core
Register Address: 402H, 1026	IA32_MCO_ADDR	·
See Section 16.3.2.3, "IA32_MCi_ADDF	R MSRs."	Core
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL I		Соге
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	Соге
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL I		Core
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 16.3.2.2, "IA32_MCi_STAT	US MSRS."	Core
Register Address: 40AH, 1034	IA32_MC2_ADDR	•
See Section 16.3.2.3, "IA32_MCi_ADDF		Соге
Register Address: 40CH, 1036	IA32_MC3_CTL	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 40DH, 1037	IA32_MC3_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Соге
Register Address: 40EH, 1038	IA32_MC3_ADDR	-
See Section 16.3.2.3, "IA32_MCi_ADDR I	HSRs."	Соге
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	GRs."	Core
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	S MSRS."	Соге
Register Address: 412H, 1042	IA32_MC4_ADDR	
MSR_MC4_STATUS register is clear.	MSRs." not implemented or contains no address if the ADDRV flag in the , all reads and writes to this MSR will cause a general-protection	Core
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATU	s MSRS."	Package
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR I	MSRs."	Package
Register Address: 4C1H, 1217	IA32_A_PMCO	
See Table 2-2.	-	Thread
Register Address: 4C2H, 1218	IA32_A_PMC1	
See Table 2-2.		Thread
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W) See Table 2-2.		Thread
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces	(R/O)	Package
3:0	Power Units See Section 15.10.1, "RAPL Interfaces."	Package
7:4	Reserved.	Package
12:8	Energy Status Units Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	Package
15:13	Reserved.	Package
19:16	Time Units See Section 15.10.1, "RAPL Interfaces."	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:20	Reserved.	
Register Address: 60DH, 1549	MSR_PKG_C2_RESIDENCY	
Note: C-state values are processor spec parameters or ACPI C-states.	ific C-state code names, unrelated to MWAIT extension C-state	Package
63:0	Package C2 Residency Counter (R/O)	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package
See Section 15.10.3, "Package RAPL Do	main."	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O) See Section 15.10.3, "Package RAPL Do	main."	Package
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	
PKG Perf Status (R/O) See Section 15.10.3, "Package RAPL Do	ımain."	Package
Register Address: 614H, 1556	MSR_PKG_POWER_INFO	
PKG RAPL Parameters (R/W)	1	Package
See Section 15.10.3, "Package RAPL Do	main."	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W) See Section 15.10.5, "DRAM RAPL Dom	ain."	Package
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O) See Section 15.10.5, "DRAM RAPL Dom	in."	Package
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (F	R/O)	Package
See Section 15.10.5, "DRAM RAPL Dom	ain."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
See Section 15.10.5, "DRAM RAPL Dom	ain."	
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
PP0 RAPL Power Limit Control (R/W)	•	Package
See Section 15.10.4, "PPO/PP1 RAPL De	omains."	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 15.10.4, "PPO/PP1 RAPL De	omains."	
Register Address: 648H, 1608	MSR_CONFIG_TDP_NOMINAL	
Base TDP Ratio (R/O)		Package
See Table 2-25.		

Register Address: Hex, Decimal	ister Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 649H, 1609	MSR_CONFIG_TDP_LEVEL1	
ConfigTDP Level 1 ratio and power lev	rel (R/O)	Package
See Table 2-25.		
Register Address: 64AH, 1610	MSR_CONFIG_TDP_LEVEL2	
ConfigTDP Level 2 ratio and power lev	vel (R/O)	Package
See Table 2-25.		
Register Address: 64BH, 1611	MSR_CONFIG_TDP_CONTROL	
ConfigTDP Control (R/W)		Package
See Table 2-25.		
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	
ConfigTDP Control (R/W)		Package
See Table 2-25.		
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proc		Package
(Frequency refers to processor core fi		
0	PROCHOT Status (R0)	
1	Thermal Status (RO)	
5:2	Reserved.	
6	VR Therm Alert Status (RO)	
7	Reserved.	
8	Electrical Design Point Status (RO)	
63:9	Reserved.	
Register Address: 6E0H, 1760	IA32_TSC_DEADLINE	
TSC Target of Local APIC's TSC Deadlin	ne Mode (R/W)	Core
See Table 2-2.		
Register Address: 802H, 2050	IA32_X2APIC_APICID	
x2APIC ID Register (R/O)		Thread
Register Address: 803H, 2051	IA32_X2APIC_VERSION	
x2APIC Version Register (R/O)		Thread
Register Address: 808H, 2056	IA32_X2APIC_TPR	
x2APIC Task Priority Register (R/W)		Thread
Register Address: 80AH, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority Register (R/	(0)	Thread
Register Address: 80BH, 2059	IA32_X2APIC_EOI	
x2APIC EOI Register (W/O)		Thread
Register Address: 80DH, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination Register (F	· · · · · · · · · · · · · · · · · · ·	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 80FH, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Interrupt Vector Regis	ter (R/W)	Thread
Register Address: 810H, 2064	IA32_X2APIC_ISRO	
x2APIC In-Service Register Bits [31:0] (F	R/O)	Thread
Register Address: 811H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service Register Bits [63:32]	(R/O)	Thread
Register Address: 812H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service Register Bits [95:64]	(R/O)	Thread
Register Address: 813H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service Register Bits [127:96] (R/O)	Thread
Register Address: 814H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service Register Bits [159:12	8] (R/O)	Thread
Register Address: 815H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service Register Bits [191:16	0] (R/0)	Thread
Register Address: 816H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service Register Bits [223:19	2] (R/O)	Thread
Register Address: 817H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service Register Bits [255:22	4] (R/O)	Thread
Register Address: 818H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode Register Bits [31:0)] (R/O)	Thread
Register Address: 819H, 2073	IA32_X2APIC_TMR1	
x2APIC Trigger Mode Register Bits [63:	32] (R/O)	Thread
Register Address: 81AH, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode Register Bits [95:6	54] (R/O)	Thread
Register Address: 81BH, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode Register Bits [127	:96] (R/0)	Thread
Register Address: 81CH, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode Register Bits [159:128] (R/O)		Thread
Register Address: 81DH, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode Register Bits [191	:160] (R/O)	Thread
Register Address: 81EH, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode Register Bits [223	:192] (R/O)	Thread
Register Address: 81FH, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode Register Bits [255	:224] (R/O)	Thread
Register Address: 820H, 2080	IA32_X2APIC_IRRO	
x2APIC Interrupt Request Register Bits	[31:0] (R/O)	Thread
Register Address: 821H, 2081	IA32_X2APIC_IRR1	

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Scope	
x2APIC Interrupt Request Register B	its [63:32] (R/O)	Thread	
Register Address: 822H, 2082	IA32_X2APIC_IRR2		
x2APIC Interrupt Request Register B	its [95:64] (R/O)	Thread	
Register Address: 823H, 2083	IA32_X2APIC_IRR3		
x2APIC Interrupt Request Register B	its [127:96] (R/O)	Thread	
Register Address: 824H, 2084	IA32_X2APIC_IRR4		
x2APIC Interrupt Request Register B	its [159:128] (R/O)	Thread	
Register Address: 825H, 2085	IA32_X2APIC_IRR5		
x2APIC Interrupt Request Register B	its [191:160] (R/O)	Thread	
Register Address: 826H, 2086	IA32_X2APIC_IRR6		
x2APIC Interrupt Request Register B	its [223:192] (R/O)	Thread	
Register Address: 827H, 2087	IA32_X2APIC_IRR7		
x2APIC Interrupt Request Register B	its [255:224] (R/O)	Thread	
Register Address: 828H, 2088	IA32_X2APIC_ESR		
x2APIC Error Status Register (R/W)		Thread	
Register Address: 82FH, 2095	IA32_X2APIC_LVT_CMCI	·	
x2APIC LVT Corrected Machine Check	<pre>c Interrupt Register (R/W)</pre>	Thread	
Register Address: 830H, 2096	IA32_X2APIC_ICR		
x2APIC Interrupt Command Register	(R/W)	Thread	
Register Address: 832H, 2098	IA32_X2APIC_LVT_TIMER		
x2APIC LVT Timer Interrupt Register	(R/W)	Thread	
Register Address: 833H, 2099	IA32_X2APIC_LVT_THERMAL		
x2APIC LVT Thermal Sensor Interrup	t Register (R/W)	Thread	
Register Address: 834H, 2100	IA32_X2APIC_LVT_PMI		
x2APIC LVT Performance Monitor Re	gister (R/W)	Thread	
Register Address: 835H, 2101	IA32_X2APIC_LVT_LINTO		
x2APIC LVT LINTO Register (R/W)		Thread	
Register Address: 836H, 2102	IA32_X2APIC_LVT_LINT1		
x2APIC LVT LINT1 Register (R/W)		Thread	
Register Address: 837H, 2103	IA32_X2APIC_LVT_ERROR		
x2APIC LVT Error Register (R/W)		Thread	
Register Address: 838H, 2104	IA32_X2APIC_INIT_COUNT		
x2APIC Initial Count Register (R/W)		Thread	
Register Address: 839H, 2105	IA32_X2APIC_CUR_COUNT		
x2APIC Current Count Register (R/O)		Thread	
Register Address: 83EH, 2110	IA32_X2APIC_DIV_CONF		
x2APIC Divide Configuration Register	(R/W)	Thread	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 83FH, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI Register (W/O)		Thread
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables See Table 2-2.		Thread
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W) See Table 2-2.		Thread
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Addres See Table 2-2.	s (R/W)	Thread
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W) See Table 2-2.		Thread
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W) See Table 2-2.		Thread
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W) See Table 2-2.		Thread
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/ See Table 2-2.	W)	Thread
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W) See Table 2-2		Thread

Table 2-57 lists model-specific registers that are supported by the Intel[®] Xeon Phi[™] processor 7215, 7285, 7295 series based on the Knights Mill microarchitecture.

Table 2-57. Additional MSRs Supported by the Intel[®] Xeon Phi[™] Processor 7215, 7285, 7295 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H

Register Address: Hex, Decimal	Register Name			
Register Information / Bit Fields	Bit Description	Scope		
Register Address: 9BH, 155	IA32_SMM_MONITOR_CTL			
SMM Monitor Configuration (R/W)		Соге		
This MSR is readable only if VMX is enabled, and writeable only if VMX is enabled and in SMM mode, and is used to configure the VMX MSEG base address. See Table 2-2.				
Register Address: 480H, 1152	IA32_VMX_BASIC			

Table 2-57. Additional MSRs Supported by the Intel® Xeon Phi™ Processor 7215, 7285, 7295 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Reporting Register of Basic VMX Capa See Table 2-2.	abilities (R/O)	Core
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-b See Table 2-2.	ased VM-execution Controls (R/O)	Core
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Register of Prima	ary Processor-based VM-execution Controls (R/O)	Core
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM-e See Table 2-2.	xit Controls (R/O)	Core
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-e See Table 2-2.	ntry Controls (R/O)	Соге
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous \ See Table 2-2.	MX Capabilities (R/O)	Соге
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CR0 See Table 2-2.	Bits Fixed to 0 (R/O)	Core
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CR0 See Table 2-2.	Bits Fixed to 1 (R/O)	Core
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 See Table 2-2.	Bits Fixed to 0 (R/O)	Core
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 See Table 2-2.	Bits Fixed to 1 (R/O)	Core
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMC See Table 2-2.	Field Enumeration (R/O)	Core
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
Capability Reporting Register of Seco See Table 2-2.	ndary Processor-Based VM-Execution Controls (R/O)	Core
Register Address: 48CH, 1164	IA32_VMX_EPT_VPID_ENUM	•
Capability Reporting Register of EPT a See Table 2-2.	and VPID (R/O)	Core
Register Address: 48DH, 1165	IA32_VMX_TRUE_PINBASED_CTLS	

Table 2-57. Additional MSRs Supported by the Intel[®] Xeon Phi[™] Processor 7215, 7285, 7295 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Capability Reporting Register of Pin-Bas See Table 2-2.	sed VM-Execution Flex Controls (R/O)	Core
Register Address: 48EH, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
Capability Reporting Register of Primar See Table 2-2.	y Processor-Based VM-Execution Flex Controls (R/O)	Core
Register Address: 48FH, 1167	IA32_VMX_TRUE_EXIT_CTLS	
Capability Reporting Register of VM-Ex See Table 2-2.	it Flex Controls (R/O)	Соге
Register Address: 490H, 1168	IA32_VMX_TRUE_ENTRY_CTLS	
Capability Reporting Register of VM-En See Table 2-2.	try Flex Controls (R/O)	Core
Register Address: 491H, 1169	IA32_VMX_FMFUNC	
Capability Reporting Register of VM-Fu See Table 2-2.	nction Controls (R/O)	Core

2.19 MSRS IN THE PENTIUM® 4 AND INTEL® XEON® PROCESSORS

Table 2-58 lists MSRs (architectural and model-specific) that are defined across processor generations based on Intel NetBurst microarchitecture. The processor can be identified by its CPUID signatures of DisplayFamily encoding of 0FH, see Table 2-1.

- MSRs with an "IA32_" prefix are designated as "architectural." This means that the functions of these MSRs and their addresses remain the same for succeeding families of IA-32 processors.
- MSRs with an "MSR_" prefix are model specific with respect to address functionalities. The column "Model Availability" lists the model encoding value(s) within the Pentium 4 and Intel Xeon processor family at the specified register address. The model encoding value of a processor can be queried using CPUID. See "CPUID—CPU Identification" in Chapter 3 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: OH, O	IA32_P5_MC_ADDR		
See Section 2.23, "MSRs in Pentium	Processors."	0, 1, 2, 3, 4, 6	Shared
Register Address: 1H, 1	IA32_P5_MC_TYPE		
See Section 2.23, "MSRs in Pentium	Processors."	0, 1, 2, 3, 4, 6	Shared
Register Address: 6H, 6	IA32_MONITOR_FILTER_LINE_SIZE		
See Section 9.10.5, "Monitor/Mwait	Address Range Determination."	3, 4, 6	Shared
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER		
Time Stamp Counter See Table 2-2.		0, 1, 2, 3, 4, 6	Unique

Register Address: Hex, Decimal	Register Name	,	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
	r 32 bits are writable. On any write to the lower 32 bits, the upper amily OFH, models 3 and 4: all 64 bits are writable.		
Register Address: 17H, 23	IA32_PLATFORM_ID		
Platform ID (R)		0, 1, 2, 3, 4, 6	Shared
See Table 2-2.			
The operating system can use this proper microcode update to load.	MSR to determine "slot" information for the processor and the		
Register Address: 1BH, 27	IA32_APIC_BASE		
APIC Location and Status (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2. See Section 11.4.4, '	'Local APIC Status and Location."		
Register Address: 2AH, 42	MSR_EBC_HARD_POWERON		
Processor Hard Power-On Configura	ation	0, 1, 2, 3, 4, 6	Shared
(R/W) Enables and disables process	or features.		
(R) Indicates current processor cont	figuration.		
0	Output Tri-state Enabled (R)		
	Indicates whether tri-state output is enabled (1) or disabled (0) as set by the strapping of SMI#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
1	Execute BIST (R) Indicates whether the execution of the BIST is enabled (1) or disabled (0) as set by the strapping of INIT#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
2	In Order Queue Depth (R) Indicates whether the in order queue depth for the system bus is 1 (1) or up to 12 (0) as set by the strapping of A7#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
3	MCERR# Observation Disabled (R) Indicates whether MCERR# observation is enabled (0) or disabled (1) as determined by the strapping of A9#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
4	BINIT# Observation Enabled (R) Indicates whether BINIT# observation is enabled (0) or disabled (1) as determined by the strapping of A10#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
6:5	APIC Cluster ID (R) Contains the logical APIC cluster ID value as set by the strapping of A12# and A11#. The logical cluster ID value is written into the field on the deassertion of RESET#; the field is set to 1 when the address bus signal is asserted.		

Register Address: Hex, Decimal	Register Name	1	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
7	Bus Park Disable (R)		
	Indicates whether bus park is enabled (0) or disabled (1) as set by the strapping of A15#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
11:8	Reserved.		
13:12	Agent ID (R)		
	Contains the logical agent ID value as set by the strapping of BR[3:0]. The logical ID value is written into the field on the deassertion of RESET#; the field is set to 1 when the address bus signal is asserted.		
63:14	Reserved.		
Register Address: 2BH, 43	MSR_EBC_SOFT_POWERON		
Processor Soft Power-On Configura	tion (R/W)	0, 1, 2, 3, 4, 6	Shared
Enables and disables processor feat	tures.		
0	RCNT/SCNT On Request Encoding Enable (R/W)		
	Controls the driving of RCNT/SCNT on the request encoding. Set to enable (1); clear to disabled (0, default).		
1	Data Error Checking Disable (R/W)		
	Set to disable system data bus parity checking; clear to enable parity checking.		
2	Response Error Checking Disable (R/W)		
	Set to disable (default); clear to enable.		
3	Address/Request Error Checking Disable (R/W)		
	Set to disable (default); clear to enable.		
4	Initiator MCERR# Disable (R/W)		
	Set to disable MCERR# driving for initiator bus requests (default); clear to enable.		
5	Internal MCERR# Disable (R/W)		
	Set to disable MCERR# driving for initiator internal errors (default); clear to enable.		
6	BINIT# Driver Disable (R/W)		
	Set to disable BINIT# driver (default); clear to enable driver.		
63:7	Reserved.		
Register Address: 2CH, 44	MSR_EBC_FREQUENCY_ID		
Processor Frequency Configuration		2,3, 4, 6	Shared
	es according to the MODEL value in the CPUID version information. s to Pentium 4 and Xeon Processors with MODEL encoding equal or		
(R) The field Indicates the current p	rocessor frequency configuration.		
15:0	Reserved.		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
18:16	Scalable Bus Speed (R/W)		
	Indicates the intended scalable bus speed:		
	EncodingScalable Bus Speed		
	000B 100 MHz (Model 2) 000B 266 MHz (Model 3 or 4)		
	001B 133 MHz		
	010B 200 MHz		
	011B 166 MHz 100B 333 MHz (Model 6)		
	133.33 MHz should be utilized if performing calculation with		
	System Bus Speed when encoding is 001B.		
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.		
	266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B and model encoding =		
	3 or 4.		
	333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B and model encoding = 6.		
	All other values are reserved.		
23:19	Reserved.		
31:24	Core Clock Frequency to System Bus Frequency Ratio (R)		
	The processor core clock frequency to system bus frequency ratio observed at the deassertion of the reset pin.		
63:32	Reserved.		
Register Address: 2CH, 44	MSR_EBC_FREQUENCY_ID		
Processor Frequency Configuration	(R)	0, 1	Shared
	es according to the MODEL value of the CPUID version information. ium 4 and Xeon Processors with MODEL encoding less than 2.		
Indicates current processor frequer	ncy configuration.		
20:0	Reserved.		
23:21	Scalable Bus Speed (R/W)		
	Indicates the intended scalable bus speed:		
	Encoding Scalable Bus Speed 000B 100 MHz		
	All others values reserved.		
63:24	Reserved.		
Register Address: 3AH, 58	IA32_FEATURE_CONTROL		T
Control Features in IA-32 Processo	r (R/W)	3, 4, 6	Unique
See Table 2-2.			
(If CPUID.01H:ECX.[bit 5])			
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG		

Register Address: Hex, Decimal Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
BIOS Update Trigger Register (W)		0, 1, 2, 3, 4, 6	Shared
See Table 2-2.			
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID		
BIOS Update Signature ID (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2.			
Register Address: 9BH, 155	IA32_SMM_MONITOR_CTL	ſ	
SMM Monitor Configuration (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: FEH, 254	IA32_MTRRCAP	ſ	
MTRR Information See Section 12.11.1, "MTRR Featur	e Identification."	0, 1, 2, 3, 4, 6	Unique
Register Address: 174H, 372	IA32_SYSENTER_CS		
CS Register Target for CPL 0 Code (R/W)	0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 5.8.7, "Pe SYSEXIT Instructions."	erforming Fast Calls to System Procedures with the SYSENTER and		
Register Address: 175H, 373	IA32_SYSENTER_ESP		
Stack Pointer for CPL 0 Stack (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 5.8.7, "Pe SYSEXIT Instructions."	erforming Fast Calls to System Procedures with the SYSENTER and		
Register Address: 176H, 374	IA32_SYSENTER_EIP		
CPL 0 Code Entry Point (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 5.8.7, "Pe SYSEXIT Instructions."	erforming Fast Calls to System Procedures with the SYSENTER and		
Register Address: 179H, 377	IA32_MCG_CAP		
Machine Check Capabilities (R)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 16.3.1.1,	"IA32_MCG_CAP MSR."		
Register Address: 17AH, 378	IA32_MCG_STATUS		
Machine Check Status (R)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 16.3.1.2,	"IA32_MCG_STATUS MSR."		
Register Address: 17BH, 379	IA32_MCG_CTL		
Machine Check Feature Enable (R/w	•		
See Table 2-2 and Section 16.3.1.3,	"IA32_MCG_CTL MSR."		
Register Address: 180H, 384	MSR_MCG_RAX		
Machine Check EAX/RAX Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG E>	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 181H, 385	MSR_MCG_RBX		

Register Address: Hex, Decimal Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Machine Check EBX/RBX Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	ktended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 182H, 386	MSR_MCG_RCX		
Machine Check ECX/RCX Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 183H, 387	MSR_MCG_RDX		
Machine Check EDX/RDX Save State	e	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 184H, 388	MSR_MCG_RSI		
Machine Check ESI/RSI Save State		0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 185H, 389	MSR_MCG_RDI		
Machine Check EDI/RDI Save State		0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 186H, 390	MSR_MCG_RBP		
Machine Check EBP/RBP Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 187H, 391	MSR_MCG_RSP		
Machine Check ESP/RSP Save State	· •	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 188H, 392	MSR_MCG_RFLAGS		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Machine Check EFLAGS/RFLAG Sav	e State	0, 1, 2, 3, 4, 6	Unique
See Section 16.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 189H, 393	MSR_MCG_RIP		
Machine Check EIP/RIP Save State See Section 16.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 18AH, 394	MSR_MCG_MISC		
Machine Check Miscellaneous See Section 16.3.2.6, "IA32_MCG E:	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
0	DS When set, the bit indicates that a page assist or page fault occurred during DS normal operation. The processors response is to shut down.		
	The bit is used as an aid for debugging DS handling code. It is the responsibility of the user (BIOS or operating system) to clear this bit for normal operation.		
63:1	Reserved.		
Register Address: 18BH—18FH, 395—399	MSR_MCG_RESERVED1—MSR_MCG_RESERVED5		
Reserved.			
Register Address: 190H, 400	MSR_MCG_R8		
Machine Check R8 See Section 16.3.2.6, "IA32_MCG E:	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 191H, 401	MSR_MCG_R9		
Machine Check R9D/R9 See Section 16.3.2.6, "IA32_MCG E:	, xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 192H, 402	MSR_MCG_R10		
Machine Check R10	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique

Register Address: Hex, Decimal Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 193H, 403	MSR_MCG_R11		
Machine Check R11 See Section 16.3.2.6, "IA32_MCG E>	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 194H, 404	MSR_MCG_R12		
Machine Check R12 See Section 16.3.2.6, "IA32_MCG E>	stended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 195H, 405	MSR_MCG_R13		
Machine Check R13 See Section 16.3.2.6, "IA32_MCG E>	ktended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 196H, 406	MSR_MCG_R14		
Machine Check R14 See Section 16.3.2.6, "IA32_MCG E>	ktended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 197H, 407	MSR_MCG_R15	-	
Machine Check R15 See Section 16.3.2.6, "IA32_MCG E>	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 198H, 408	IA32_PERF_STATUS		
See Table 2-2. See Section 15.1, "E	nhanced Intel Speedstep® Technology."	3, 4, 6	Unique
Register Address: 199H, 409	IA32_PERF_CTL		
See Table 2-2. See Section 15.1, "Er	nhanced Intel Speedstep® Technology."	3, 4, 6	Unique

Register Address: Hex, Decimal	Register Name	,	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 19AH, 410	IA32_CLOCK_MODULATION		
Thermal Monitor Control (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 15.8.3, "	Software Controlled Clock Modulation."		
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	I	
Thermal Interrupt Control (R/W)		0, 1, 2, 3, 4, 6	Unique
See Section 15.8.2, "Thermal Monit			
Register Address: 19CH, 412	IA32_THERM_STATUS	1	
Thermal Monitor Status (R/W) See Section 15.8.2, "Thermal Monit	or," and Table 2-2.	0, 1, 2, 3, 4, 6	Shared
Register Address: 19DH, 413	MSR_THERM2_CTL		
Thermal Monitor 2 Control	•		
For Family F, Model 3 processors: W written. When set, it sets the next	/hen read, specifies the value of the target TM2 transition last target value for TM2 transition.	3	Shared
For Family F, Model 4 and Model 6 transition last written. Writes may	processors: When read, specifies the value of the target TM2 cause #GP exceptions.	4, 6	Shared
Register Address: 1A0H, 416	IA32_MISC_ENABLE		
Enable Miscellaneous Processor Fe	atures (R/W)	0, 1, 2, 3, 4, 6	Shared
0	Fast-Strings Enable. See Table 2-2.		
1	Reserved.		
2	x87 FPU Fopcode Compatibility Mode Enable		
3	Thermal Monitor 1 Enable		
	See Section 15.8.2, "Thermal Monitor," and Table 2-2.		
4	Split-Lock Disable		
	When set, the bit causes an #AC exception to be issued instead of a split-lock cycle. Operating systems that set this bit must align system structures to avoid split-lock scenarios.		
	When the bit is clear (default), normal split-locks are issued to the bus.		
	This debug feature is specific to the Pentium 4 processor.		
5	Reserved.		
6	Third-Level Cache Disable (R/W)		
	When set, the third-level cache is disabled; when clear (default) the third-level cache is enabled. This flag is reserved for processors that do not have a third-level cache.		
	Note that the bit controls only the third-level cache; and only if overall caching is enabled through the CD flag of control register CRO, the page-level cache controls, and/or the MTRRs.		
	See Section 12.5.4, "Disabling and Enabling the L3 Cache."		
7	Performance Monitoring Available (R)		
	See Table 2-2.		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
8	Suppress Lock Enable		
	When set, assertion of LOCK on the bus is suppressed during a Split Lock access. When clear (default), LOCK is not suppressed.		
9	Prefetch Queue Disable		
	When set, disables the prefetch queue. When clear (default), enables the prefetch queue.		
10	FERR# Interrupt Reporting Enable (R/W)		
	When set, interrupt reporting through the FERR# pin is enabled; when clear, this interrupt reporting function is disabled.		
	When this flag is set and the processor is in the stop-clock state (STPCLK# is asserted), asserting the FERR# pin signals to the processor that an interrupt (such as, INIT#, BINIT#, INTR, NMI, SMI#, or RESET#) is pending and that the processor should return to normal operation to handle the interrupt.		
	This flag does not affect the normal operation of the FERR# pin (to indicate an unmasked floating-point error) when the STPCLK# pin is not asserted.		
11	Branch Trace Storage Unavailable (BTS_UNAVILABLE) (R)		
	See Table 2-2.		
	When set, the processor does not support branch trace storage (BTS); when clear, BTS is supported.		
12	PEBS_UNAVILABLE: Processor Event Based Sampling Unavailable (R)		
	See Table 2-2.		
	When set, the processor does not support processor event-based sampling (PEBS); when clear, PEBS is supported.		
13	TM2 Enable (R/W)	3	
	When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.		
	When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermal managed state.		
	If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX = 1, then this feature is not supported and BIOS must not alter the contents of this bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states.		
17:14	Reserved.		
18	ENABLE MONITOR FSM (R/W)	3, 4, 6	
	See Table 2-2.		

Register Address: Hex, Decimal	Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹	
19	Adjacent Cache Line Prefetch Disable (R/W)			
	When set to 1, the processor fetches the cache line of the 128- byte sector containing currently required data. When set to 0, the processor fetches both cache lines in the sector.			
	Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing.			
	BIOS may contain a setup option that controls the setting of this bit.			
21:20	Reserved.			
22	Limit CPUID MAXVAL (R/W)	3, 4, 6		
	See Table 2-2.			
	Setting this can cause unexpected behavior to software that depends on the availability of CPUID leaves greater than 3.			
23	xTPR Message Disable (R/W) See Table 2-2.		Shared	
24	L1 Data Cache Context Mode (R/W)			
	When set, the L1 data cache is placed in shared mode; when clear (default), the cache is placed in adaptive mode. This bit is only enabled for IA-32 processors that support Intel Hyper-Threading Technology. See Section 12.5.6, "L1 Data Cache Context Mode."			
	When L1 is running in adaptive mode and CR3s are identical, data in L1 is shared across logical processors. Otherwise, L1 is not shared and cache use is competitive.			
	If the Context ID feature flag (ECX[10]) is set to 0 after executing CPUID with EAX = 1, the ability to switch modes is not supported. BIOS must not alter the contents of IA32_MISC_ENABLE[24].			
33:25	Reserved.			
34	XD Bit Disable (R/W)		Unique	
	See Table 2-3.			
63:35	Reserved.			
Register Address: 1A1H, 417	MSR_PLATFORM_BRV	-		
Platform Feature Requirements (R)		3, 4, 6	Shared	
17:0	Reserved.			
18	PLATFORM Requirements			
	When set to 1, indicates the processor has specific platform requirements. The details of the platform requirements are listed in the respective data sheets of the processor.			
63:19	Reserved.			
Register Address: 1D7H, 471	MSR_LER_FROM_LIP			

Register Address: Hex, Decimal Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Last Exception Record From Linear		0, 1, 2, 3, 4, 6	Unique
exception that was generated or th	-		
See Section 18.13.3, "Last Exception			
31:0	From Linear IP Linear address of the last branch instruction.		
63:32	Reserved.		
Register Address: 1D7H, 471	MSR_LER_FROM_LIP		
63:0	From Linear IP Linear address of the last branch instruction (If IA-32e mode is active).		Unique
Register Address: 1D8H, 472	MSR_LER_TO_LIP		
	target of the last branch instruction that the processor executed generated or the last interrupt that was handled.	0, 1, 2, 3, 4, 6	Unique
31:0	From Linear IP		
	Linear address of the target of the last branch instruction.		
63:32	Reserved.		
Register Address: 1D8H, 472	MSR_LER_TO_LIP		
63:0	From Linear IP Linear address of the target of the last branch instruction (If IA- 32e mode is active).		Unique
Register Address: 1D9H, 473	MSR_DEBUGCTLA	I	
Debug Control (R/W) Controls how several debug feature See Section 18.13.1, "MSR_DEBUGG	es are used. Bit definitions are discussed in the referenced section. TLA MSR."	0, 1, 2, 3, 4, 6	Unique
Register Address: 1DAH, 474	MSR_LASTBRANCH_TOS		
points the index of the MSR contain	, t points to the top of the last branch record stack (that is, that ning the most recent branch record). Processors Based on Intel NetBurst® Microarchitecture," and	0, 1, 2, 3, 4, 6	Unique
Register Address: 1DBH, 475	MSR_LASTBRANCH_0		
	ters on the last branch record stack. It contains pointers to the or one of the last four branches, exceptions, or interrupts that the	0, 1, 2	Unique
models 0H-02H. They have been re	_LASTBRANCH_3 at 1DBH-1DEH are available only on family OFH, placed by the MSRs at 680H-68FH and 6C0H-6CFH. II Stack, Interrupt, and Exception Recording for Processors based		

Register Address: Hex, Decimal	Register Na	ame	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 1DCH, 476	MSR_LASTBRANCH_1		
Last Branch Record 1		0, 1, 2	Unique
See description of the MSR_LASTB	RANCH_0 MSR at 1DBH.		
Register Address: 1DDH, 477	MSR_LASTBRANCH_2		
Last Branch Record 2		0, 1, 2	Unique
See description of the MSR_LASTB			
Register Address: 1DEH, 478	MSR_LASTBRANCH_3		
Last Branch Record 3		0, 1, 2	Unique
See description of the MSR_LASTB	RANCH_0 MSR at 1DBH.		
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0		
Variable Range Base MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 201H, 513	IA32_MTRR_PHYSMASK0		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs".		
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4		
	ł		

Register Address: Hex, Decimal	al Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Range	e MTRRs."		
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	·	
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Range	e MTRRs."		
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Range	e MTRRs."		
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Range	e MTRRs."	-, -, -, -, -, -, -, -, -, -, -, -, -, -	
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	I	
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Range	e MTRRs".		
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Range	e MTRRs".	0, 1, 2, 3, 4, 0	
,		I	

Register Address: Hex, Decimal	Register Na	me	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 12.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 277H, 631	IA32_PAT		
Page Attribute Table		0, 1, 2, 3, 4, 6	Unique
See Section 12.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE		
Default Memory Types (R/W)		0, 1, 2, 3, 4, 6	Shared
See Table 2-2 and Section 12.11.2	.1, "IA32_MTRR_DEF_TYPE MSR."		
Register Address: 300H, 768	MSR_BPU_COUNTER0		
See Section 20.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 301H, 769	MSR_BPU_COUNTER1		
See Section 20.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 302H, 770	MSR_BPU_COUNTER2	· · · · · · · · · · · · · · · · · · ·	
See Section 20.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 303H, 771	MSR_BPU_COUNTER3		
See Section 20.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 304H, 772	MSR_MS_COUNTER0		
See Section 20.6.3.2, "Performance		0, 1, 2, 3, 4, 6	Shared
Register Address: 305H, 773	MSR_MS_COUNTER1	-, ., -, -, -, -, -, -, -, -, -, -, -, -, -,	
See Section 20.6.3.2, "Performance		0, 1, 2, 3, 4, 6	Shared
Register Address: 306H, 774	MSR_MS_COUNTER2		
See Section 20.6.3.2, "Performance		0, 1, 2, 3, 4, 6	Shared
Register Address: 307H, 775	MSR_MS_COUNTER3	0, 1, 2, 3, 4, 0	Shared
-		012246	Sharad
See Section 20.6.3.2, "Performance		0, 1, 2, 3, 4, 6	Shared
Register Address: 308H, 776	MSR_FLAME_COUNTER0		

Register Address: Hex, Decimal	Register Nar	ne	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 309H, 777	MSR_FLAME_COUNTER1		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30AH, 778	MSR_FLAME_COUNTER2		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30BH, 779	MSR_FLAME_COUNTER3		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30CH, 780	MSR_IQ_COUNTER0		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30DH, 781	MSR_IQ_COUNTER1		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30EH, 782	MSR_IQ_COUNTER2		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30FH, 783	MSR_IQ_COUNTER3		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 310H, 784	MSR_IQ_COUNTER4		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 311H, 785	MSR_IQ_COUNTER5		
See Section 20.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 360H, 864	MSR_BPU_CCCR0		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 361H, 865	MSR_BPU_CCCR1		
See Section 20.6.3.3, "CCCR MSRs."	·	0, 1, 2, 3, 4, 6	Shared
Register Address: 362H, 866	MSR_BPU_CCCR2		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 363H, 867	MSR_BPU_CCCR3	·	
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 364H, 868	MSR_MS_CCCR0		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 365H, 869	MSR_MS_CCCR1		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 366H, 870	MSR_MS_CCCR2	·	
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 367H, 871	MSR_MS_CCCR3		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 368H, 872	MSR_FLAME_CCCR0		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared

Table 2-58. MSRs in the Pentium [®] 4 and Intel [®] Xeon [®] Processors (Contd.)			
Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 369H, 873	MSR_FLAME_CCCR1		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36AH, 874	MSR_FLAME_CCCR2		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36BH, 875	MSR_FLAME_CCCR3		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36CH, 876	MSR_IQ_CCCR0		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36DH, 877	MSR_IQ_CCCR1		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36EH, 878	MSR_IQ_CCCR2		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36FH, 879	MSR_IQ_CCCR3		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 370H, 880	MSR_IQ_CCCR4		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 371H, 881	MSR_IQ_CCCR5		
See Section 20.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A0H, 928	MSR_BSU_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A1H, 929	MSR_BSU_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A2H, 930	MSR_FSB_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A3H, 931	MSR_FSB_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A4H, 932	MSR_FIRM_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A5H, 933	MSR_FIRM_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A6H, 934	MSR_FLAME_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A7H, 935	MSR_FLAME_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A8H, 936	MSR_DAC_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A9H, 937	MSR_DAC_ESCR1		

Register Address: Hex, Decimal	imal Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3AAH, 938	MSR_MOB_ESCRO		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3ABH, 939	MSR_MOB_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3ACH, 940	MSR_PMH_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3ADH, 941	MSR_PMH_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3AEH, 942	MSR_SAAT_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3AFH, 943	MSR_SAAT_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B0H, 944	MSR_U2L_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B1H, 945	MSR_U2L_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B2H, 946	MSR_BPU_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B3H, 947	MSR_BPU_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B4H, 948	MSR_IS_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B5H, 949	MSR_IS_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B6H, 950	MSR_ITLB_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B7H, 951	MSR_ITLB_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B8H, 952	MSR_CRU_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B9H, 953	MSR_CRU_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3BAH, 954	MSR_IQ_ESCR0		
See Section 20.6.3.1, "ESCR MSRs." This MSR is not available on later pr 02H.	ocessors. It is only available on processor family OFH, models 01H-	0, 1, 2	Shared

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 3BBH, 955	MSR_IQ_ESCR1		
See Section 20.6.3.1, "ESCR MSRs." This MSR is not available on later pr 02H.	ocessors. It is only available on processor family OFH, models 01H-	0, 1, 2	Shared
Register Address: 3BCH, 956	MSR_RAT_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3BDH, 957	MSR_RAT_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3BEH, 958	MSR_SSU_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3COH, 960	MSR_MS_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C1H, 961	MSR_MS_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C2H, 962	MSR_TBPU_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C3H, 963	MSR_TBPU_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C4H, 964	MSR_TC_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C5H, 965	MSR_TC_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C8H, 968	MSR_IX_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C9H, 969	MSR_IX_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CAH, 970	MSR_ALF_ESCR0		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CBH, 971	MSR_ALF_ESCR1		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CCH, 972	MSR_CRU_ESCR2		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CDH, 973	MSR_CRU_ESCR3		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3E0H, 992	MSR_CRU_ESCR4		
See Section 20.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3E1H, 993	MSR_CRU_ESCR5		

Register Address: Hex, Decimal	Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 20.6.3.1, "ESCR MSRs."	L	0, 1, 2, 3, 4, 6	Shared
Register Address: 3F0H, 1008	MSR_TC_PRECISE_EVENT		
See Section 20.6.3.1, "ESCR MSRs."	L	0, 1, 2, 3, 4, 6	Shared
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)		
Processor Event Based Sampling (P	EBS) (R/W)	0, 1, 2, 3, 4, 6	Shared
Controls the enabling of processor	event sampling and replay tagging.		
12:0	See https://perfmon-events.intel.com/.		
23:13	Reserved.		
24	UOP Tag		
	Enables replay tagging when set.		
25	ENABLE_PEBS_MY_THR (R/W)		
	Enables PEBS for the target logical processor when set; disables PEBS when clear (default).		
	See Section 20.6.4.3, "IA32_PEBS_ENABLE MSR," for an explanation of the target logical processor.		
	This bit is called ENABLE_PEBS in IA-32 processors that do not support Intel Hyper-Threading Technology.		
26	ENABLE_PEBS_OTH_THR (R/W)		
	Enables PEBS for the target logical processor when set; disables PEBS when clear (default).		
	See Section 20.6.4.3, "IA32_PEBS_ENABLE MSR," for an explanation of the target logical processor.		
	This bit is reserved for IA-32 processors that do not support Intel Hyper-Threading Technology.		
63:27	Reserved.		
Register Address: 3F2H, 1010	MSR_PEBS_MATRIX_VERT		•
See <u>https://perfmon-events.intel.cc</u>	<u>) m/</u> .	0, 1, 2, 3, 4, 6	Shared
Register Address: 400H, 1024	IA32_MCO_CTL		•
See Section 16.3.2.1, "IA32_MCi_C	TL MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 401H, 1025	IA32_MCO_STATUS		
See Section 16.3.2.2, "IA32_MCi_ST		0, 1, 2, 3, 4, 6	Shared
Register Address: 402H, 1026	IA32_MCO_ADDR		•
See Section 16.3.2.3, "IA32_MCi_AI) DDR MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC0_ADDR register is eit the IA32_MC0_STATUS register is the IA32_MC0_STATUS register	ther not implemented or contains no address if the ADDRV flag in clear.		
When not implemented in the proce protection exception.	essor, all reads and writes to this MSR will cause a general-		
Register Address: 403H, 1027	IA32_MCO_MISC		

Register Information / Bit Fields Bit Description See Section 16.3.2.4, "IA32_MCi_MISC MSRs." The IA32_MCO_MISC MSR is either not implemented or does not contain additional information if t MISCV flag in the IA32_MCO_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 404H, 1028 IA32_MC1_CTL See Section 16.3.2.1, "IA32_MCi_CTL MSRs."	Model Availability 0, 1, 2, 3, 4, 6 0, 1, 2, 3, 4, 6	Shared/ Unique ¹ Shared
The IA32_MC0_MISC MSR is either not implemented or does not contain additional information if t MISCV flag in the IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 404H, 1028 IA32_MC1_CTL	he	Shared
MISCV flag in the IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 404H, 1028 IA32_MC1_CTL		
protection exception. Register Address: 404H, 1028 IA32_MC1_CTL	0, 1, 2, 3, 4, 6	
	0, 1, 2, 3, 4, 6	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."	0, 1, 2, 3, 4, 6	
		Shared
Register Address: 405H, 1029 IA32_MC1_STATUS		
See Section 16.3.2.2, "IA32_MCi_STATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 406H, 1030 IA32_MC1_ADDR		
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDRV flag the IA32_MC1_STATUS register is clear.	in	
When not implemented in the processor, all reads and writes to this MSR will cause a general- protection exception.		
Register Address: 407H, 1031 IA32_MC1_MISC		
See Section 16.3.2.4, "IA32_MCi_MISC MSRs."		Shared
The IA32_MC1_MISC MSR is either not implemented or does not contain additional information if t MISCV flag in the IA32_MC1_STATUS register is clear.	he	
When not implemented in the processor, all reads and writes to this MSR will cause a general- protection exception.		
Register Address: 408H, 1032 IA32_MC2_CTL		
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 409H, 1033 IA32_MC2_STATUS		
See Section 16.3.2.2, "IA32_MCi_STATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 40AH, 1034 IA32_MC2_ADDR		
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs."		
The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and wri to this MSR will cause a general-protection exception.		
Register Address: 40BH, 1035 IA32_MC2_MISC		
See Section 16.3.2.4, "IA32_MCi_MISC MSRs."		
The IA32_MC2_MISC MSR is either not implemented or does not contain additional information if t MISCV flag in the IA32_MC2_STATUS register is clear.	he	
When not implemented in the processor, all reads and writes to this MSR will cause a general- protection exception.		
Register Address: 40CH, 1036 IA32_MC3_CTL		
See Section 16.3.2.1, "IA32_MCI_CTL MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 40DH, 1037 IA32_MC3_STATUS		
See Section 16.3.2.2, "IA32_MCI_STATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 40EH, 1038 IA32_MC3_ADDR		

Register Address: Hex, Decimal	egister Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 16.3.2.3, "IA32_MCi_AE	DDR MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC3_ADDR register is eit the IA32_MC3_STATUS register is o	her not implemented or contains no address if the ADDRV flag in :lear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 40FH, 1039	IA32_MC3_MISC		
See Section 16.3.2.4, "IA32_MCi_MI	SC MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC3_MISC MSR is either I MISCV flag in the IA32_MC3_STATU	not implemented or does not contain additional information if the IS register is clear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 410H, 1040	IA32_MC4_CTL		
See Section 16.3.2.1, "IA32_MCi_CT	L MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 411H, 1041	IA32_MC4_STATUS		
See Section 16.3.2.2, "IA32_MCi_ST	ATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 412H, 1042	IA32_MC4_ADDR		
See Section 16.3.2.3, "IA32_MCi_AL	DR MSRs."		
The IA32_MC2_ADDR register is eit the IA32_MC4_STATUS register is a	her not implemented or contains no address if the ADDRV flag in clear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 413H, 1043	IA32_MC4_MISC		
See Section 16.3.2.4, "IA32_MCi_M	SC MSRs."		
The IA32_MC2_MISC MSR is either I MISCV flag in the IA32_MC4_STATU	not implemented or does not contain additional information if the IS register is clear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 480H, 1152	IA32_VMX_BASIC		
Reporting Register of Basic VMX Ca	pabilities (R/O)	3, 4, 6	Unique
See Table 2-2 and Appendix A.1, "B	asic VMX Information."		
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS		
Capability Reporting Register of Pin	-Based VM-Execution Controls (R/O)	3, 4, 6	Unique
See Table 2-2 and Appendix A.3, "V	M-Execution Controls."		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS		
Capability Reporting Register of Prin See Appendix A.3, "VM-Execution Co	mary Processor-Based VM-Execution Controls (R/O) ontrols," and Table 2-2.	3, 4, 6	Unique
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS		
Capability Reporting Register of VM		3, 4, 6	Unique
See Appendix A.4, "VM-Exit Control:			
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS		-

Register Address: Hex, Decimal Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Capability Reporting Register of VM	l-Entry Controls (R/O)	3, 4, 6	Unique
See Appendix A.5, "VM-Entry Contro	ols," and Table 2-2.		
Register Address: 485H, 1157	IA32_VMX_MISC		
Reporting Register of Miscellaneous		3, 4, 6	Unique
See Appendix A.6, "Miscellaneous D	ata," and Table 2-2.		
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0		
Capability Reporting Register of CR		3, 4, 6	Unique
See Appendix A.7, "VMX-Fixed Bits	in CRO," and Table 2-2.		
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1		
Capability Reporting Register of CR		3, 4, 6	Unique
See Appendix A.7, "VMX-Fixed Bits	in CRO," and Table 2-2.		
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0		
Capability Reporting Register of CR		3, 4, 6	Unique
See Appendix A.8, "VMX-Fixed Bits	in CR4," and Table 2-2.		
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1		
Capability Reporting Register of CR	4 Bits Fixed to 1 (R/O)	3, 4, 6	Unique
See Appendix A.8, "VMX-Fixed Bits	in CR4," and Table 2-2.		
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM		
Capability Reporting Register of VM	ICS Field Enumeration (R/O)	3, 4, 6	Unique
See Appendix A.9, "VMCS Enumerat	ion," and Table 2-2.		
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2		
Capability Reporting Register of Sec	condary Processor-Based VM-Execution Controls (R/O)	3, 4, 6	Unique
See Appendix A.3, "VM-Execution C	ontrols," and Table 2-2.		
Register Address: 600H, 1536	IA32_DS_AREA		
DS Save Area (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 20.6.3.4,	"Debug Store (DS) Mechanism."		
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP		
Last Branch Record 0 (R/W)		3, 4, 6	Unique
	d registers on the last branch record stack (680H-68FH). This part		
of the stack contains pointers to the interrupts taken by the processor.	e source instruction for one of the last 16 branches, exceptions, or		
	H are not available in processor releases before family OFH, model		
03H. These MSRs replace MSRs prev	viously located at 1DBH-1DEH. which performed the same function		
for early releases.			
See Section 18.12, "Last Branch, Ca on Skylake Microarchitecture."	II Stack, Interrupt, and Exception Recording for Processors based		
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP		
Last Branch Record 1		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 680H.		
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP		

Register Address: Hex, Decimal	Register Nar	me	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Last Branch Record 2		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP		
Last Branch Record 3		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP		
Last Branch Record 4		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP		
Last Branch Record 5		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP		
Last Branch Record 6	•	3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP		
Last Branch Record 7		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP		
Last Branch Record 8		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP		
Last Branch Record 9	•	3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP		
Last Branch Record 10	•	3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP		
Last Branch Record 11		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP		
Last Branch Record 12	1	3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP		
Last Branch Record 13		3, 4, 6	Unique
See description of MSR_LASTBRAN	ICH_0 at 680H.		
Register Address: 68EH, 1678	 MSR_LASTBRANCH_14_FROM_IP		
Last Branch Record 14		3, 4, 6	Unique
See description of MSR_LASTBRAN			'

Register Address: Hex, Decimal	al Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP		
Last Branch Record 15		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 680H.		
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_TO_IP		
Last Branch Record 0 (R/W)		3, 4, 6	Unique
of the stack contains pointers to the exceptions, or interrupts that the p			
See Section 18.12, "Last Branch, Ca on Skylake Microarchitecture."	II Stack, Interrupt, and Exception Recording for Processors based		
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP		-
Last Branch Record 1		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP		
Last Branch Record 2		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP		
Last Branch Record 3		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C4H, 1732	MSR_LASTBRANCH_4_TO_IP		
Last Branch Record 4		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP		
Last Branch Record 5		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP		
Last Branch Record 6		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP		
Last Branch Record 7		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP		
Last Branch Record 8		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP		
Last Branch Record 9		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP		

Register Address: Hex, Decimal	Registe	r Name	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Last Branch Record 10		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP		
Last Branch Record 11		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_T0_IP		
Last Branch Record 12		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP		
Last Branch Record 13		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP		
Last Branch Record 14	•	3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_T0_IP		
Last Branch Record 15		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: C000_0080H	IA32_EFER		
Extended Feature Enables		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0081H	IA32_STAR		
System Call Target Address (R/W)	•	3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0082H	IA32_LSTAR		
IA-32e Mode System Call Target Ac	ldress (R/W)	3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0084H	IA32_FMASK		
System Call Flag Mask (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0100H	IA32_FS_BASE		
Map of BASE Address of FS (R/W)	ŀ	3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0101H	IA32_GS_BASE		
Map of BASE Address of GS (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0102H	IA32_KERNEL_GS_BASE		
Swap Target of BASE Address of G	S (R/W)	3, 4, 6	Unique
See Table 2-2.			

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
NOTES	nav he more than one logical processors per physical unit. If an MS	SR is Shared this	s means that

1. For HT-enabled processors, there may be more than one logical processors per physical unit. If an MSR is Shared, this means that one MSR is shared between logical processors. If an MSR is unique, this means that each logical processor has its own MSR.

2.19.1 MSRs Unique to Intel[®] Xeon[®] Processor MP with L3 Cache

The MSRs listed in Table 2-59 apply to Intel[®] Xeon[®] Processor MP with up to 8MB level three cache. These processors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the presence of the third level cache, and with CPUID reporting family encoding 0FH, model encoding 3 or 4 (see CPUID instruction for more details).

Table 2-59. MSRs Unique to 64-bit Intel[®] Xeon[®] Processor MP with Up to an 8 MB L3 Cache

Register Address: Hex	Register Name		
Regi	ster Information	Model Availability	Shared/ Unique
Register Address: 107CCH	MSR_IFSB_BUSQ0		
IFSB BUSQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
See Section 20.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107CDH	MSR_IFSB_BUSQ1		
IFSB BUSQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
Register Address: 107CEH	MSR_IFSB_SNPQ0		
IFSB SNPQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
See Section 20.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107CFH	MSR_IFSB_SNPQ1		
IFSB SNPQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
Register Address: 107D0H	MSR_EFSB_DRDYO		
EFSB DRDY Event Control and Counter Regist	er (R/W)	3, 4	Shared
See Section 20.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107D1H	MSR_EFSB_DRDY1		
EFSB DRDY Event Control and Counter Regist	er (R/W)	3, 4	Shared
Register Address: 107D2H	MSR_IFSB_CTL6		
IFSB Latency Event Control Register (R/W)		3, 4	Shared
See Section 20.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107D3H	MSR_IFSB_CNTR7		
IFSB Latency Event Counter Register (R/W)	·	3, 4	Shared
See Section 20.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		

The MSRs listed in Table 2-60 apply to Intel[®] Xeon[®] Processor 7100 series. These processors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the

presence of the third level cache, and with CPUID reporting family encoding 0FH, model encoding 6 (See CPUID instruction for more details.). The performance monitoring MSRs listed in Table 2-60 are shared between logical processors in the same core, but are replicated for each core.

Register Address: Hex	Register Name		
Re	egister Information	Model Availability	Shared/ Unique
Register Address: 107CCH	MSR_EMON_L3_CTR_CTL0		
GBUSQ Event Control and Counter Register	(R/W)	6	Shared
See Section 20.6.6, "Performance Monitorin Cache."	g on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3		
Register Address: 107CDH	MSR_EMON_L3_CTR_CTL1	•	·
GBUSQ Event Control and Counter Register	(R/W)	6	Shared
Register Address: 107CEH	MSR_EMON_L3_CTR_CTL2	•	·
GSNPQ Event Control and Counter Register	(R/W)	6	Shared
See Section 20.6.6, "Performance Monitorin Cache."	g on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3		
Register Address: 107CFH	MSR_EMON_L3_CTR_CTL3		
GSNPQ Event Control and Counter Register	(R/W)	6	Shared
Register Address: 107D0H	MSR_EMON_L3_CTR_CTL4		
FSB Event Control and Counter Register (R	Ŵ)	6	Shared
See Section 20.6.6, "Performance Monitorin Cache."	g on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3		
Register Address: 107D1H	MSR_EMON_L3_CTR_CTL5		
FSB Event Control and Counter Register (R	, W)	6	Shared
Register Address: 107D2H	MSR_EMON_L3_CTR_CTL6		
FSB Event Control and Counter Register (R	/W)	6	Shared
Register Address: 107D3H	MSR_EMON_L3_CTR_CTL7		
FSB Event Control and Counter Register (R	, W)	6	Shared

2.20 MSRS IN INTEL[®] CORE[™] SOLO AND INTEL[®] CORE[™] DUO PROCESSORS

Model-specific registers (MSRs) for Intel Core Solo, Intel Core Duo processors, and Dual-core Intel Xeon processor LV are listed in Table 2-61. The column "Shared/Unique" applies to Intel Core Duo processor. "Unique" means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. "Shared" means the MSR or the bit field in an MSR address governs the operation of both processor cores.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: OH, O	P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium	ction 2.23, "MSRs in Pentium Processors," and Table 2-2. Unique	
Register Address: 1H, 1	P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Processors," and Table 2-2. Unique		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 9.10.5, "Monitor/Mwait	Address Range Determination," and Table 2-2.	Unique
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 18.17, "Time-Stamp Cou	inter," and Table 2-2.	Unique
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2. The operating system microcode update to load.	n can use this MSR to determine "slot" information for the processor and the proper	Shared
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 11.4.4, "Local APIC State	us and Location," and Table 2-2.	Unique
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configura Enables and disables processor feat	tion (R/W) ures; (R) indicates current processor configuration.	Shared
0	Reserved.	
1	Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
2	Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
3	MCERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
4	Address Parity Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
6: 5	Reserved.	
7	BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
8	Output Tri-state Enabled (R/O) 1 = Enabled; O = Disabled.	
9	Execute BIST (R/O) 1 = Enabled; 0 = Disabled.	
10	MCERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled.	
11	Reserved.	
12	BINIT# Observation Enabled (R/O) 1 = Enabled; O = Disabled.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
13	Reserved	
14	1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes	
15	Reserved.	
17:16	APIC Cluster ID (R/O)	
18	System Bus Frequency (R/O) O = 100 MHz. 1 = Reserved.	
19	Reserved.	
21:20	Symmetric Arbitration ID (R/O)	
26:22	Clock Frequency Ratio (R/O)	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in IA-32 Processor See Table 2-2.	(R/W)	Unique
Register Address: 40H, 64	MSR_LASTBRANCH_0	•
hold the 'to' address. See also:Last Branch Record Stack TOS at	s on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 1C9H. rupt, and Exception Recording (Pentium M Processors)."	Unique
Register Address: 41H, 65	MSR_LASTBRANCH_1	
Last Branch Record 1 (R/W) See description of MSR_LASTBRANG		Unique
Register Address: 42H, 66	MSR_LASTBRANCH_2	ł
Last Branch Record 2 (R/W) See description of MSR_LASTBRANG	СН_О.	Unique
Register Address: 43H, 67	MSR_LASTBRANCH_3	
Last Branch Record 3 (R/W) See description of MSR_LASTBRANC	CH_0.	Unique
Register Address: 44H, 68	MSR_LASTBRANCH_4	
Last Branch Record 4 (R/W) See description of MSR_LASTBRANG	CH_0.	Unique
Register Address: 45H, 69	MSR_LASTBRANCH_5	
Last Branch Record 5 (R/W) See description of MSR_LASTBRANC	CH_0.	Unique
Register Address: 46H, 70	MSR_LASTBRANCH_6	
Last Branch Record 6 (R/W) See description of MSR_LASTBRANG	CH_0.	Unique

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Last Branch Record 7 (R/W)		Unique
See description of MSR_LASTBRANG	СН_О.	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Unique
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W) See Table 2-2.		Unique
Register Address: C1H, 193	IA32_PMCO	
Performance Counter Register See Table 2-2.		Unique
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register See Table 2-2.	•	Unique
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Shared
This field indicates the scalable bus	clock speed.	
2:0	 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 	
	133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 101B.	
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B.	
63:3	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clock Count (R/W) See Table 2-2.		Unique
Register Address: E8H, 232	IA32_APERF	-
Actual Performance Frequency Clock Count (R/W) Unique See Table 2-2. Unique		Unique
Register Address: FEH, 254	IA32_MTRRCAP	
See Table 2-2.		Unique
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3	•	Shared
Used to configure the L2 Cache.		
0	L2 Hardware Enabled (R/O)	
	1 = If the L2 is hardware-enabled.	
	0 = Indicates if the L2 is hardware-disabled.	

Register Address: Hex, Decimal Register Name Shared/ **Register Information / Bit Fields Bit Description** Unique 7:1 Reserved. 8 L2 Enabled (R/W) 1 = L2 cache has been initialized. 0 = Disabled (default). Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input. 22:9 Reserved. 23 L2 Not Present (R/O) 0 = L2 Present. 1 = L2 Not Present. 63:24 Reserved. Register Address: 174H, 372 IA32_SYSENTER_CS See Table 2-2. Unique IA32 SYSENTER ESP Register Address: 175H, 373 See Table 2-2 Unique Register Address: 176H, 374 1A32 SYSENTER EIP See Table 2-2 Unique Register Address: 179H, 377 IA32_MCG_CAP See Table 2-2. Unique Register Address: 17AH, 378 IA32_MCG_STATUS **Global Machine Check Status** Unique 0 RIPV When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If this bit is cleared, the program cannot be reliably restarted. EIPV 1 When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error. 2 MCIP When set, this bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception. 63:3 Reserved Register Address: 186H, 390 IA32_PERFEVTSEL0 See Table 2-2 Unique Register Address: 187H, 391 IA32_PERFEVTSEL1 Unique See Table 2-2. IA32_PERF_STATUS Register Address: 198H, 408

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Table 2-2.		Shared
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Unique
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)	•	Unique
See Table 2-2.		
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)		Unique
See Table 2-2 and Section 15.8.2, "	Thermal Monitor."	
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Unique
See Table 2-2 and Section 15.8.2, "	Thermal Monitor".	
Register Address: 19DH, 413	MSR_THERM2_CTL	
Thermal Monitor 2 Control		Unique
15:0	Reserved.	
16	TM_SELECT (R/W)	
	Mode of automatic thermal monitor:	
	0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock	
	duty cycle) 1 = Thermal Monitor 2 (thermally-initiated frequency transitions)	
	If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect.	
	Neither TM1 nor TM2 will be enabled.	
63:16	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Miscellaneous Processor Fea	tures (R/W)	
Allows a variety of processor functi	ons to be enabled and disabled.	
2:0	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Unique
	See Table 2-2.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Shared
	See Table 2-2.	
9:8	Reserved.	
10	FERR# Multiplexing Enable (R/W)	Shared
	1 = FERR# asserted by the processor to indicate a pending break event within	
	the processor 0 = Indicates compatible FERR# signaling behavior	
	0 = Indicates compatible FERR# signaling behavior This bit must be set to 1 to support XAPIC interrupt model usage.	
11	Branch Trace Storage Unavailable (R/O)	Shared
	See Table 2-2.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
12	Reserved.	
13	TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.	Shared
	When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermal managed state. If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX = 1, then this feature is not supported and BIOS must not alter the contents of this bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states.	
15:14	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W) 1 = Enhanced Intel SpeedStep Technology enabled	Shared
18	ENABLE MONITOR FSM (R/W) See Table 2-2.	Shared
19	Reserved.	
22	Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availability of CPUID leaves greater than 2.	Shared
33:23	Reserved.	
34	XD Bit Disable (R/W) See Table 2-3.	Shared
63:35	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that poi See MSR_LASTBRANCH_0_FROM_IF	nts to the MSR containing the most recent branch record.	Unique
Register Address: 1D9H, 473	IA32_DEBUGCTL	ſ
Debug Control (R/W) Controls how several debug feature	s are used. Bit definitions are discussed in Table 2-2.	Unique
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
	instruction that the processor executed prior to the last exception that was	Unique
generated or the last interrupt that		
Register Address: 1DEH, 478	MSR_LER_TO_LIP	Unique
Last Exception Record To Linear IP (This area contains a pointer to the t exception that was generated or the	arget of the last branch instruction that the processor executed prior to the last	Unique
Register Address: 200H, 512	MTRRphysBase0	

Table 2-61. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address: Hex, Decimal	Register Name	-
Register Information / Bit Fields	Bit Description	Shared/ Unique
Memory Type Range Registers		Unique
Register Address: 201H, 513	MTRRphysMask0	
Memory Type Range Registers		Unique
Register Address: 202H, 514	MTRRphysBase1	
Memory Type Range Registers		Unique
Register Address: 203H, 515	MTRRphysMask1	
Memory Type Range Registers		Unique
Register Address: 204H, 516	MTRRphysBase2	
Memory Type Range Registers	-	Unique
Register Address: 205H, 517	MTRRphysMask2	
Memory Type Range Registers		Unique
Register Address: 206H, 518	MTRRphysBase3	
Memory Type Range Registers		Unique
Register Address: 207H, 519	MTRRphysMask3	
Memory Type Range Registers		Unique
Register Address: 208H, 520	MTRRphysBase4	
Memory Type Range Registers		Unique
Register Address: 209H, 521	MTRRphysMask4	
Memory Type Range Registers		Unique
Register Address: 20AH, 522	MTRRphysBase5	
Memory Type Range Registers		Unique
Register Address: 20BH, 523	MTRRphysMask5	
Memory Type Range Registers		Unique
Register Address: 20CH, 524	MTRRphysBase6	
Memory Type Range Registers		Unique
Register Address: 20DH, 525	MTRRphysMask6	
Memory Type Range Registers		Unique
Register Address: 20EH, 526	MTRRphysBase7	
Memory Type Range Registers		Unique
Register Address: 20FH, 527	MTRRphysMask7	
Memory Type Range Registers		Unique
Register Address: 250H, 592	MTRRfix64K_00000	
Memory Type Range Registers		Unique
Register Address: 258H, 600	MTRRfix16K_80000	
Memory Type Range Registers		Unique
Register Address: 259H, 601	MTRRfix16K_A0000	
Memory Type Range Registers		Unique

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 268H, 616	MTRRfix4K_C0000	
Memory Type Range Registers		Unique
Register Address: 269H, 617	MTRRfix4K_C8000	
Memory Type Range Registers		Unique
Register Address: 26AH, 618	MTRRfix4K_D0000	
Memory Type Range Registers		Unique
Register Address: 26BH, 619	MTRRfix4K_D8000	
Memory Type Range Registers	•	Unique
Register Address: 26CH, 620	MTRRfix4K_E0000	
Memory Type Range Registers		Unique
Register Address: 26DH, 621	MTRRfix4K_E8000	·
Memory Type Range Registers		Unique
Register Address: 26EH, 622	MTRRfix4K_F0000	
Memory Type Range Registers		Unique
Register Address: 26FH, 623	MTRRfix4K_F8000	
Memory Type Range Registers		Unique
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)		Unique
See Table 2-2 and Section 12.11.2.1	I , "IA32_MTRR_DEF_TYPE MSR."	
Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 16.3.2.1, "IA32_MCi_CT	'L MSRs."	Unique
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 16.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique
Register Address: 402H, 1026	IA32_MCO_ADDR	
See Section 16.3.2.3, "IA32_MCi_AD	DR MSRs."	Unique
	her not implemented or contains no address if the ADDRV flag in the . When not implemented in the processor, all reads and writes to this MSR will n.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 16.3.2.1, "IA32_MCi_CT	L MSRs."	Unique
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 16.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 16.3.2.3, "IA32_MCi_AD	DR MSRs."	Unique
	her not implemented or contains no address if the ADDRV flag in the . When not implemented in the processor, all reads and writes to this MSR will n.	

Register Address: Hex, Decimal	Register Name	-
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."		Unique
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 16.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique
Register Address: 40AH, 1034	IA32_MC2_ADDR	
	ner not implemented or contains no address if the ADDRV flag in the When not implemented in the processor, all reads and writes to this MSR will	Unique
Register Address: 40CH, 1036	MSR_MC4_CTL	•
See Section 16.3.2.1, "IA32_MCi_CT	L MSRs."	Unique
Register Address: 40DH, 1037	MSR_MC4_STATUS	
See Section 16.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique
Register Address: 40EH, 1038	MSR_MC4_ADDR	·
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs." The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		Unique
Register Address: 410H, 1040	IA32_MC3_CTL	
IA32_MC3_CTL	See Section 16.3.2.1, "IA32_MCi_CTL MSRs."	
Register Address: 411H, 1041	IA32_MC3_STATUS	
IA32_MC3_STATUS	See Section 16.3.2.2, "IA32_MCi_STATUS MSRS."	
Register Address: 412H, 1042	MSR_MC3_ADDR	
	DR MSRs." her not implemented or contains no address if the ADDRV flag in the When not implemented in the processor, all reads and writes to this MSR will cause	Unique
Register Address: 413H, 1043	MSR_MC3_MISC	
Machine Check Error Reporting Regised MISCV flag in the IA32_MCi_STATUS	ster - contains additional information describing the machine-check error if the bregister is set.	Unique
Register Address: 414H, 1044	MSR_MC5_CTL	
Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units).		Unique
Register Address: 415H, 1045	MSR_MC5_STATUS	
	ster - contains information related to a machine-check error if its VAL (valid) flag is ring IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them on.	Unique
Register Address: 416H, 1046	MSR_MC5_ADDR	
Machine Check Error Reporting Regis	ster - contains the address of the code or data memory location that produced the	Unique
	ag in the IA32_MCi_STATUS register is set.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Machine Check Error Reporting Regi MISCV flag in the IA32_MCi_STATUS	ster - contains additional information describing the machine-check error if the gregister is set.	Unique
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Ca	pabilities (R/O)	Unique
See Table 2-2 and Appendix A.1, "Ba	asic VMX Information." (If CPUID.01H:ECX.[bit 5])	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-	Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Co	ontrols." (If CPUID.01H:ECX.[bit 5])	
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Register of Prin See Appendix A.3, "VM-Execution Co	nary Processor-Based VM-Execution Controls (R/O) ontrols." (If CPUID.01H:ECX.[bit 5])	Unique
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM	Exit Controls (R/O)	Unique
See Appendix A.4, "VM-Exit Controls." (If CPUID.01H:ECX.[bit 5])		
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM	Entry Controls (R/O)	Unique
See Appendix A.5, "VM-Entry Contro	ls." (If CPUID.01H:ECX.[bit 5])	
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous	VMX Capabilities (R/O)	Unique
See Appendix A.6, "Miscellaneous Da	ata." (If CPUID.01H:ECX.[bit 5])	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CRC) Bits Fixed to 0 (R/O)	Unique
See Appendix A.7, "VMX-Fixed Bits i	n CRO." (If CPUID.01H:ECX.[bit 5])	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRC) Bits Fixed to 1 (R/O)	Unique
See Appendix A.7, "VMX-Fixed Bits i	n CRO." (If CPUID.01H:ECX.[bit 5])	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4	Hits Fixed to 0 (R/O)	Unique
See Appendix A.8, "VMX-Fixed Bits i	n CR4." (If CPUID.01H:ECX.[bit 5])	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4	Bits Fixed to 1 (R/O)	Unique
See Appendix A.8, "VMX-Fixed Bits i	n CR4." (If CPUID.01H:ECX.[bit 5])	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VM	CS Field Enumeration (R/O)	Unique
See Appendix A.9, "VMCS Enumerati	on." (If CPUID.01H:ECX.[bit 5])	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
Capability Reporting Register of Sec	ondary Processor-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Co	ontrols." (If CPUID.01H:ECX.[bit 5] and IA32_VMX_PROCBASED_CTLS[bit 63])	
Register Address: 600H, 1536	IA32_DS_AREA	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
DS Save Area (R/W)		Unique
See Table 2-2 and Section 20.6.3.4,	"Debug Store (DS) Mechanism."	
31:0	DS Buffer Management Area	
	Linear address of the first byte of the DS buffer management area.	
63:32	Reserved.	
Register Address: C000_0080H	IA32_EFER	
See Table 2-2.		Unique
10:0	Reserved.	
11	Execute Disable Bit Enable	
63:12	Reserved.	

2.21 MSRS IN THE PENTIUM M PROCESSOR

Model-specific registers (MSRs) for the Pentium M processor are similar to those described in Section 2.22 for P6 family processors. The following table describes new MSRs and MSRs whose behavior has changed on the Pentium M processor.

Table 2-62. MSRs in Pentium M Processors

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description		
Register Address: OH, O	P5_MC_ADDR		
See Section 2.23, "MSRs in Pentium Processors	,		
Register Address: 1H, 1	P5_MC_TYPE		
See Section 2.23, "MSRs in Pentium Processors	," >,		
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER		
See Section 18.17, "Time-Stamp Counter," and see Table 2-2.			
Register Address: 17H, 23	IA32_PLATFORM_ID		
Platform ID (R)	Platform ID (R)		
See Table 2-2.			
The operating system can use this MSR to dete	ermine "slot" information for the processor and the proper microcode update to load.		
Register Address: 2AH, 42	MSR_EBL_CR_POWERON		
Processor Hard Power-On Configuration			
(R/W) Enables and disables processor features.			
(R) Indicates current processor configuration.			
0	Reserved.		
1	Data Error Checking Enable (R)		
	0 = Disabled.		
	Always 0 on the Pentium M processor.		

Register Address: Hex, Decimal	-62. MSRs in Pentium M Processors (Contd.) Register Name
Register Information / Bit Fields	Bit Description
2	Response Error Checking Enable (R)
	0 = Disabled.
	Always 0 on the Pentium M processor.
3	MCERR# Drive Enable (R)
	0 = Disabled.
	Always 0 on the Pentium M processor.
4	Address Parity Enable (R)
	0 = Disabled.
	Always 0 on the Pentium M processor.
6:5	Reserved.
7	BINIT# Driver Enable (R)
	1 = Enabled; 0 = Disabled.
	Always 0 on the Pentium M processor.
8	Output Tri-state Enabled (R/O)
	1 = Enabled; 0 = Disabled.
9	Execute BIST (R/O)
	1 = Enabled; 0 = Disabled.
10	MCERR# Observation Enabled (R/O)
	1 = Enabled; 0 = Disabled.
	Always 0 on the Pentium M processor.
11	Reserved.
12	BINIT# Observation Enabled (R/O)
	1 = Enabled; 0 = Disabled.
	Always 0 on the Pentium M processor.
13	Reserved.
14	1 MByte Power on Reset Vector (R/O)
	1 = 1 MByte; 0 = 4 GBytes.
	Always 0 on the Pentium M processor.
15	Reserved.
17:16	APIC Cluster ID (R/O)
	Always 00B on the Pentium M processor.
18	System Bus Frequency (R/O)
	0 = 100 MHz.
	1 = Reserved.
	Always 0 on the Pentium M processor.
19	Reserved.
21:20	Symmetric Arbitration ID (R/O)
	Always 00B on the Pentium M processor.
26:22	Clock Frequency Ratio (R/O)
Register Address: 40H, 64	MSR_LASTBRANCH_0

Table 2-62. MSRs in Pentium M Processors (Contd.)		
Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Last Branch Record 0 (R/W) One of 8 last branch record registers on the las address.	st branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to	
See also: Last Branch Record Stack TOS at 1C9H. Section 18.15, "Last Branch, Interrupt, and 6	Exception Recording (Pentium M Processors)."	
Register Address: 41H, 65	MSR_LASTBRANCH_1	
Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 42H, 66	MSR_LASTBRANCH_2	
Last Branch Record 2 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 43H, 67	MSR_LASTBRANCH_3	
Last Branch Record 3 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 44H, 68	MSR_LASTBRANCH_4	
Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 45H, 69	MSR_LASTBRANCH_5	
Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.	1	
Register Address: 46H, 70	MSR_LASTBRANCH_6	
Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 47H, 71	MSR_LASTBRANCH_7	
Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 119H, 281	MSR_BBL_CR_CTL	
Control Register Used to program L2 commands to be issued via	a cache configuration accesses mechanism. Also receives L2 lookup response.	
63:0	Reserved.	
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Used to configure the L2 Cache.		
0	L2 Hardware Enabled (R/O) 1 = If the L2 is hardware-enabled. 0 = Indicates if the L2 is hardware-disabled.	
4:1	Reserved.	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
5	ECC Check Enable (R/O)
	This bit enables ECC checking on the cache data bus. ECC is always generated on
	write cycles.
	0 = Disabled (default).
	1 = Enabled. For the Pentium M processor, ECC checking on the cache data bus is always enabled.
7.0	
7:6	Reserved.
8	L2 Enabled (R/W)
	1 = L2 cache has been initialized.
	0 = Disabled (default). Until this bit is set the processor will not respond to the WBINVD instruction or the
	assertion of the FLUSH# input.
22:9	Reserved.
23	L2 Not Present (R/O)
	0 = L2 Present.
	1 = L2 Not Present.
63:24	Reserved.
Register Address: 179H, 377	IA32_MCG_CAP
Read-only register that provides information	on about the machine-check architecture of the processor.
7:0	Count (R/O)
	Indicates the number of hardware unit error reporting banks available in the processor.
8	IA32_MCG_CTL Present (R/O)
	1 = Indicates that the processor implements the MSR_MCG_CTL register found at MSR 17BH.
	0 = Not supported.
63:9	Reserved.
Register Address: 17AH, 378	IA32_MCG_STATUS
Global Machine Check Status	
0	RIPV
	When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If this bit is cleared, the program cannot be reliably restarted.
1	EIPV
	When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
2	MCIP
	When set, this bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
63:3	Reserved.
Register Address: 198H, 408	IA32_PERF_STATUS

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
See Table 2-2.	· · ·
Register Address: 199H, 409	IA32_PERF_CTL
See Table 2-2.	
Register Address: 19AH, 410	IA32_CLOCK_MODULATION
Clock Modulation (R/W).	
See Table 2-2 and Section 15.8.3, "Software Co	ontrolled Clock Modulation."
Register Address: 19BH, 411	IA32_THERM_INTERRUPT
Thermal Interrupt Control (R/W)	
See Table 2-2 and Section 15.8.2, "Thermal Mo	onitor."
Register Address: 19CH, 412	IA32_THERM_STATUS
Thermal Monitor Status (R/W)	
See Table 2-2 and Section 15.8.2, "Thermal Mo	onitor."
Register Address: 19DH, 413	MSR_THERM2_CTL
Thermal Monitor 2 Control	
15:0	Reserved.
16	TM_SELECT (R/W)
	Mode of automatic thermal monitor:
	0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle)
	1 = Thermal Monitor 2 (thermally-initiated frequency transitions)
	If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect.
	Neither TM1 nor TM2 will be enabled.
63:16	Reserved.
Register Address: 1A0H, 416	IA32_MISC_ENABLE
Enable Miscellaneous Processor Features (R/W	·
Allows a variety of processor functions to be e	nabled and disabled.
2:0	Reserved.
3	Automatic Thermal Control Circuit Enable (R/W)
	1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows processor clocks to be automatically
	modulated based on the processor's thermal sensor operation.
	0 = Disabled (default). The automatic thermal control circuit enable bit determines if the thermal control
	circuit (TCC) will be activated when the processor's internal thermal sensor
	determines the processor is about to exceed its maximum operating temperature.
	When the TCC is activated and TM1 is enabled, the processors clocks will be forced to a 50% duty cycle. BIOS must enable this feature.
	The bit should not be confused with the on-demand thermal control circuit enable bit.
6:4	Reserved.
7	Performance Monitoring Available (R)
	1 = Performance monitoring enabled.
	0 = Performance monitoring disabled.

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
9:8	Reserved.
10	FERR# Multiplexing Enable (R/W)
	 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior.
	This bit must be set to 1 to support XAPIC interrupt model usage.
	Branch Trace Storage Unavailable (R/O)
	1 = Processor doesn't support branch trace storage (BTS)
	0 = BTS is supported
12	Processor Event Based Sampling Unavailable (R/O)
	1 = Processor does not support processor event based sampling (PEBS);
	0 = PEBS is supported.
	The Pentium M processor does not support PEBS.
15:13	Reserved.
16	Enhanced Intel SpeedStep Technology Enable (R/W)
	1 = Enhanced Intel SpeedStep Technology enabled.
	On the Pentium M processor, this bit may be configured to be read-only.
22:17	Reserved.
23	xTPR Message Disable (R/W)
	When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority. The default is processor specific.
63:24	Reserved.
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS
Last Branch Record Stack TOS (R/W)	
Contains an index (bits 0-3) that points to the	MSR containing the most recent branch record. See also:
 MSR_LASTBRANCH_0_FROM_IP (at 40H). Section 18.15, "Last Branch, Interrupt, and 6 	Exception Recording (Pentium M Processors)."
Register Address: 1D9H, 473	MSR_DEBUGCTLB
Debug Control (R/W)	
Controls how several debug features are used.	Bit definitions are discussed in the referenced section.
See Section 18.15, "Last Branch, Interrupt, and	Exception Recording (Pentium M Processors)."
Register Address: 1DDH, 477	MSR_LER_TO_LIP
Last Exception Record To Linear IP (R)	
This area contains a pointer to the target of the was generated or the last interrupt that was h	e last branch instruction that the processor executed prior to the last exception that andled.
See Section 18.15, "Last Branch, Interrupt, and Last Exception MSRs."	Exception Recording (Pentium M Processors)," and Section 18.16.2, "Last Branch and
Register Address: 1DEH, 478	MSR_LER_FROM_LIP

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description		
Last Exception Record From Linear IP (R)			
Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.			
See Section 18.15, "Last Branch, Interrupt, and Last Exception MSRs."	Exception Recording (Pentium M Processors)," and Section 18.16.2, "Last Branch and		
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE		
Default Memory Types (R/W)			
Sets the memory type for the regions of physic	cal memory that are not mapped by the MTRRs.		
See Section 12.11.2.1, "IA32_MTRR_DEF_TYPE	E MSR."		
Register Address: 400H, 1024	IA32_MC0_CTL		
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."			
Register Address: 401H, 1025	IA32_MC0_STATUS		
See Section 16.3.2.2, "IA32_MCi_STATUS MSR	S."		
Register Address: 402H, 1026	IA32_MC0_ADDR		
See Section 14.3.2.3., "IA32_MCi_ADDR MSRs".			
	lemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register or, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 404H, 1028	IA32_MC1_CTL		
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."			
Register Address: 405H, 1029	IA32_MC1_STATUS		
See Section 16.3.2.2, "IA32_MCi_STATUS MSR	S."		
Register Address: 406H, 1030	IA32_MC1_ADDR		
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs."			
The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.			
Register Address: 408H, 1032	IA32_MC2_CTL		
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."			
Register Address: 409H, 1033	IA32_MC2_STATUS		
See Chapter 16.3.2.2, "IA32_MCi_STATUS MSRS."			
Register Address: 40AH, 1034	IA32_MC2_ADDR		
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs."			
The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.			
Register Address: 40CH, 1036	MSR_MC4_CTL		
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."			
Register Address: 40DH, 1037	MSR_MC4_STATUS		
See Section 16.3.2.2, "IA32_MCi_STATUS MSR	5."		
Register Address: 40EH, 1038	MSR_MC4_ADDR		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs."		
	lemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 410H, 1040	MSR_MC3_CTL	
See Section 16.3.2.1, "IA32_MCi_CTL MSRs."	•	
Register Address: 411H, 1041	MSR_MC3_STATUS	
See Section 16.3.2.2, "IA32_MCi_STATUS MSR	S."	
Register Address: 412H, 1042	MSR_MC3_ADDR	
See Section 16.3.2.3, "IA32_MCi_ADDR MSRs."		
The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W)		
See Table 2-2.		
Points to the DS buffer management area, which is used to manage the BTS and PEBS buffers. See Section 20.6.3.4, "Debug Store (DS) Mechanism."		
31:0	DS Buffer Management Area	
	Linear address of the first byte of the DS buffer management area.	
63:32	Reserved.	

2.22 MSRS IN THE P6 FAMILY PROCESSORS

The following MSRs are defined for the P6 family processors. The MSRs in this table that are shaded are available only in the Pentium II and Pentium III processors. Beginning with the Pentium 4 processor, some of the MSRs in this list have been designated as "architectural" and have had their names changed. See Table 2-2 for a list of the architectural MSRs.

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
Register Address: OH, O	P5_MC_ADDR
See Section 2.23, "MSRs in Pentium Proce	ssors."
Register Address: 1H, 1	P5_MC_TYPE
See Section 2.23, "MSRs in Pentium Processors."	
Register Address: 10H, 16	TSC
See Section 18.17, "Time-Stamp Counter."	
Register Address: 17H, 23	IA32_PLATFORM_ID
Platform ID (R)	
The operating system can use this MSR to determine "slot" information for the processor and the proper microcode update to load.	
49:0	Reserved.

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
52:50	Platform Id (R)Contains information concerning the intended platform for the processor.5251500000001010101100110011001101010111011
56:53	L2 Cache Latency Read.
59:57	Reserved.
60	Clock Frequency Ratio Read.
63:61	Reserved.
Register Address: 1BH, 27	APIC_BASE
Section 11.4.4, "Local APIC Status and Lo	cation."
7:0	Reserved.
8	Boot Strap Processor Indicator Bit 1 = BSP
10:9	Reserved.
11	APIC Global Enable Bit - Permanent till reset 1 = Enabled. 0 = Disabled.
31:12	APIC Base Address.
63:32	Reserved.
Register Address: 2AH, 42	EBL_CR_POWERON
Processor Hard Power-On Configuration (R/W) Enables and disables processor fea	tures, and (R) indicates current processor configuration.
0	Reserved ¹
1	Data Error Checking Enable (R/W) 1 = Enabled. 0 = Disabled.
2	Response Error Checking Enable FRCERR Observation Enable (R/W) 1 = Enabled. 0 = Disabled.
3	AERR# Drive Enable (R/W) 1 = Enabled. 0 = Disabled.
4	BERR# Enable for Initiator Bus Requests (R/W) 1 = Enabled. 0 = Disabled.

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
5	Reserved.
6	BERR# Driver Enable for Initiator Internal Errors (R/W)
	1 = Enabled.
	0 = Disabled.
7	BINIT# Driver Enable (R/W)
	1 = Enabled. 0 = Disabled.
8	Output Tri-state Enabled (R)
0	1 = Enabled.
	0 = Disabled.
9	Execute BIST (R)
	1 = Enabled.
	0 = Disabled.
10	AERR# Observation Enabled (R)
	1 = Enabled.
	0 = Disabled.
11	Reserved.
12	BINIT# Observation Enabled (R)
	1 = Enabled.
	0 = Disabled.
13	In Order Queue Depth (R)
	1 = 1. 0 = 8.
14	
14	1-MByte Power on Reset Vector (R) 1 = 1MByte.
	0 = 4GBytes.
15	FRC Mode Enable (R)
	1 = Enabled.
	0 = Disabled.
17:16	APIC Cluster ID (R)
19:18	System Bus Frequency (R)
	00 = 66MHz.
	10 = 100Mhz.
	01 = 133MHz.
21.20	11 = Reserved.
21:20	Symmetric Arbitration ID (R)
25:22	Clock Frequency Ratio (R)
26	Low Power Mode Enable (R/W)
27	Clock Frequency Ratio
63:28	Reserved. ¹
Register Address: 33H, 51	MSR_TEST_CTRL

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
Test Control Register	
29:0	Reserved.
30	Streaming Buffer Disable
31	Disable LOCK#
	Assertion for split locked access.
Register Address: 79H, 121	BIOS_UPDT_TRIG
BIOS Update Trigger Register.	
Register Address: 88H, 136	BBL_CR_D0[63:0]
Chunk 0 data register D[63:0]: used to wr	ite to and read from the L2.
Register Address: 89H, 137	BBL_CR_D1
Chunk 1 data register D[63:0]: used to wr	ite to and read from the L2.
Register Address: 8AH, 138	BBL_CR_D2
Chunk 2 data register D[63:0]: used to wr	ite to and read from the L2.
Register Address: 8BH, 139	BIOS_SIGN/BBL_CR_D3
BIOS Update Signature Register or Chunk	ata register D[63:0].
Used to write to and read from the L2 de	pending on the usage model.
Register Address: C1H, 193	PerfCtr0 (PERFCTR0)
Performance Counter Register	
See Table 2-2.	
Register Address: C2H, 194	PerfCtr1 (PERFCTR1)
Performance Counter Register	
See Table 2-2.	
Register Address: FEH, 254	MTRRcap
Memory Type Range Registers	
Register Address: 116H, 278	BBL_CR_ADDR
Address register: used to send specified a	ddress (A31-A3) to L2 during cache initialization accesses.
2:0	Reserved; set to 0.
31:3	Address bits [35:3].
63:32	Reserved.
Register Address: 118H, 280	BBL_CR_DECC
Data ECC register D[7:0]: used to write EC	C and read ECC to/from L2.
Register Address: 119H, 281	BBL_CR_CTL
Control register: used to program L2 com response.	nands to be issued via cache configuration accesses mechanism. Also receives L2 lookup

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
4:0	L2 Command: 01100 = Data Read w/ LRU update (RLU). 01110 = Tag Read w/ Data Read (TRR). 01111 = Tag Inquire (TI). 00010 = L2 Control Register Read (CR). 00011 = L2 Control Register Write (CW). 010 + MESI encode = Tag Write w/ Data Read (TWR). 111 + MESI encode = Tag Write w/ Data Write (TWW). 100 + MESI encode = Tag Write (TW).
6:5	
7	State to L2
9:8	Reserved.
11:10	Way 0 - 00, Way 1 - 01, Way 2 - 10, Way 3 - 11 Way to L2
13:12	Modified - 11,Exclusive - 10, Shared - 01, Invalid - 00 Way from L2
15:14	State from L2.
16	Reserved.
17	L2 Hit.
18	Reserved.
20:19	User supplied ECC.
21	Processor number: ² Disable = 1. Enable = 0. Reserved.
63:22	Reserved.
Register Address: 11AH, 282	BBL_CR_TRIG
Trigger register: used to initiate a cache	e configuration accesses access, Write only with Data = 0.
Register Address: 11BH, 283	BBL_CR_BUSY
Busy register: indicates when a cache configuration accesses L2 command is in progress. D[0] = 1 = BUSY.	
Register Address: 11EH, 286	BBL_CR_CTL3
Control register 3: used to configure the	e L2 Cache.
0	L2 Configured (read/write).
4:1	L2 Cache Latency (read/write).
5	ECC Check Enable (read/write).
6	Address Parity Check Enable (read/write).
7	CRTN Parity Check Enable (read/write).
8	L2 Enabled (read/write).

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
10:9	L2 Associativity (read only): 00 = Direct Mapped. 01 = 2 Way. 10 = 4 Way. 11 = Reserved.
12:11	Number of L2 banks (read only).
17:13	Cache size per bank (read/write): 00001 = 256 KBytes. 00010 = 512 KBytes. 00100 = 1 MByte. 01000 = 2 MBytes. 10000 = 4 MBytes.
18	Cache State error checking enable (read/write).
19	Reserved.
22:20	L2 Physical Address Range support: 111 = 64 GBytes. 110 = 32 GBytes. 101 = 16 GBytes. 100 = 8 GBytes. 011 = 4 GBytes. 010 = 2 GBytes. 001 = 1 GByte. 000 = 512 MBytes.
23	L2 Hardware Disable (read only).
24	Reserved.
25	Cache bus fraction (read only).
63:26	Reserved.
Register Address: 174H, 372	SYSENTER_CS_MSR
CS register target for CPL 0 code	
Register Address: 175H, 373	SYSENTER_ESP_MSR
Stack pointer for CPL 0 stack	
Register Address: 176H, 374	SYSENTER_EIP_MSR
CPL 0 code entry point	
Register Address: 179H, 377	MCG_CAP
Machine Check Global Control Register	
Register Address: 17AH, 378	MCG_STATUS
	contains information related to a machine-check error if its VAL (valid) flag is set. Software TUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection
Register Address: 17BH, 379	MCG_CTL
Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units).	
Register Address: 186H, 390	PerfEvtSel0 (EVNTSEL0)

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
Performance Event Select Register 0 (R	/w)
7:0	Event Select
	Refer to Performance Counter section for a list of event encodings.
15:8	UMASK (Unit Mask)
	Unit mask register set to 0 to enable all count options.
16	USER
	Controls the counting of events at Privilege levels of 1, 2, and 3.
17	OS
	Controls the counting of events at Privilege level of 0.
18	E
	Occurrence/Duration Mode Select:
	1 = Occurrence.
	0 = Duration.
19	PC
	Enabled the signaling of performance counter overflow via BPO pin.
20	INT
	Enables the signaling of counter overflow via input to APIC:
	1 = Enable.
	0 = Disable.
22	ENABLE
	Enables the counting of performance events in both counters:
	1 = Enable.
	0 = Disable.
23	INV
	Inverts the result of the CMASK condition:
	1 = Inverted.
	0 = Non-Inverted.
31:24	CMASK (Counter Mask)
Register Address: 187H, 391	PerfEvtSel1 (EVNTSEL1)
Performance Event Select for Counter 1	(R/W)
7:0	Event Select
	Refer to Performance Counter section for a list of event encodings.
15:8	UMASK (Unit Mask)
	Unit mask register set to 0 to enable all count options.
16	USER
	Controls the counting of events at Privilege levels of 1, 2, and 3.
17	OS
	Controls the counting of events at Privilege level of 0.
	, , , , , , , , , , , , , , , , , , ,

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
18	E
	Occurrence/Duration Mode Select:
	1 = Occurrence.
	0 = Duration.
19	PC
	Enabled the signaling of performance counter overflow via BPO pin.
20	
	Enables the signaling of counter overflow via input to APIC. 1 = Enable.
	0 = Disable.
23	INV
	Inverts the result of the CMASK condition.
	1 = Inverted.
	0 = Non-Inverted.
31:24	CMASK (Counter Mask)
Register Address: 1D9H, 473	DEBUGCTLMSR
Enables last branch, interrupt, and except	on recording; taken branch breakpoints; the breakpoint reporting pins; and trace messages.
	WRMSR instruction, when operating at privilege level 0 or when in real-address mode.
0	Enable/Disable Last Branch Records
1	Branch Trap Flag
2	Performance Monitoring/Break Point Pins
3	Performance Monitoring/Break Point Pins
4	Performance Monitoring/Break Point Pins
5	Performance Monitoring/Break Point Pins
6	Enable/Disable Execution Trace Messages
31:7	Reserved.
Register Address: 1DBH, 475	LASTBRANCHFROMIP
32-bit register for recording the instructi debug exception being generated.	on pointers for the last branch, interrupt, or exception that the processor took prior to a
Register Address: 1DCH, 476	LASTBRANCHTOIP
32-bit register for recording the instructi debug exception being generated.	on pointers for the last branch, interrupt, or exception that the processor took prior to a
Register Address: 1DDH, 477	LASTINTFROMIP
Last INT from IP	
Register Address: 1DEH, 478	LASTINTTOIP
Last INT to IP	
Register Address: 200H, 512	MTRRphysBaseO
Memory Type Range Registers	
Register Address: 201H, 513	MTRRphysMask0
Memory Type Range Registers	
· j · jr - ····· j · ··· j · ··· ··· ·	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
Register Address: 202H, 514	MTRRphysBase1
Memory Type Range Registers	
Register Address: 203H, 515	MTRRphysMask1
Memory Type Range Registers	
Register Address: 204H, 516	MTRRphysBase2
Memory Type Range Registers	
Register Address: 205H, 517	MTRRphysMask2
Memory Type Range Registers	
Register Address: 206H, 518	MTRRphysBase3
Memory Type Range Registers	
Register Address: 207H, 519	MTRRphysMask3
Memory Type Range Registers	
Register Address: 208H, 520	MTRRphysBase4
Memory Type Range Registers	
Register Address: 209H, 521	MTRRphysMask4
Memory Type Range Registers	
Register Address: 20AH, 522	MTRRphysBase5
Memory Type Range Registers	
Register Address: 20BH, 523	MTRRphysMask5
Memory Type Range Registers	
Register Address: 20CH, 524	MTRRphysBase6
Memory Type Range Registers	
Register Address: 20DH, 525	MTRRphysMask6
Memory Type Range Registers	
Register Address: 20EH, 526	MTRRphysBase7
Memory Type Range Registers	
Register Address: 20FH, 527	MTRRphysMask7
Memory Type Range Registers	
Register Address: 250H, 592	MTRRfix64K_00000
Memory Type Range Registers	
Register Address: 258H, 600	MTRRfix16K_80000
Memory Type Range Registers	
Register Address: 259H, 601	MTRRfix16K_A0000
Memory Type Range Registers	
Register Address: 268H, 616	MTRRfix4K_C0000
Memory Type Range Registers	
Register Address: 269H, 617	MTRRfix4K_C8000

Г

Register Information / Bit Fields Bit Description Memory Type Range Registers Immory Type Range Registers Register Address: 26BH, 619 MTRRfix4K_D8000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 620 MTRRfix4K_E8000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 621 MTRRfix4K_E8000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 622 MTRRfix4K_F0000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 623 MTRRfix4K_F0000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 762 MTRRfix4K_F0000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 762 MTRRfix4K_F0000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 762 MTRRfix4K_F0000 Memory Type Range Registers Immory Type Range Registers Register Address: 26DH, 762 MTRRdeType Memory Type Range Registers Immory Type Range Register	Register Address: Hex, Decimal	Register Name
Register Address: 26AH, 618 MTRRfix4K_D0000 Memory Type Range Registers MTRRfix4K_D0000 Memory Type Range Registers Register Address: 26CH, 620 Memory Type Range Registers MTRRfix4K_E0000 Memory Type Range Registers Register Address: 26DH, 621 Memory Type Range Registers MTRRfix4K_E0000 Memory Type Range Registers Register Address: 26DH, 621 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Register Address: 26FH, 623 MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26FH, 767 MTRR fix4K_F0000 Memory Type Range Registers 2.0 Default memory type 10 Fixed MTRR enable 11 MTRR Enable 12 MC_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC_STATUS Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of	Register Information / Bit Fields	Bit Description
Memory Type Range Registers Register Address: 26EH, 619 MTRRfix4K_D8000 Memory Type Range Registers MTRRfix4K_E0000 Memory Type Range Registers MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_F0000 So Default memory type 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MC_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Addre	Memory Type Range Registers	
Register Address: 26BH, 619 MTRRfix4K_D8000 Memory Type Range Registers MTRRfix4K_E0000 Memory Type Range Registers Register Address: 26DH, 621 Memory Type Range Registers MTRRfix4K_E0000 Memory Type Range Registers Register Address: 26EH, 622 Register Address: 26EH, 623 MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26EH, 623 Register Address: 26FH, 623 MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26FH, 623 Register Address: 2FFH, 767 MTRRfix4K_F0000 Memory Type Range Registers Register Address: 2FFH, 767 MEmory Type Range Registers Register Address: 2FFH, 767 MEmory Type Range Registers MTRRfix4K_F0000 Register Address: 200 Default memory type 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MCO_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC_STATUS Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units).	Register Address: 26AH, 618	MTRRfix4K_D0000
Memory Type Range Registers Register Address: 26CH, 620 MTRRfix4K_E0000 Memory Type Range Registers Register Address: 26CH, 621 Register Address: 26CH, 621 MTRRfix4K_E0000 Memory Type Range Registers Register Address: 26CH, 622 Register Address: 26CH, 623 MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26CH, 623 Register Address: 26CH, 623 MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26CH, 623 Register Address: 26CH, 623 MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26CH, 623 Memory Type Range Registers Register Address: 26CH, 623 Memory Type Range Registers Register Address: 26CH, 623 Mortory Type Range Registers Register Address: 40CH, 1024 Memory Type Range Registers Controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contrains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MC_STATUS_MCACDD 31:16 MC_STATUS_MACDD 58 MC	Memory Type Range Registers	
Register Address: 26CH, 620 MTRRfix4K_E0000 Memory Type Range Registers MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F8000 Memory Type Range Registers MTRRfix4K_F8000 Memory Type Range Registers MTRRfix4K_F8000 Memory Type Range Registers Default memory type 20 Default memory type 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MCO_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - contrains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCL_STATUS_MSRS by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15.0 MC_STATUS_DAM 58 MC_STATUS_MSCVD 60 MC_STATUS_ADDRV 59 MC_STATUS_Q 61 MC_STATUS_0 <td>Register Address: 26BH, 619</td> <td>MTRRfix4K_D8000</td>	Register Address: 26BH, 619	MTRRfix4K_D8000
Memory Type Range Registers Register Address: 26DH, 621 MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_F0000 Register Address: 26FH, 623 MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Register Address: 26FH, 767 MTRRdefType Memory Type Range Registers E 2:0 Default memory type 10 Fixed MTR enable 11 MTRR Enable Register Address: 400H, 1024 MC0_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for cleaning IA32_MC_STATUS MSRb by explicitly writing 0s t	Memory Type Range Registers	
Register Address: 26DH, 621 MTRRfix4K_E8000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers Register Address: 26EH, 622 Register Address: 26EH, 623 MTRRfix4K_F8000 Memory Type Range Registers Register Address: 26EH, 623 Memory Type Range Registers Register Address: 2FEH, 767 Memory Type Range Registers Eaderss: 2FEH, 767 2:0 Default memory type 10 Fixed MTRR enable 11 MTRR Enable 11 MTRR fixAK Register Address: 400H, 1024 MCO_TL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MC_STATUS_MSR by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MSCOD 57 MC_STATUS_ADDRV 58 MC_STATUS_ADDRV 59 MC_STATUS_ADDRV 61 MC_STATUS_V 62 MC_STATUS_V	Register Address: 26CH, 620	MTRRfix4K_E0000
Memory Type Range Registers Register Address: 26EH, 622 MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F8000 Register Address: 26EH, 623 MTRRfix4K_F8000 Memory Type Range Registers MTRdfix4K_F8000 Register Address: 2FEH, 767 MTRRdeType Memory Type Range Registers Velocity Comparison 2:0 Default memory type 10 Fixed MTRR enable 11 MTRR Enable 11 MTRR Enable Register Address: 400H, 1024 MC0_CTL Machine Check Fror Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MC_STATUS_MCACOD 31:16 MC_STATUS_MCACOD 31:16 MC_STATUS_ADDRV 59 MC_STATUS_MISCV 60 MC_STATUS_MISCV 61 MC_STATUS_V 62 MC_STATUS_V 63 MC_STATUS_NON_STATUS only, this bit is hardcoded to 1	Memory Type Range Registers	
Register Address: 26EH, 622 MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Memory Type Range Registers MTRRfix4K_F0000 Register Address: 2FFH, 767 MTRRdefType Memory Type Range Registers Edited State Stat	Register Address: 26DH, 621	MTRRfix4K_E8000
Memory Type Range Registers Register Address: 26FH, 623 MTRRfix4K_F8000 Memory Type Range Registers Register Address: 2FFH, 767 MTRRdefType Memory Type Range Registers 2:0 Default memory type 10 Fixed MTRR enable 1 11 MTRR Enable 1 Register Address: 400H, 1024 MCO_CTL Machine Check Error Reporting Register -controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of clearing IA32_MCI_STATUS_MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MA 58 MC_STATUS_MA 59	Memory Type Range Registers	
Register Address: 26FH, 623 MTRRfix4K_F8000 Memory Type Range Registers Register Address: 2FFH, 767 MTRRdefType Memory Type Range Registers Default memory type 10 Fixed MTRR enable 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MCO_CTL Machine Check Error Reporting Register - torts signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCI_STATUS_MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15.0 MC_STATUS_MCOD 31:16 MC_STATUS_MSCOD 58 MC_STATUS_ADDRV 59 MC_STATUS_ADDRV 59 MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_V 62 MC_STATUS_U 63 MC_STATUS_V Register Address: 402H, 1026 MCO_ADDR 63 MC_STATUS_V	Register Address: 26EH, 622	MTRRfix4K_F0000
Memory Type Range Registers Register Address: 2FFH, 767 MTRRdefType Memory Type Range Registers Edault memory type 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MC0_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15.0 MC_STATUS_MCACOD 31:16 MC_STATUS_DAM 58 MC_STATUS_MADRV 59 MC_STATUS_MISCV 60 MC_STATUS_UC 62 MC_STATUS_O 63 MC_STATUS_V Register Address: 402H, 1026 MC0_ADDR 63 MC_STATUS_V 64 MC_STATUS_V 65 MC_STATUS_V 66 MC_STATUS_V 67 MC_STATUS_V 68 <	Memory Type Range Registers	
Register Address: 2FFH, 767 MTRRdefType Memory Type Range Registers 2:0 Default memory type 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MCO_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCI_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_ADDRV 59 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_UC 62 MC_STATUS_U 63 MC_STATUS_V Register Address: 403H, 1027 MC0_ADDR Register Address: 403H, 1027 MC0_MDR	Register Address: 26FH, 623	MTRRfix4K_F8000
Memory Type Range Registers 2:0 Default memory type 10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MCO_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MCO_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_ADDRV 59 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_UC 62 MC_STATUS_UC 63 MC_ADDR Register Address: 402H, 1026 MCO_ADDR Register Address: 403H, 1027 MCO_MISC Defined in MCA architecture but not impl=	Memory Type Range Registers	
2:0Default memory type10Fixed MTRR enable11MTRR EnableRegister Address: 400H, 1024MC0_CTLMachine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units).Register Address: 401H, 1025MC0_STATUSMachine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUSMachine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS_MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception.15:0MC_STATUS_MCACOD31:16MC_STATUS_MCACOD57MC_STATUS_ADDRV58MC_STATUS_ADDRV59MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.)61MC_STATUS_UC62MC_STATUS_UC63MC_STATUS_VRegister Address: 402H, 1026MC0_ADDRRegister Address: 403H, 1027MC0_MISCDefined in MCA architecture but not imple	Register Address: 2FFH, 767	MTRRdefType
10 Fixed MTRR enable 11 MTRR Enable Register Address: 400H, 1024 MC0_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCI_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_ADM 58 MC_STATUS_ADM 59 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_UC 62 MC_STATUS_UC 63 MC_STATUS_V 63 MC_STATUS_V 63 MC_QADDR Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not imple	Memory Type Range Registers	
11 MTRR Enable Register Address: 400H, 1024 MC0_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_DAM 57 MC_STATUS_DAM 58 MC_STATUS_MSCV 60 MC_STATUS_MISCV 61 MC_STATUS_UC 62 MC_STATUS_O 63 MC_STATUS_V 63 MC_STATUS_V 63 MC_STATUS_V 63 MC_STATUS_V 64 MC_STATUS_V 65 MC_STATUS_V 66 MC_STATUS_V 67 MC_STATUS_V 68 MC_STATUS_V 69 MC_STATUS_V 61 MC_STATUS_V 62 MC_STATUS_V 63 MC_STATUS_V	2:0	Default memory type
Register Address: 400H, 1024 MC0_CTL Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_ADDRV 59 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_O 62 MC_STATUS_V 63 MC_ADDR Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not implemented in the P6 family processors.	10	Fixed MTRR enable
Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units). Register Address: 401H, 1025 MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS_MCACOD 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_DAM 58 MC_STATUS_MDRV 59 MC_STATUS_MISCV 60 MC_STATUS_UC 61 MC_STATUS_UC 62 MC_STATUS_UC 63 MC_STATUS_V Register Address: 402H, 1026 MC0_ADDR Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not imple=ted in the P6 family processors. Ferror BC	11	MTRR Enable
hardware units). MC0_STATUS Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_DAM 58 MC_STATUS_ADDRV 59 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_UC 62 MC_STATUS_V 63 MC_STATUS_V Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not imple=-tted in the P6 family processors. For missing processors.	Register Address: 400H, 1024	MCO_CTL
Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_MDAM 58 MC_STATUS_MDRV 59 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_UC 62 MC_STATUS_V 63 MC_STATUS_V Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not imple=ted in the P6 family processors. Sontains in formation related to a machine-check error if its VAL (valid) flag is set. Software exception.		controls signaling of #MC for errors produced by a particular hardware unit (or group of
is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception. 15:0 MC_STATUS_MCACOD 31:16 MC_STATUS_MSCOD 57 MC_STATUS_DAM 58 MC_STATUS_ADDRV 59 MC_STATUS_ADDRV 59 MC_STATUS_MISCV 60 MC_STATUS_MISCV 60 MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.) 61 MC_STATUS_UC 62 MC_STATUS_UC 63 MC_STATUS_U Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC	Register Address: 401H, 1025	MCO_STATUS
31:16MC_STATUS_MSCOD57MC_STATUS_DAM58MC_STATUS_ADDRV59MC_STATUS_MISCV60MC_STATUS_EN. (Note: For MC0_STATUS only, this bit is hardcoded to 1.)61MC_STATUS_UC62MC_STATUS_063MC_STATUS_VRegister Address: 402H, 1026MC0_ADDRRegister Address: 403H, 1027MC0_MISCDefined in MCA architecture but not impertent in the P6 family processors.	is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection	
57MC_STATUS_DAM58MC_STATUS_ADDRV59MC_STATUS_MISCV60MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)61MC_STATUS_UC62MC_STATUS_O63MC_STATUS_VRegister Address: 402H, 1026MCO_ADDRRegister Address: 403H, 1027MCO_MISCDefined in MCA architecture but not impute the P6 family processors.	15:0	MC_STATUS_MCACOD
58MC_STATUS_ADDRV59MC_STATUS_MISCV60MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)61MC_STATUS_UC62MC_STATUS_O63MC_STATUS_VRegister Address: 402H, 1026MCO_ADDRRegister Address: 403H, 1027MCO_MISCDefined in MCA architecture but not implemented in the P6 family processors.	31:16	MC_STATUS_MSCOD
59MC_STATUS_MISCV60MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)61MC_STATUS_UC62MC_STATUS_O63MC_STATUS_VRegister Address: 402H, 1026MCO_ADDRRegister Address: 403H, 1027MCO_MISCDefined in MCA architecture but not imperted in the P6 family processors.	57	MC_STATUS_DAM
60MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)61MC_STATUS_UC62MC_STATUS_O63MC_STATUS_VRegister Address: 402H, 1026MCO_ADDRRegister Address: 403H, 1027MCO_MISCDefined in MCA architecture but not implemented in the P6 family processors.	58	MC_STATUS_ADDRV
61MC_STATUS_UC62MC_STATUS_O63MC_STATUS_VRegister Address: 402H, 1026MCO_ADDRRegister Address: 403H, 1027MCO_MISCDefined in MCA architecture but not implemented in the P6 family processors.	59	MC_STATUS_MISCV
62MC_STATUS_063MC_STATUS_VRegister Address: 402H, 1026MC0_ADDRRegister Address: 403H, 1027MC0_MISCDefined in MCA architecture but not implemented in the P6 family processors.	60	MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)
63 MC_STATUS_V Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not implemented in the P6 family processors.	61	MC_STATUS_UC
Register Address: 402H, 1026 MC0_ADDR Register Address: 403H, 1027 MC0_MISC Defined in MCA architecture but not implemented in the P6 family processors.	62	MC_STATUS_0
Register Address: 403H, 1027 MCO_MISC Defined in MCA architecture but not implemented in the P6 family processors.	63	MC_STATUS_V
Defined in MCA architecture but not implemented in the P6 family processors.	Register Address: 402H, 1026	MCO_ADDR
	Register Address: 403H, 1027	MC0_MISC
	Defined in MCA architecture but not imple	mented in the P6 family processors.
Register Address: 404H, 1028 MC1_C1L	Register Address: 404H, 1028	MC1_CTL

Bit Description	
MC1_STATUS	
MC1_ADDR	
MC1_MISC	
nented in the P6 family processors.	
MC2_CTL	
MC2_STATUS	
Bit definitions same as MCO_STATUS.	
MC2_ADDR	
MC2_MISC	
nented in the P6 family processors.	
MC4_CTL	
MC4_STATUS	
Bit definitions same as MCO_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.	
MC4_ADDR	
nented in P6 Family processors.	
MC4_MISC	
Defined in MCA architecture but not implemented in the P6 family processors.	
MC3_CTL	
MC3_STATUS	
Bit definitions same as MCO_STATUS.	
MC3_ADDR	
MC3_MISC	
Defined in MCA architecture but not implemented in the P6 family processors.	

NOTES

1. Bit 0 of this register has been redefined several times, and is no longer used in P6 family processors.

2. The processor number feature may be disabled by setting bit 21 of the BBL_CR_CTL MSR (model-specific register address 119h) to "1". Once set, bit 21 of the BBL_CR_CTL may not be cleared. This bit is write-once. The processor number feature will be disabled until the processor is reset.

3. The Pentium III processor will prevent FSB frequency overclocking with a new shutdown mechanism. If the FSB frequency selected is greater than the internal FSB frequency the processor will shutdown. If the FSB selected is less than the internal FSB frequency the BIOS may choose to use bit 11 to implement its own shutdown policy.

2.23 MSRS IN PENTIUM PROCESSORS

The following MSRs are defined for the Pentium processors. The P5_MC_ADDR, P5_MC_TYPE, and TSC MSRs (named IA32_P5_MC_ADDR, IA32_P5_MC_TYPE, and IA32_TIME_STAMP_COUNTER in the Pentium 4 processor) are architectural; that is, code that accesses these registers will run on Pentium 4 and P6 family processors without generating exceptions (see Section 2.1, "Architectural MSRs"). The CESR, CTR0, and CTR1 MSRs are unique to Pentium processors; code that accesses these registers will generate exceptions on Pentium 4 and P6 family processors.

Register Address: Hex, Decimal	Register Name
Register Information	
Register Address: OH, O	P5_MC_ADDR
See Section 16.10.2, "Pentium Processor Machine-Check Exception Handling."	
Register Address: 1H, 1	P5_MC_TYPE
See Section 16.10.2, "Pentium Processor Machine-Check Exception Handling."	
Register Address: 10H, 16	TSC
See Section 18.17, "Time-Stamp Counter."	
Register Address: 11H, 17	CESR
See Section 20.6.9.1, "Control and Event Select Register (CESR)."	
Register Address: 12H, 18	CTRO
Section 20.6.9.3, "Events Counted."	
Register Address: 13H, 19	CTR1
Section 20.6.9.3, "Events Counted."	